
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004028d0 <.init>:
  4028d0:	stp	x29, x30, [sp, #-16]!
  4028d4:	mov	x29, sp
  4028d8:	bl	403190 <__fxstatat@plt+0x60>
  4028dc:	ldp	x29, x30, [sp], #16
  4028e0:	ret

Disassembly of section .plt:

00000000004028f0 <mbrtowc@plt-0x20>:
  4028f0:	stp	x16, x30, [sp, #-16]!
  4028f4:	adrp	x16, 433000 <__fxstatat@plt+0x2fed0>
  4028f8:	ldr	x17, [x16, #4088]
  4028fc:	add	x16, x16, #0xff8
  402900:	br	x17
  402904:	nop
  402908:	nop
  40290c:	nop

0000000000402910 <mbrtowc@plt>:
  402910:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402914:	ldr	x17, [x16]
  402918:	add	x16, x16, #0x0
  40291c:	br	x17

0000000000402920 <memcpy@plt>:
  402920:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402924:	ldr	x17, [x16, #8]
  402928:	add	x16, x16, #0x8
  40292c:	br	x17

0000000000402930 <memmove@plt>:
  402930:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402934:	ldr	x17, [x16, #16]
  402938:	add	x16, x16, #0x10
  40293c:	br	x17

0000000000402940 <_exit@plt>:
  402940:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402944:	ldr	x17, [x16, #24]
  402948:	add	x16, x16, #0x18
  40294c:	br	x17

0000000000402950 <strlen@plt>:
  402950:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402954:	ldr	x17, [x16, #32]
  402958:	add	x16, x16, #0x20
  40295c:	br	x17

0000000000402960 <acl_set_fd@plt>:
  402960:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402964:	ldr	x17, [x16, #40]
  402968:	add	x16, x16, #0x28
  40296c:	br	x17

0000000000402970 <exit@plt>:
  402970:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402974:	ldr	x17, [x16, #48]
  402978:	add	x16, x16, #0x30
  40297c:	br	x17

0000000000402980 <error@plt>:
  402980:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402984:	ldr	x17, [x16, #56]
  402988:	add	x16, x16, #0x38
  40298c:	br	x17

0000000000402990 <fchdir@plt>:
  402990:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402994:	ldr	x17, [x16, #64]
  402998:	add	x16, x16, #0x40
  40299c:	br	x17

00000000004029a0 <rpmatch@plt>:
  4029a0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4029a4:	ldr	x17, [x16, #72]
  4029a8:	add	x16, x16, #0x48
  4029ac:	br	x17

00000000004029b0 <acl_entries@plt>:
  4029b0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4029b4:	ldr	x17, [x16, #80]
  4029b8:	add	x16, x16, #0x50
  4029bc:	br	x17

00000000004029c0 <geteuid@plt>:
  4029c0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4029c4:	ldr	x17, [x16, #88]
  4029c8:	add	x16, x16, #0x58
  4029cc:	br	x17

00000000004029d0 <__xmknod@plt>:
  4029d0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4029d4:	ldr	x17, [x16, #96]
  4029d8:	add	x16, x16, #0x60
  4029dc:	br	x17

00000000004029e0 <linkat@plt>:
  4029e0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4029e4:	ldr	x17, [x16, #104]
  4029e8:	add	x16, x16, #0x68
  4029ec:	br	x17

00000000004029f0 <readlink@plt>:
  4029f0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4029f4:	ldr	x17, [x16, #112]
  4029f8:	add	x16, x16, #0x70
  4029fc:	br	x17

0000000000402a00 <ferror_unlocked@plt>:
  402a00:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a04:	ldr	x17, [x16, #120]
  402a08:	add	x16, x16, #0x78
  402a0c:	br	x17

0000000000402a10 <getuid@plt>:
  402a10:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a14:	ldr	x17, [x16, #128]
  402a18:	add	x16, x16, #0x80
  402a1c:	br	x17

0000000000402a20 <opendir@plt>:
  402a20:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a24:	ldr	x17, [x16, #136]
  402a28:	add	x16, x16, #0x88
  402a2c:	br	x17

0000000000402a30 <__cxa_atexit@plt>:
  402a30:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a34:	ldr	x17, [x16, #144]
  402a38:	add	x16, x16, #0x90
  402a3c:	br	x17

0000000000402a40 <unlinkat@plt>:
  402a40:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a44:	ldr	x17, [x16, #152]
  402a48:	add	x16, x16, #0x98
  402a4c:	br	x17

0000000000402a50 <clock_gettime@plt>:
  402a50:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a54:	ldr	x17, [x16, #160]
  402a58:	add	x16, x16, #0xa0
  402a5c:	br	x17

0000000000402a60 <qsort@plt>:
  402a60:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a64:	ldr	x17, [x16, #168]
  402a68:	add	x16, x16, #0xa8
  402a6c:	br	x17

0000000000402a70 <setvbuf@plt>:
  402a70:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a74:	ldr	x17, [x16, #176]
  402a78:	add	x16, x16, #0xb0
  402a7c:	br	x17

0000000000402a80 <pathconf@plt>:
  402a80:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a84:	ldr	x17, [x16, #184]
  402a88:	add	x16, x16, #0xb8
  402a8c:	br	x17

0000000000402a90 <euidaccess@plt>:
  402a90:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402a94:	ldr	x17, [x16, #192]
  402a98:	add	x16, x16, #0xc0
  402a9c:	br	x17

0000000000402aa0 <lseek@plt>:
  402aa0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402aa4:	ldr	x17, [x16, #200]
  402aa8:	add	x16, x16, #0xc8
  402aac:	br	x17

0000000000402ab0 <mkfifo@plt>:
  402ab0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ab4:	ldr	x17, [x16, #208]
  402ab8:	add	x16, x16, #0xd0
  402abc:	br	x17

0000000000402ac0 <__fpending@plt>:
  402ac0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ac4:	ldr	x17, [x16, #216]
  402ac8:	add	x16, x16, #0xd8
  402acc:	br	x17

0000000000402ad0 <stpcpy@plt>:
  402ad0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ad4:	ldr	x17, [x16, #224]
  402ad8:	add	x16, x16, #0xe0
  402adc:	br	x17

0000000000402ae0 <fileno@plt>:
  402ae0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ae4:	ldr	x17, [x16, #232]
  402ae8:	add	x16, x16, #0xe8
  402aec:	br	x17

0000000000402af0 <putc_unlocked@plt>:
  402af0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402af4:	ldr	x17, [x16, #240]
  402af8:	add	x16, x16, #0xf0
  402afc:	br	x17

0000000000402b00 <acl_delete_def_file@plt>:
  402b00:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b04:	ldr	x17, [x16, #248]
  402b08:	add	x16, x16, #0xf8
  402b0c:	br	x17

0000000000402b10 <fclose@plt>:
  402b10:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b14:	ldr	x17, [x16, #256]
  402b18:	add	x16, x16, #0x100
  402b1c:	br	x17

0000000000402b20 <getpid@plt>:
  402b20:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b24:	ldr	x17, [x16, #264]
  402b28:	add	x16, x16, #0x108
  402b2c:	br	x17

0000000000402b30 <nl_langinfo@plt>:
  402b30:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b34:	ldr	x17, [x16, #272]
  402b38:	add	x16, x16, #0x110
  402b3c:	br	x17

0000000000402b40 <fopen@plt>:
  402b40:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b44:	ldr	x17, [x16, #280]
  402b48:	add	x16, x16, #0x118
  402b4c:	br	x17

0000000000402b50 <malloc@plt>:
  402b50:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b54:	ldr	x17, [x16, #288]
  402b58:	add	x16, x16, #0x120
  402b5c:	br	x17

0000000000402b60 <futimesat@plt>:
  402b60:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b64:	ldr	x17, [x16, #296]
  402b68:	add	x16, x16, #0x128
  402b6c:	br	x17

0000000000402b70 <chmod@plt>:
  402b70:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b74:	ldr	x17, [x16, #304]
  402b78:	add	x16, x16, #0x130
  402b7c:	br	x17

0000000000402b80 <open@plt>:
  402b80:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b84:	ldr	x17, [x16, #312]
  402b88:	add	x16, x16, #0x138
  402b8c:	br	x17

0000000000402b90 <getppid@plt>:
  402b90:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402b94:	ldr	x17, [x16, #320]
  402b98:	add	x16, x16, #0x140
  402b9c:	br	x17

0000000000402ba0 <futimens@plt>:
  402ba0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ba4:	ldr	x17, [x16, #328]
  402ba8:	add	x16, x16, #0x148
  402bac:	br	x17

0000000000402bb0 <strncmp@plt>:
  402bb0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402bb4:	ldr	x17, [x16, #336]
  402bb8:	add	x16, x16, #0x150
  402bbc:	br	x17

0000000000402bc0 <bindtextdomain@plt>:
  402bc0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402bc4:	ldr	x17, [x16, #344]
  402bc8:	add	x16, x16, #0x158
  402bcc:	br	x17

0000000000402bd0 <__libc_start_main@plt>:
  402bd0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402bd4:	ldr	x17, [x16, #352]
  402bd8:	add	x16, x16, #0x160
  402bdc:	br	x17

0000000000402be0 <acl_get_tag_type@plt>:
  402be0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402be4:	ldr	x17, [x16, #360]
  402be8:	add	x16, x16, #0x168
  402bec:	br	x17

0000000000402bf0 <fstatfs@plt>:
  402bf0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402bf4:	ldr	x17, [x16, #368]
  402bf8:	add	x16, x16, #0x170
  402bfc:	br	x17

0000000000402c00 <memset@plt>:
  402c00:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c04:	ldr	x17, [x16, #376]
  402c08:	add	x16, x16, #0x178
  402c0c:	br	x17

0000000000402c10 <fdopen@plt>:
  402c10:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c14:	ldr	x17, [x16, #384]
  402c18:	add	x16, x16, #0x180
  402c1c:	br	x17

0000000000402c20 <gettimeofday@plt>:
  402c20:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c24:	ldr	x17, [x16, #392]
  402c28:	add	x16, x16, #0x188
  402c2c:	br	x17

0000000000402c30 <fchmod@plt>:
  402c30:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c34:	ldr	x17, [x16, #400]
  402c38:	add	x16, x16, #0x190
  402c3c:	br	x17

0000000000402c40 <putchar_unlocked@plt>:
  402c40:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c44:	ldr	x17, [x16, #408]
  402c48:	add	x16, x16, #0x198
  402c4c:	br	x17

0000000000402c50 <calloc@plt>:
  402c50:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c54:	ldr	x17, [x16, #416]
  402c58:	add	x16, x16, #0x1a0
  402c5c:	br	x17

0000000000402c60 <readdir@plt>:
  402c60:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c64:	ldr	x17, [x16, #424]
  402c68:	add	x16, x16, #0x1a8
  402c6c:	br	x17

0000000000402c70 <realloc@plt>:
  402c70:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c74:	ldr	x17, [x16, #432]
  402c78:	add	x16, x16, #0x1b0
  402c7c:	br	x17

0000000000402c80 <acl_set_file@plt>:
  402c80:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c84:	ldr	x17, [x16, #440]
  402c88:	add	x16, x16, #0x1b8
  402c8c:	br	x17

0000000000402c90 <getpagesize@plt>:
  402c90:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402c94:	ldr	x17, [x16, #448]
  402c98:	add	x16, x16, #0x1c0
  402c9c:	br	x17

0000000000402ca0 <acl_from_mode@plt>:
  402ca0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ca4:	ldr	x17, [x16, #456]
  402ca8:	add	x16, x16, #0x1c8
  402cac:	br	x17

0000000000402cb0 <acl_get_fd@plt>:
  402cb0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402cb4:	ldr	x17, [x16, #464]
  402cb8:	add	x16, x16, #0x1d0
  402cbc:	br	x17

0000000000402cc0 <closedir@plt>:
  402cc0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402cc4:	ldr	x17, [x16, #472]
  402cc8:	add	x16, x16, #0x1d8
  402ccc:	br	x17

0000000000402cd0 <close@plt>:
  402cd0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402cd4:	ldr	x17, [x16, #480]
  402cd8:	add	x16, x16, #0x1e0
  402cdc:	br	x17

0000000000402ce0 <strrchr@plt>:
  402ce0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ce4:	ldr	x17, [x16, #488]
  402ce8:	add	x16, x16, #0x1e8
  402cec:	br	x17

0000000000402cf0 <__gmon_start__@plt>:
  402cf0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402cf4:	ldr	x17, [x16, #496]
  402cf8:	add	x16, x16, #0x1f0
  402cfc:	br	x17

0000000000402d00 <fdopendir@plt>:
  402d00:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d04:	ldr	x17, [x16, #504]
  402d08:	add	x16, x16, #0x1f8
  402d0c:	br	x17

0000000000402d10 <write@plt>:
  402d10:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d14:	ldr	x17, [x16, #512]
  402d18:	add	x16, x16, #0x200
  402d1c:	br	x17

0000000000402d20 <abort@plt>:
  402d20:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d24:	ldr	x17, [x16, #520]
  402d28:	add	x16, x16, #0x208
  402d2c:	br	x17

0000000000402d30 <posix_fadvise@plt>:
  402d30:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d34:	ldr	x17, [x16, #528]
  402d38:	add	x16, x16, #0x210
  402d3c:	br	x17

0000000000402d40 <mbsinit@plt>:
  402d40:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d44:	ldr	x17, [x16, #536]
  402d48:	add	x16, x16, #0x218
  402d4c:	br	x17

0000000000402d50 <fpathconf@plt>:
  402d50:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d54:	ldr	x17, [x16, #544]
  402d58:	add	x16, x16, #0x220
  402d5c:	br	x17

0000000000402d60 <fread_unlocked@plt>:
  402d60:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d64:	ldr	x17, [x16, #552]
  402d68:	add	x16, x16, #0x228
  402d6c:	br	x17

0000000000402d70 <canonicalize_file_name@plt>:
  402d70:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d74:	ldr	x17, [x16, #560]
  402d78:	add	x16, x16, #0x230
  402d7c:	br	x17

0000000000402d80 <memcmp@plt>:
  402d80:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d84:	ldr	x17, [x16, #568]
  402d88:	add	x16, x16, #0x238
  402d8c:	br	x17

0000000000402d90 <textdomain@plt>:
  402d90:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402d94:	ldr	x17, [x16, #576]
  402d98:	add	x16, x16, #0x240
  402d9c:	br	x17

0000000000402da0 <getopt_long@plt>:
  402da0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402da4:	ldr	x17, [x16, #584]
  402da8:	add	x16, x16, #0x248
  402dac:	br	x17

0000000000402db0 <strcmp@plt>:
  402db0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402db4:	ldr	x17, [x16, #592]
  402db8:	add	x16, x16, #0x250
  402dbc:	br	x17

0000000000402dc0 <__ctype_b_loc@plt>:
  402dc0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402dc4:	ldr	x17, [x16, #600]
  402dc8:	add	x16, x16, #0x258
  402dcc:	br	x17

0000000000402dd0 <rewinddir@plt>:
  402dd0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402dd4:	ldr	x17, [x16, #608]
  402dd8:	add	x16, x16, #0x260
  402ddc:	br	x17

0000000000402de0 <rmdir@plt>:
  402de0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402de4:	ldr	x17, [x16, #616]
  402de8:	add	x16, x16, #0x268
  402dec:	br	x17

0000000000402df0 <lchown@plt>:
  402df0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402df4:	ldr	x17, [x16, #624]
  402df8:	add	x16, x16, #0x270
  402dfc:	br	x17

0000000000402e00 <acl_get_file@plt>:
  402e00:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e04:	ldr	x17, [x16, #632]
  402e08:	add	x16, x16, #0x278
  402e0c:	br	x17

0000000000402e10 <fseeko@plt>:
  402e10:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e14:	ldr	x17, [x16, #640]
  402e18:	add	x16, x16, #0x280
  402e1c:	br	x17

0000000000402e20 <getline@plt>:
  402e20:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e24:	ldr	x17, [x16, #648]
  402e28:	add	x16, x16, #0x288
  402e2c:	br	x17

0000000000402e30 <free@plt>:
  402e30:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e34:	ldr	x17, [x16, #656]
  402e38:	add	x16, x16, #0x290
  402e3c:	br	x17

0000000000402e40 <renameat2@plt>:
  402e40:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e44:	ldr	x17, [x16, #664]
  402e48:	add	x16, x16, #0x298
  402e4c:	br	x17

0000000000402e50 <__ctype_get_mb_cur_max@plt>:
  402e50:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e54:	ldr	x17, [x16, #672]
  402e58:	add	x16, x16, #0x2a0
  402e5c:	br	x17

0000000000402e60 <getgid@plt>:
  402e60:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e64:	ldr	x17, [x16, #680]
  402e68:	add	x16, x16, #0x2a8
  402e6c:	br	x17

0000000000402e70 <attr_copy_fd@plt>:
  402e70:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e74:	ldr	x17, [x16, #688]
  402e78:	add	x16, x16, #0x2b0
  402e7c:	br	x17

0000000000402e80 <renameat@plt>:
  402e80:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e84:	ldr	x17, [x16, #696]
  402e88:	add	x16, x16, #0x2b8
  402e8c:	br	x17

0000000000402e90 <mempcpy@plt>:
  402e90:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402e94:	ldr	x17, [x16, #704]
  402e98:	add	x16, x16, #0x2c0
  402e9c:	br	x17

0000000000402ea0 <acl_get_entry@plt>:
  402ea0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ea4:	ldr	x17, [x16, #712]
  402ea8:	add	x16, x16, #0x2c8
  402eac:	br	x17

0000000000402eb0 <vasprintf@plt>:
  402eb0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402eb4:	ldr	x17, [x16, #720]
  402eb8:	add	x16, x16, #0x2d0
  402ebc:	br	x17

0000000000402ec0 <strspn@plt>:
  402ec0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ec4:	ldr	x17, [x16, #728]
  402ec8:	add	x16, x16, #0x2d8
  402ecc:	br	x17

0000000000402ed0 <utimensat@plt>:
  402ed0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ed4:	ldr	x17, [x16, #736]
  402ed8:	add	x16, x16, #0x2e0
  402edc:	br	x17

0000000000402ee0 <rename@plt>:
  402ee0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ee4:	ldr	x17, [x16, #744]
  402ee8:	add	x16, x16, #0x2e8
  402eec:	br	x17

0000000000402ef0 <fwrite@plt>:
  402ef0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ef4:	ldr	x17, [x16, #752]
  402ef8:	add	x16, x16, #0x2f0
  402efc:	br	x17

0000000000402f00 <fcntl@plt>:
  402f00:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f04:	ldr	x17, [x16, #760]
  402f08:	add	x16, x16, #0x2f8
  402f0c:	br	x17

0000000000402f10 <attr_copy_file@plt>:
  402f10:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f14:	ldr	x17, [x16, #768]
  402f18:	add	x16, x16, #0x300
  402f1c:	br	x17

0000000000402f20 <fflush@plt>:
  402f20:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f24:	ldr	x17, [x16, #776]
  402f28:	add	x16, x16, #0x308
  402f2c:	br	x17

0000000000402f30 <attr_copy_check_permissions@plt>:
  402f30:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f34:	ldr	x17, [x16, #784]
  402f38:	add	x16, x16, #0x310
  402f3c:	br	x17

0000000000402f40 <strcpy@plt>:
  402f40:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f44:	ldr	x17, [x16, #792]
  402f48:	add	x16, x16, #0x318
  402f4c:	br	x17

0000000000402f50 <dirfd@plt>:
  402f50:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f54:	ldr	x17, [x16, #800]
  402f58:	add	x16, x16, #0x320
  402f5c:	br	x17

0000000000402f60 <__lxstat@plt>:
  402f60:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f64:	ldr	x17, [x16, #808]
  402f68:	add	x16, x16, #0x328
  402f6c:	br	x17

0000000000402f70 <read@plt>:
  402f70:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f74:	ldr	x17, [x16, #816]
  402f78:	add	x16, x16, #0x330
  402f7c:	br	x17

0000000000402f80 <isatty@plt>:
  402f80:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f84:	ldr	x17, [x16, #824]
  402f88:	add	x16, x16, #0x338
  402f8c:	br	x17

0000000000402f90 <utimes@plt>:
  402f90:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402f94:	ldr	x17, [x16, #832]
  402f98:	add	x16, x16, #0x340
  402f9c:	br	x17

0000000000402fa0 <__fxstat@plt>:
  402fa0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402fa4:	ldr	x17, [x16, #840]
  402fa8:	add	x16, x16, #0x348
  402fac:	br	x17

0000000000402fb0 <explicit_bzero@plt>:
  402fb0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402fb4:	ldr	x17, [x16, #848]
  402fb8:	add	x16, x16, #0x350
  402fbc:	br	x17

0000000000402fc0 <fputs_unlocked@plt>:
  402fc0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402fc4:	ldr	x17, [x16, #856]
  402fc8:	add	x16, x16, #0x358
  402fcc:	br	x17

0000000000402fd0 <__freading@plt>:
  402fd0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402fd4:	ldr	x17, [x16, #864]
  402fd8:	add	x16, x16, #0x360
  402fdc:	br	x17

0000000000402fe0 <ftruncate@plt>:
  402fe0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402fe4:	ldr	x17, [x16, #872]
  402fe8:	add	x16, x16, #0x368
  402fec:	br	x17

0000000000402ff0 <symlinkat@plt>:
  402ff0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  402ff4:	ldr	x17, [x16, #880]
  402ff8:	add	x16, x16, #0x370
  402ffc:	br	x17

0000000000403000 <fallocate@plt>:
  403000:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403004:	ldr	x17, [x16, #888]
  403008:	add	x16, x16, #0x378
  40300c:	br	x17

0000000000403010 <iswprint@plt>:
  403010:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403014:	ldr	x17, [x16, #896]
  403018:	add	x16, x16, #0x380
  40301c:	br	x17

0000000000403020 <umask@plt>:
  403020:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403024:	ldr	x17, [x16, #904]
  403028:	add	x16, x16, #0x388
  40302c:	br	x17

0000000000403030 <faccessat@plt>:
  403030:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403034:	ldr	x17, [x16, #912]
  403038:	add	x16, x16, #0x390
  40303c:	br	x17

0000000000403040 <openat@plt>:
  403040:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403044:	ldr	x17, [x16, #920]
  403048:	add	x16, x16, #0x398
  40304c:	br	x17

0000000000403050 <printf@plt>:
  403050:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403054:	ldr	x17, [x16, #928]
  403058:	add	x16, x16, #0x3a0
  40305c:	br	x17

0000000000403060 <__assert_fail@plt>:
  403060:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403064:	ldr	x17, [x16, #936]
  403068:	add	x16, x16, #0x3a8
  40306c:	br	x17

0000000000403070 <__errno_location@plt>:
  403070:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403074:	ldr	x17, [x16, #944]
  403078:	add	x16, x16, #0x3b0
  40307c:	br	x17

0000000000403080 <getenv@plt>:
  403080:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403084:	ldr	x17, [x16, #952]
  403088:	add	x16, x16, #0x3b8
  40308c:	br	x17

0000000000403090 <__xstat@plt>:
  403090:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403094:	ldr	x17, [x16, #960]
  403098:	add	x16, x16, #0x3c0
  40309c:	br	x17

00000000004030a0 <unlink@plt>:
  4030a0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4030a4:	ldr	x17, [x16, #968]
  4030a8:	add	x16, x16, #0x3c8
  4030ac:	br	x17

00000000004030b0 <gettext@plt>:
  4030b0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4030b4:	ldr	x17, [x16, #976]
  4030b8:	add	x16, x16, #0x3d0
  4030bc:	br	x17

00000000004030c0 <fchown@plt>:
  4030c0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4030c4:	ldr	x17, [x16, #984]
  4030c8:	add	x16, x16, #0x3d8
  4030cc:	br	x17

00000000004030d0 <mkdir@plt>:
  4030d0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4030d4:	ldr	x17, [x16, #992]
  4030d8:	add	x16, x16, #0x3e0
  4030dc:	br	x17

00000000004030e0 <error_at_line@plt>:
  4030e0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4030e4:	ldr	x17, [x16, #1000]
  4030e8:	add	x16, x16, #0x3e8
  4030ec:	br	x17

00000000004030f0 <fprintf@plt>:
  4030f0:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  4030f4:	ldr	x17, [x16, #1008]
  4030f8:	add	x16, x16, #0x3f0
  4030fc:	br	x17

0000000000403100 <ioctl@plt>:
  403100:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403104:	ldr	x17, [x16, #1016]
  403108:	add	x16, x16, #0x3f8
  40310c:	br	x17

0000000000403110 <setlocale@plt>:
  403110:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403114:	ldr	x17, [x16, #1024]
  403118:	add	x16, x16, #0x400
  40311c:	br	x17

0000000000403120 <acl_free@plt>:
  403120:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403124:	ldr	x17, [x16, #1032]
  403128:	add	x16, x16, #0x408
  40312c:	br	x17

0000000000403130 <__fxstatat@plt>:
  403130:	adrp	x16, 434000 <__fxstatat@plt+0x30ed0>
  403134:	ldr	x17, [x16, #1040]
  403138:	add	x16, x16, #0x410
  40313c:	br	x17

Disassembly of section .text:

0000000000403140 <.text>:
  403140:	mov	x29, #0x0                   	// #0
  403144:	mov	x30, #0x0                   	// #0
  403148:	mov	x5, x0
  40314c:	ldr	x1, [sp]
  403150:	add	x2, sp, #0x8
  403154:	mov	x6, sp
  403158:	movz	x0, #0x0, lsl #48
  40315c:	movk	x0, #0x0, lsl #32
  403160:	movk	x0, #0x40, lsl #16
  403164:	movk	x0, #0x3be0
  403168:	movz	x3, #0x0, lsl #48
  40316c:	movk	x3, #0x0, lsl #32
  403170:	movk	x3, #0x41, lsl #16
  403174:	movk	x3, #0xcbe8
  403178:	movz	x4, #0x0, lsl #48
  40317c:	movk	x4, #0x0, lsl #32
  403180:	movk	x4, #0x41, lsl #16
  403184:	movk	x4, #0xcc68
  403188:	bl	402bd0 <__libc_start_main@plt>
  40318c:	bl	402d20 <abort@plt>
  403190:	adrp	x0, 433000 <__fxstatat@plt+0x2fed0>
  403194:	ldr	x0, [x0, #4064]
  403198:	cbz	x0, 4031a0 <__fxstatat@plt+0x70>
  40319c:	b	402cf0 <__gmon_start__@plt>
  4031a0:	ret
  4031a4:	stp	x29, x30, [sp, #-32]!
  4031a8:	mov	x29, sp
  4031ac:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4031b0:	add	x0, x0, #0x4a8
  4031b4:	str	x0, [sp, #24]
  4031b8:	ldr	x0, [sp, #24]
  4031bc:	str	x0, [sp, #24]
  4031c0:	ldr	x1, [sp, #24]
  4031c4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4031c8:	add	x0, x0, #0x4a8
  4031cc:	cmp	x1, x0
  4031d0:	b.eq	40320c <__fxstatat@plt+0xdc>  // b.none
  4031d4:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  4031d8:	add	x0, x0, #0xd18
  4031dc:	ldr	x0, [x0]
  4031e0:	str	x0, [sp, #16]
  4031e4:	ldr	x0, [sp, #16]
  4031e8:	str	x0, [sp, #16]
  4031ec:	ldr	x0, [sp, #16]
  4031f0:	cmp	x0, #0x0
  4031f4:	b.eq	403210 <__fxstatat@plt+0xe0>  // b.none
  4031f8:	ldr	x1, [sp, #16]
  4031fc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403200:	add	x0, x0, #0x4a8
  403204:	blr	x1
  403208:	b	403210 <__fxstatat@plt+0xe0>
  40320c:	nop
  403210:	ldp	x29, x30, [sp], #32
  403214:	ret
  403218:	stp	x29, x30, [sp, #-48]!
  40321c:	mov	x29, sp
  403220:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403224:	add	x0, x0, #0x4a8
  403228:	str	x0, [sp, #40]
  40322c:	ldr	x0, [sp, #40]
  403230:	str	x0, [sp, #40]
  403234:	ldr	x1, [sp, #40]
  403238:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40323c:	add	x0, x0, #0x4a8
  403240:	sub	x0, x1, x0
  403244:	asr	x0, x0, #3
  403248:	lsr	x1, x0, #63
  40324c:	add	x0, x1, x0
  403250:	asr	x0, x0, #1
  403254:	str	x0, [sp, #32]
  403258:	ldr	x0, [sp, #32]
  40325c:	cmp	x0, #0x0
  403260:	b.eq	4032a0 <__fxstatat@plt+0x170>  // b.none
  403264:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403268:	add	x0, x0, #0xd20
  40326c:	ldr	x0, [x0]
  403270:	str	x0, [sp, #24]
  403274:	ldr	x0, [sp, #24]
  403278:	str	x0, [sp, #24]
  40327c:	ldr	x0, [sp, #24]
  403280:	cmp	x0, #0x0
  403284:	b.eq	4032a4 <__fxstatat@plt+0x174>  // b.none
  403288:	ldr	x2, [sp, #24]
  40328c:	ldr	x1, [sp, #32]
  403290:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403294:	add	x0, x0, #0x4a8
  403298:	blr	x2
  40329c:	b	4032a4 <__fxstatat@plt+0x174>
  4032a0:	nop
  4032a4:	ldp	x29, x30, [sp], #48
  4032a8:	ret
  4032ac:	stp	x29, x30, [sp, #-16]!
  4032b0:	mov	x29, sp
  4032b4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4032b8:	add	x0, x0, #0x4e0
  4032bc:	ldrb	w0, [x0]
  4032c0:	and	x0, x0, #0xff
  4032c4:	cmp	x0, #0x0
  4032c8:	b.ne	4032e4 <__fxstatat@plt+0x1b4>  // b.any
  4032cc:	bl	4031a4 <__fxstatat@plt+0x74>
  4032d0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4032d4:	add	x0, x0, #0x4e0
  4032d8:	mov	w1, #0x1                   	// #1
  4032dc:	strb	w1, [x0]
  4032e0:	b	4032e8 <__fxstatat@plt+0x1b8>
  4032e4:	nop
  4032e8:	ldp	x29, x30, [sp], #16
  4032ec:	ret
  4032f0:	stp	x29, x30, [sp, #-16]!
  4032f4:	mov	x29, sp
  4032f8:	bl	403218 <__fxstatat@plt+0xe8>
  4032fc:	nop
  403300:	ldp	x29, x30, [sp], #16
  403304:	ret
  403308:	stp	x29, x30, [sp, #-16]!
  40330c:	mov	x29, sp
  403310:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403314:	add	x0, x0, #0xdb8
  403318:	bl	4030b0 <gettext@plt>
  40331c:	mov	x2, x0
  403320:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403324:	add	x0, x0, #0x4c8
  403328:	ldr	x0, [x0]
  40332c:	mov	x1, x0
  403330:	mov	x0, x2
  403334:	bl	402fc0 <fputs_unlocked@plt>
  403338:	nop
  40333c:	ldp	x29, x30, [sp], #16
  403340:	ret
  403344:	stp	x29, x30, [sp, #-16]!
  403348:	mov	x29, sp
  40334c:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403350:	add	x0, x0, #0xe08
  403354:	bl	4030b0 <gettext@plt>
  403358:	mov	x2, x0
  40335c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403360:	add	x0, x0, #0x4c8
  403364:	ldr	x0, [x0]
  403368:	mov	x1, x0
  40336c:	mov	x0, x2
  403370:	bl	402fc0 <fputs_unlocked@plt>
  403374:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403378:	add	x0, x0, #0xee8
  40337c:	bl	4030b0 <gettext@plt>
  403380:	mov	x2, x0
  403384:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403388:	add	x0, x0, #0x4c8
  40338c:	ldr	x0, [x0]
  403390:	mov	x1, x0
  403394:	mov	x0, x2
  403398:	bl	402fc0 <fputs_unlocked@plt>
  40339c:	nop
  4033a0:	ldp	x29, x30, [sp], #16
  4033a4:	ret
  4033a8:	stp	x29, x30, [sp, #-176]!
  4033ac:	mov	x29, sp
  4033b0:	str	x0, [sp, #24]
  4033b4:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4033b8:	add	x1, x0, #0xd8
  4033bc:	add	x0, sp, #0x28
  4033c0:	ldp	x2, x3, [x1]
  4033c4:	stp	x2, x3, [x0]
  4033c8:	ldp	x2, x3, [x1, #16]
  4033cc:	stp	x2, x3, [x0, #16]
  4033d0:	ldp	x2, x3, [x1, #32]
  4033d4:	stp	x2, x3, [x0, #32]
  4033d8:	ldp	x2, x3, [x1, #48]
  4033dc:	stp	x2, x3, [x0, #48]
  4033e0:	ldp	x2, x3, [x1, #64]
  4033e4:	stp	x2, x3, [x0, #64]
  4033e8:	ldp	x2, x3, [x1, #80]
  4033ec:	stp	x2, x3, [x0, #80]
  4033f0:	ldp	x2, x3, [x1, #96]
  4033f4:	stp	x2, x3, [x0, #96]
  4033f8:	ldr	x0, [sp, #24]
  4033fc:	str	x0, [sp, #168]
  403400:	add	x0, sp, #0x28
  403404:	str	x0, [sp, #160]
  403408:	b	403418 <__fxstatat@plt+0x2e8>
  40340c:	ldr	x0, [sp, #160]
  403410:	add	x0, x0, #0x10
  403414:	str	x0, [sp, #160]
  403418:	ldr	x0, [sp, #160]
  40341c:	ldr	x0, [x0]
  403420:	cmp	x0, #0x0
  403424:	b.eq	403444 <__fxstatat@plt+0x314>  // b.none
  403428:	ldr	x0, [sp, #160]
  40342c:	ldr	x0, [x0]
  403430:	mov	x1, x0
  403434:	ldr	x0, [sp, #24]
  403438:	bl	402db0 <strcmp@plt>
  40343c:	cmp	w0, #0x0
  403440:	b.ne	40340c <__fxstatat@plt+0x2dc>  // b.any
  403444:	ldr	x0, [sp, #160]
  403448:	ldr	x0, [x0, #8]
  40344c:	cmp	x0, #0x0
  403450:	b.eq	403460 <__fxstatat@plt+0x330>  // b.none
  403454:	ldr	x0, [sp, #160]
  403458:	ldr	x0, [x0, #8]
  40345c:	str	x0, [sp, #168]
  403460:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403464:	add	x0, x0, #0xfc8
  403468:	bl	4030b0 <gettext@plt>
  40346c:	mov	x3, x0
  403470:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403474:	add	x2, x0, #0xfe0
  403478:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40347c:	add	x1, x0, #0x8
  403480:	mov	x0, x3
  403484:	bl	403050 <printf@plt>
  403488:	mov	x1, #0x0                   	// #0
  40348c:	mov	w0, #0x5                   	// #5
  403490:	bl	403110 <setlocale@plt>
  403494:	str	x0, [sp, #152]
  403498:	ldr	x0, [sp, #152]
  40349c:	cmp	x0, #0x0
  4034a0:	b.eq	4034e8 <__fxstatat@plt+0x3b8>  // b.none
  4034a4:	mov	x2, #0x3                   	// #3
  4034a8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4034ac:	add	x1, x0, #0x18
  4034b0:	ldr	x0, [sp, #152]
  4034b4:	bl	402bb0 <strncmp@plt>
  4034b8:	cmp	w0, #0x0
  4034bc:	b.eq	4034e8 <__fxstatat@plt+0x3b8>  // b.none
  4034c0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4034c4:	add	x0, x0, #0x20
  4034c8:	bl	4030b0 <gettext@plt>
  4034cc:	mov	x2, x0
  4034d0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4034d4:	add	x0, x0, #0x4c8
  4034d8:	ldr	x0, [x0]
  4034dc:	mov	x1, x0
  4034e0:	mov	x0, x2
  4034e4:	bl	402fc0 <fputs_unlocked@plt>
  4034e8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4034ec:	add	x0, x0, #0x68
  4034f0:	bl	4030b0 <gettext@plt>
  4034f4:	mov	x3, x0
  4034f8:	ldr	x2, [sp, #24]
  4034fc:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403500:	add	x1, x0, #0xfe0
  403504:	mov	x0, x3
  403508:	bl	403050 <printf@plt>
  40350c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403510:	add	x0, x0, #0x88
  403514:	bl	4030b0 <gettext@plt>
  403518:	mov	x3, x0
  40351c:	ldr	x1, [sp, #168]
  403520:	ldr	x0, [sp, #24]
  403524:	cmp	x1, x0
  403528:	b.ne	403538 <__fxstatat@plt+0x408>  // b.any
  40352c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403530:	add	x0, x0, #0xc0
  403534:	b	403540 <__fxstatat@plt+0x410>
  403538:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40353c:	add	x0, x0, #0xd0
  403540:	mov	x2, x0
  403544:	ldr	x1, [sp, #168]
  403548:	mov	x0, x3
  40354c:	bl	403050 <printf@plt>
  403550:	nop
  403554:	ldp	x29, x30, [sp], #176
  403558:	ret
  40355c:	stp	x29, x30, [sp, #-48]!
  403560:	mov	x29, sp
  403564:	stp	x19, x20, [sp, #16]
  403568:	str	x0, [sp, #40]
  40356c:	ldr	x0, [sp, #40]
  403570:	strb	wzr, [x0]
  403574:	ldr	x0, [sp, #40]
  403578:	mov	w1, #0x1                   	// #1
  40357c:	strb	w1, [x0, #10]
  403580:	ldr	x0, [sp, #40]
  403584:	mov	w1, #0x1                   	// #1
  403588:	strb	w1, [x0, #9]
  40358c:	ldr	x0, [sp, #40]
  403590:	strb	wzr, [x0, #8]
  403594:	ldr	x0, [sp, #40]
  403598:	mov	w1, #0x5                   	// #5
  40359c:	str	w1, [x0, #4]
  4035a0:	ldr	x0, [sp, #40]
  4035a4:	strb	wzr, [x0, #25]
  4035a8:	ldr	x0, [sp, #40]
  4035ac:	strb	wzr, [x0, #26]
  4035b0:	ldr	x0, [sp, #40]
  4035b4:	mov	w1, #0x1                   	// #1
  4035b8:	strb	w1, [x0, #27]
  4035bc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4035c0:	add	x0, x0, #0x4f0
  4035c4:	bl	4128f0 <__fxstatat@plt+0xf7c0>
  4035c8:	mov	x1, x0
  4035cc:	ldr	x0, [sp, #40]
  4035d0:	str	x1, [x0, #16]
  4035d4:	ldr	x0, [sp, #40]
  4035d8:	ldr	x0, [x0, #16]
  4035dc:	cmp	x0, #0x0
  4035e0:	b.ne	403620 <__fxstatat@plt+0x4f0>  // b.any
  4035e4:	bl	403070 <__errno_location@plt>
  4035e8:	ldr	w19, [x0]
  4035ec:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4035f0:	add	x0, x0, #0x3b0
  4035f4:	bl	4030b0 <gettext@plt>
  4035f8:	mov	x20, x0
  4035fc:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403600:	add	x1, x0, #0x3d0
  403604:	mov	w0, #0x4                   	// #4
  403608:	bl	41222c <__fxstatat@plt+0xf0fc>
  40360c:	mov	x3, x0
  403610:	mov	x2, x20
  403614:	mov	w1, w19
  403618:	mov	w0, #0x1                   	// #1
  40361c:	bl	402980 <error@plt>
  403620:	ldr	x0, [sp, #40]
  403624:	strb	wzr, [x0, #24]
  403628:	nop
  40362c:	ldp	x19, x20, [sp, #16]
  403630:	ldp	x29, x30, [sp], #48
  403634:	ret
  403638:	stp	x29, x30, [sp, #-48]!
  40363c:	mov	x29, sp
  403640:	str	x0, [sp, #24]
  403644:	strb	wzr, [sp, #47]
  403648:	ldr	x0, [sp, #24]
  40364c:	bl	40b8b0 <__fxstatat@plt+0x8780>
  403650:	ldr	x0, [sp, #24]
  403654:	strb	wzr, [x0, #20]
  403658:	ldr	x0, [sp, #24]
  40365c:	mov	w1, #0x1                   	// #1
  403660:	str	w1, [x0, #56]
  403664:	ldr	x0, [sp, #24]
  403668:	mov	w1, #0x2                   	// #2
  40366c:	str	w1, [x0, #4]
  403670:	ldr	x0, [sp, #24]
  403674:	strb	wzr, [x0, #21]
  403678:	ldr	x0, [sp, #24]
  40367c:	strb	wzr, [x0, #22]
  403680:	ldr	x0, [sp, #24]
  403684:	strb	wzr, [x0, #23]
  403688:	ldr	x0, [sp, #24]
  40368c:	mov	w1, #0x4                   	// #4
  403690:	str	w1, [x0, #8]
  403694:	ldr	x0, [sp, #24]
  403698:	mov	w1, #0x1                   	// #1
  40369c:	strb	w1, [x0, #24]
  4036a0:	ldr	x0, [sp, #24]
  4036a4:	strb	wzr, [x0, #25]
  4036a8:	ldr	x0, [sp, #24]
  4036ac:	strb	wzr, [x0, #28]
  4036b0:	ldr	x0, [sp, #24]
  4036b4:	mov	w1, #0x1                   	// #1
  4036b8:	strb	w1, [x0, #29]
  4036bc:	ldr	x0, [sp, #24]
  4036c0:	mov	w1, #0x1                   	// #1
  4036c4:	strb	w1, [x0, #34]
  4036c8:	ldr	x0, [sp, #24]
  4036cc:	mov	w1, #0x1                   	// #1
  4036d0:	strb	w1, [x0, #30]
  4036d4:	ldr	x0, [sp, #24]
  4036d8:	mov	w1, #0x1                   	// #1
  4036dc:	strb	w1, [x0, #31]
  4036e0:	ldr	x0, [sp, #24]
  4036e4:	strb	wzr, [x0, #32]
  4036e8:	ldr	x0, [sp, #24]
  4036ec:	ldrb	w1, [sp, #47]
  4036f0:	strb	w1, [x0, #37]
  4036f4:	ldr	x0, [sp, #24]
  4036f8:	strb	wzr, [x0, #33]
  4036fc:	ldr	x0, [sp, #24]
  403700:	strb	wzr, [x0, #41]
  403704:	ldr	x0, [sp, #24]
  403708:	mov	w1, #0x1                   	// #1
  40370c:	strb	w1, [x0, #35]
  403710:	ldr	x0, [sp, #24]
  403714:	strb	wzr, [x0, #36]
  403718:	ldr	x0, [sp, #24]
  40371c:	strb	wzr, [x0, #38]
  403720:	ldr	x0, [sp, #24]
  403724:	mov	w1, #0x1                   	// #1
  403728:	strb	w1, [x0, #39]
  40372c:	ldr	x0, [sp, #24]
  403730:	strb	wzr, [x0, #40]
  403734:	ldr	x0, [sp, #24]
  403738:	mov	w1, #0x1                   	// #1
  40373c:	strb	w1, [x0, #42]
  403740:	ldr	x0, [sp, #24]
  403744:	mov	w1, #0x2                   	// #2
  403748:	str	w1, [x0, #12]
  40374c:	ldr	x0, [sp, #24]
  403750:	strb	wzr, [x0, #44]
  403754:	ldr	x0, [sp, #24]
  403758:	strb	wzr, [x0, #43]
  40375c:	ldr	x0, [sp, #24]
  403760:	str	wzr, [x0, #16]
  403764:	mov	w0, #0x0                   	// #0
  403768:	bl	402f80 <isatty@plt>
  40376c:	cmp	w0, #0x0
  403770:	cset	w0, ne  // ne = any
  403774:	and	w1, w0, #0xff
  403778:	ldr	x0, [sp, #24]
  40377c:	strb	w1, [x0, #47]
  403780:	ldr	x0, [sp, #24]
  403784:	strb	wzr, [x0, #48]
  403788:	ldr	x0, [sp, #24]
  40378c:	strb	wzr, [x0, #45]
  403790:	ldr	x0, [sp, #24]
  403794:	strb	wzr, [x0, #46]
  403798:	ldr	x0, [sp, #24]
  40379c:	str	xzr, [x0, #64]
  4037a0:	ldr	x0, [sp, #24]
  4037a4:	str	xzr, [x0, #72]
  4037a8:	nop
  4037ac:	ldp	x29, x30, [sp], #48
  4037b0:	ret
  4037b4:	stp	x29, x30, [sp, #-192]!
  4037b8:	mov	x29, sp
  4037bc:	str	x19, [sp, #16]
  4037c0:	str	x0, [sp, #40]
  4037c4:	add	x0, sp, #0x38
  4037c8:	mov	x1, x0
  4037cc:	ldr	x0, [sp, #40]
  4037d0:	bl	41cc80 <__fxstatat@plt+0x19b50>
  4037d4:	cmp	w0, #0x0
  4037d8:	b.eq	4037e8 <__fxstatat@plt+0x6b8>  // b.none
  4037dc:	bl	403070 <__errno_location@plt>
  4037e0:	ldr	w0, [x0]
  4037e4:	b	4037ec <__fxstatat@plt+0x6bc>
  4037e8:	mov	w0, #0x0                   	// #0
  4037ec:	str	w0, [sp, #188]
  4037f0:	ldr	w0, [sp, #188]
  4037f4:	cmp	w0, #0x0
  4037f8:	b.ne	403814 <__fxstatat@plt+0x6e4>  // b.any
  4037fc:	ldr	w0, [sp, #72]
  403800:	and	w0, w0, #0xf000
  403804:	cmp	w0, #0x4, lsl #12
  403808:	b.ne	403814 <__fxstatat@plt+0x6e4>  // b.any
  40380c:	mov	w0, #0x1                   	// #1
  403810:	b	403818 <__fxstatat@plt+0x6e8>
  403814:	mov	w0, #0x0                   	// #0
  403818:	strb	w0, [sp, #187]
  40381c:	ldrb	w0, [sp, #187]
  403820:	and	w0, w0, #0x1
  403824:	strb	w0, [sp, #187]
  403828:	ldr	w0, [sp, #188]
  40382c:	cmp	w0, #0x0
  403830:	b.eq	403870 <__fxstatat@plt+0x740>  // b.none
  403834:	ldr	w0, [sp, #188]
  403838:	cmp	w0, #0x2
  40383c:	b.eq	403870 <__fxstatat@plt+0x740>  // b.none
  403840:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403844:	add	x0, x0, #0x3d8
  403848:	bl	4030b0 <gettext@plt>
  40384c:	mov	x19, x0
  403850:	ldr	x1, [sp, #40]
  403854:	mov	w0, #0x4                   	// #4
  403858:	bl	41222c <__fxstatat@plt+0xf0fc>
  40385c:	mov	x3, x0
  403860:	mov	x2, x19
  403864:	ldr	w1, [sp, #188]
  403868:	mov	w0, #0x1                   	// #1
  40386c:	bl	402980 <error@plt>
  403870:	ldrb	w0, [sp, #187]
  403874:	ldr	x19, [sp, #16]
  403878:	ldp	x29, x30, [sp], #192
  40387c:	ret
  403880:	stp	x29, x30, [sp, #-128]!
  403884:	mov	x29, sp
  403888:	str	x0, [sp, #40]
  40388c:	str	x1, [sp, #32]
  403890:	str	x2, [sp, #24]
  403894:	add	x1, sp, #0x6a
  403898:	add	x0, sp, #0x6b
  40389c:	mov	x5, x1
  4038a0:	mov	x4, x0
  4038a4:	ldr	x3, [sp, #24]
  4038a8:	mov	w2, #0x0                   	// #0
  4038ac:	ldr	x1, [sp, #32]
  4038b0:	ldr	x0, [sp, #40]
  4038b4:	bl	40b7ec <__fxstatat@plt+0x86bc>
  4038b8:	strb	w0, [sp, #127]
  4038bc:	ldrb	w0, [sp, #127]
  4038c0:	cmp	w0, #0x0
  4038c4:	b.eq	40398c <__fxstatat@plt+0x85c>  // b.none
  4038c8:	ldrb	w0, [sp, #107]
  4038cc:	cmp	w0, #0x0
  4038d0:	b.eq	4038e0 <__fxstatat@plt+0x7b0>  // b.none
  4038d4:	str	xzr, [sp, #112]
  4038d8:	strb	wzr, [sp, #127]
  4038dc:	b	4038fc <__fxstatat@plt+0x7cc>
  4038e0:	ldrb	w0, [sp, #106]
  4038e4:	cmp	w0, #0x0
  4038e8:	b.eq	4038f4 <__fxstatat@plt+0x7c4>  // b.none
  4038ec:	str	xzr, [sp, #112]
  4038f0:	b	4038fc <__fxstatat@plt+0x7cc>
  4038f4:	ldr	x0, [sp, #40]
  4038f8:	str	x0, [sp, #112]
  4038fc:	ldr	x0, [sp, #112]
  403900:	cmp	x0, #0x0
  403904:	b.eq	40398c <__fxstatat@plt+0x85c>  // b.none
  403908:	add	x0, sp, #0x38
  40390c:	bl	40355c <__fxstatat@plt+0x42c>
  403910:	ldr	x0, [sp, #24]
  403914:	ldrb	w0, [x0, #46]
  403918:	strb	w0, [sp, #82]
  40391c:	ldr	x0, [sp, #112]
  403920:	str	x0, [sp, #88]
  403924:	str	xzr, [sp, #96]
  403928:	add	x1, sp, #0x38
  40392c:	add	x0, sp, #0x58
  403930:	bl	405614 <__fxstatat@plt+0x24e4>
  403934:	str	w0, [sp, #108]
  403938:	ldr	w0, [sp, #108]
  40393c:	cmp	w0, #0x2
  403940:	b.eq	40397c <__fxstatat@plt+0x84c>  // b.none
  403944:	ldr	w0, [sp, #108]
  403948:	cmp	w0, #0x3
  40394c:	b.eq	40397c <__fxstatat@plt+0x84c>  // b.none
  403950:	ldr	w0, [sp, #108]
  403954:	cmp	w0, #0x4
  403958:	b.eq	40397c <__fxstatat@plt+0x84c>  // b.none
  40395c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403960:	add	x3, x0, #0xb80
  403964:	mov	w2, #0xef                  	// #239
  403968:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40396c:	add	x1, x0, #0x3f0
  403970:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403974:	add	x0, x0, #0x400
  403978:	bl	403060 <__assert_fail@plt>
  40397c:	ldr	w0, [sp, #108]
  403980:	cmp	w0, #0x4
  403984:	b.ne	40398c <__fxstatat@plt+0x85c>  // b.any
  403988:	strb	wzr, [sp, #127]
  40398c:	ldrb	w0, [sp, #127]
  403990:	ldp	x29, x30, [sp], #128
  403994:	ret
  403998:	stp	x29, x30, [sp, #-80]!
  40399c:	mov	x29, sp
  4039a0:	str	x0, [sp, #40]
  4039a4:	str	x1, [sp, #32]
  4039a8:	strb	w2, [sp, #31]
  4039ac:	str	x3, [sp, #16]
  4039b0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4039b4:	add	x0, x0, #0x4e8
  4039b8:	ldrb	w0, [x0]
  4039bc:	cmp	w0, #0x0
  4039c0:	b.eq	4039cc <__fxstatat@plt+0x89c>  // b.none
  4039c4:	ldr	x0, [sp, #40]
  4039c8:	bl	40dc3c <__fxstatat@plt+0xab0c>
  4039cc:	ldrb	w0, [sp, #31]
  4039d0:	cmp	w0, #0x0
  4039d4:	b.eq	403a20 <__fxstatat@plt+0x8f0>  // b.none
  4039d8:	ldr	x0, [sp, #40]
  4039dc:	bl	40db40 <__fxstatat@plt+0xaa10>
  4039e0:	str	x0, [sp, #64]
  4039e4:	mov	x2, #0x0                   	// #0
  4039e8:	ldr	x1, [sp, #64]
  4039ec:	ldr	x0, [sp, #32]
  4039f0:	bl	40e3a0 <__fxstatat@plt+0xb270>
  4039f4:	str	x0, [sp, #56]
  4039f8:	ldr	x0, [sp, #56]
  4039fc:	bl	40dc3c <__fxstatat@plt+0xab0c>
  403a00:	ldr	x2, [sp, #16]
  403a04:	ldr	x1, [sp, #56]
  403a08:	ldr	x0, [sp, #40]
  403a0c:	bl	403880 <__fxstatat@plt+0x750>
  403a10:	strb	w0, [sp, #79]
  403a14:	ldr	x0, [sp, #56]
  403a18:	bl	402e30 <free@plt>
  403a1c:	b	403a34 <__fxstatat@plt+0x904>
  403a20:	ldr	x2, [sp, #16]
  403a24:	ldr	x1, [sp, #32]
  403a28:	ldr	x0, [sp, #40]
  403a2c:	bl	403880 <__fxstatat@plt+0x750>
  403a30:	strb	w0, [sp, #79]
  403a34:	ldrb	w0, [sp, #79]
  403a38:	ldp	x29, x30, [sp], #80
  403a3c:	ret
  403a40:	stp	x29, x30, [sp, #-48]!
  403a44:	mov	x29, sp
  403a48:	str	x19, [sp, #16]
  403a4c:	str	w0, [sp, #44]
  403a50:	ldr	w0, [sp, #44]
  403a54:	cmp	w0, #0x0
  403a58:	b.eq	403a94 <__fxstatat@plt+0x964>  // b.none
  403a5c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403a60:	add	x0, x0, #0x4b0
  403a64:	ldr	x19, [x0]
  403a68:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403a6c:	add	x0, x0, #0x418
  403a70:	bl	4030b0 <gettext@plt>
  403a74:	mov	x1, x0
  403a78:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403a7c:	add	x0, x0, #0x940
  403a80:	ldr	x0, [x0]
  403a84:	mov	x2, x0
  403a88:	mov	x0, x19
  403a8c:	bl	4030f0 <fprintf@plt>
  403a90:	b	403bd8 <__fxstatat@plt+0xaa8>
  403a94:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403a98:	add	x0, x0, #0x440
  403a9c:	bl	4030b0 <gettext@plt>
  403aa0:	mov	x4, x0
  403aa4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403aa8:	add	x0, x0, #0x940
  403aac:	ldr	x1, [x0]
  403ab0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403ab4:	add	x0, x0, #0x940
  403ab8:	ldr	x2, [x0]
  403abc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403ac0:	add	x0, x0, #0x940
  403ac4:	ldr	x0, [x0]
  403ac8:	mov	x3, x0
  403acc:	mov	x0, x4
  403ad0:	bl	403050 <printf@plt>
  403ad4:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403ad8:	add	x0, x0, #0x4c0
  403adc:	bl	4030b0 <gettext@plt>
  403ae0:	mov	x2, x0
  403ae4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403ae8:	add	x0, x0, #0x4c8
  403aec:	ldr	x0, [x0]
  403af0:	mov	x1, x0
  403af4:	mov	x0, x2
  403af8:	bl	402fc0 <fputs_unlocked@plt>
  403afc:	bl	403308 <__fxstatat@plt+0x1d8>
  403b00:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403b04:	add	x0, x0, #0x4f8
  403b08:	bl	4030b0 <gettext@plt>
  403b0c:	mov	x2, x0
  403b10:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403b14:	add	x0, x0, #0x4c8
  403b18:	ldr	x0, [x0]
  403b1c:	mov	x1, x0
  403b20:	mov	x0, x2
  403b24:	bl	402fc0 <fputs_unlocked@plt>
  403b28:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403b2c:	add	x0, x0, #0x6a0
  403b30:	bl	4030b0 <gettext@plt>
  403b34:	mov	x2, x0
  403b38:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403b3c:	add	x0, x0, #0x4c8
  403b40:	ldr	x0, [x0]
  403b44:	mov	x1, x0
  403b48:	mov	x0, x2
  403b4c:	bl	402fc0 <fputs_unlocked@plt>
  403b50:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403b54:	add	x0, x0, #0x758
  403b58:	bl	4030b0 <gettext@plt>
  403b5c:	mov	x2, x0
  403b60:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403b64:	add	x0, x0, #0x4c8
  403b68:	ldr	x0, [x0]
  403b6c:	mov	x1, x0
  403b70:	mov	x0, x2
  403b74:	bl	402fc0 <fputs_unlocked@plt>
  403b78:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403b7c:	add	x0, x0, #0x968
  403b80:	bl	4030b0 <gettext@plt>
  403b84:	mov	x2, x0
  403b88:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403b8c:	add	x0, x0, #0x4c8
  403b90:	ldr	x0, [x0]
  403b94:	mov	x1, x0
  403b98:	mov	x0, x2
  403b9c:	bl	402fc0 <fputs_unlocked@plt>
  403ba0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403ba4:	add	x0, x0, #0x998
  403ba8:	bl	4030b0 <gettext@plt>
  403bac:	mov	x2, x0
  403bb0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403bb4:	add	x0, x0, #0x4c8
  403bb8:	ldr	x0, [x0]
  403bbc:	mov	x1, x0
  403bc0:	mov	x0, x2
  403bc4:	bl	402fc0 <fputs_unlocked@plt>
  403bc8:	bl	403344 <__fxstatat@plt+0x214>
  403bcc:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403bd0:	add	x0, x0, #0x9d0
  403bd4:	bl	4033a8 <__fxstatat@plt+0x278>
  403bd8:	ldr	w0, [sp, #44]
  403bdc:	bl	402970 <exit@plt>
  403be0:	stp	x29, x30, [sp, #-320]!
  403be4:	mov	x29, sp
  403be8:	stp	x19, x20, [sp, #16]
  403bec:	str	w0, [sp, #44]
  403bf0:	str	x1, [sp, #32]
  403bf4:	strb	wzr, [sp, #318]
  403bf8:	str	xzr, [sp, #304]
  403bfc:	str	xzr, [sp, #296]
  403c00:	str	xzr, [sp, #288]
  403c04:	strb	wzr, [sp, #287]
  403c08:	strb	wzr, [sp, #275]
  403c0c:	ldr	x0, [sp, #32]
  403c10:	ldr	x0, [x0]
  403c14:	bl	41019c <__fxstatat@plt+0xd06c>
  403c18:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403c1c:	add	x1, x0, #0xd0
  403c20:	mov	w0, #0x6                   	// #6
  403c24:	bl	403110 <setlocale@plt>
  403c28:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403c2c:	add	x1, x0, #0x9d8
  403c30:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403c34:	add	x0, x0, #0xd40
  403c38:	bl	402bc0 <bindtextdomain@plt>
  403c3c:	adrp	x0, 41c000 <__fxstatat@plt+0x18ed0>
  403c40:	add	x0, x0, #0xd40
  403c44:	bl	402d90 <textdomain@plt>
  403c48:	adrp	x0, 40d000 <__fxstatat@plt+0x9ed0>
  403c4c:	add	x0, x0, #0x71c
  403c50:	bl	41cc70 <__fxstatat@plt+0x19b40>
  403c54:	add	x0, sp, #0xb0
  403c58:	bl	403638 <__fxstatat@plt+0x508>
  403c5c:	bl	41018c <__fxstatat@plt+0xd05c>
  403c60:	b	403f9c <__fxstatat@plt+0xe6c>
  403c64:	ldr	w0, [sp, #268]
  403c68:	cmp	w0, #0x100
  403c6c:	b.eq	403ddc <__fxstatat@plt+0xcac>  // b.none
  403c70:	ldr	w0, [sp, #268]
  403c74:	cmp	w0, #0x100
  403c78:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403c7c:	ldr	w0, [sp, #268]
  403c80:	cmp	w0, #0x76
  403c84:	b.eq	403ef0 <__fxstatat@plt+0xdc0>  // b.none
  403c88:	ldr	w0, [sp, #268]
  403c8c:	cmp	w0, #0x76
  403c90:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403c94:	ldr	w0, [sp, #268]
  403c98:	cmp	w0, #0x75
  403c9c:	b.eq	403ee4 <__fxstatat@plt+0xdb4>  // b.none
  403ca0:	ldr	w0, [sp, #268]
  403ca4:	cmp	w0, #0x75
  403ca8:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403cac:	ldr	w0, [sp, #268]
  403cb0:	cmp	w0, #0x74
  403cb4:	b.eq	403df0 <__fxstatat@plt+0xcc0>  // b.none
  403cb8:	ldr	w0, [sp, #268]
  403cbc:	cmp	w0, #0x74
  403cc0:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403cc4:	ldr	w0, [sp, #268]
  403cc8:	cmp	w0, #0x6e
  403ccc:	b.eq	403dd0 <__fxstatat@plt+0xca0>  // b.none
  403cd0:	ldr	w0, [sp, #268]
  403cd4:	cmp	w0, #0x6e
  403cd8:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403cdc:	ldr	w0, [sp, #268]
  403ce0:	cmp	w0, #0x69
  403ce4:	b.eq	403dc4 <__fxstatat@plt+0xc94>  // b.none
  403ce8:	ldr	w0, [sp, #268]
  403cec:	cmp	w0, #0x69
  403cf0:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403cf4:	ldr	w0, [sp, #268]
  403cf8:	cmp	w0, #0x66
  403cfc:	b.eq	403db8 <__fxstatat@plt+0xc88>  // b.none
  403d00:	ldr	w0, [sp, #268]
  403d04:	cmp	w0, #0x66
  403d08:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403d0c:	ldr	w0, [sp, #268]
  403d10:	cmp	w0, #0x62
  403d14:	b.eq	403d88 <__fxstatat@plt+0xc58>  // b.none
  403d18:	ldr	w0, [sp, #268]
  403d1c:	cmp	w0, #0x62
  403d20:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403d24:	ldr	w0, [sp, #268]
  403d28:	cmp	w0, #0x5a
  403d2c:	b.eq	403f18 <__fxstatat@plt+0xde8>  // b.none
  403d30:	ldr	w0, [sp, #268]
  403d34:	cmp	w0, #0x5a
  403d38:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403d3c:	ldr	w0, [sp, #268]
  403d40:	cmp	w0, #0x54
  403d44:	b.eq	403ed8 <__fxstatat@plt+0xda8>  // b.none
  403d48:	ldr	w0, [sp, #268]
  403d4c:	cmp	w0, #0x54
  403d50:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403d54:	ldr	w0, [sp, #268]
  403d58:	cmp	w0, #0x53
  403d5c:	b.eq	403efc <__fxstatat@plt+0xdcc>  // b.none
  403d60:	ldr	w0, [sp, #268]
  403d64:	cmp	w0, #0x53
  403d68:	b.gt	403f94 <__fxstatat@plt+0xe64>
  403d6c:	ldr	w0, [sp, #268]
  403d70:	cmn	w0, #0x3
  403d74:	b.eq	403f3c <__fxstatat@plt+0xe0c>  // b.none
  403d78:	ldr	w0, [sp, #268]
  403d7c:	cmn	w0, #0x2
  403d80:	b.eq	403f34 <__fxstatat@plt+0xe04>  // b.none
  403d84:	b	403f94 <__fxstatat@plt+0xe64>
  403d88:	mov	w0, #0x1                   	// #1
  403d8c:	strb	w0, [sp, #318]
  403d90:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403d94:	add	x0, x0, #0x4b8
  403d98:	ldr	x0, [x0]
  403d9c:	cmp	x0, #0x0
  403da0:	b.eq	403f9c <__fxstatat@plt+0xe6c>  // b.none
  403da4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403da8:	add	x0, x0, #0x4b8
  403dac:	ldr	x0, [x0]
  403db0:	str	x0, [sp, #296]
  403db4:	b	403f9c <__fxstatat@plt+0xe6c>
  403db8:	mov	w0, #0x1                   	// #1
  403dbc:	str	w0, [sp, #184]
  403dc0:	b	403f9c <__fxstatat@plt+0xe6c>
  403dc4:	mov	w0, #0x3                   	// #3
  403dc8:	str	w0, [sp, #184]
  403dcc:	b	403f9c <__fxstatat@plt+0xe6c>
  403dd0:	mov	w0, #0x2                   	// #2
  403dd4:	str	w0, [sp, #184]
  403dd8:	b	403f9c <__fxstatat@plt+0xe6c>
  403ddc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403de0:	add	x0, x0, #0x4e8
  403de4:	mov	w1, #0x1                   	// #1
  403de8:	strb	w1, [x0]
  403dec:	b	403f9c <__fxstatat@plt+0xe6c>
  403df0:	ldr	x0, [sp, #288]
  403df4:	cmp	x0, #0x0
  403df8:	b.eq	403e18 <__fxstatat@plt+0xce8>  // b.none
  403dfc:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403e00:	add	x0, x0, #0x9f0
  403e04:	bl	4030b0 <gettext@plt>
  403e08:	mov	x2, x0
  403e0c:	mov	w1, #0x0                   	// #0
  403e10:	mov	w0, #0x1                   	// #1
  403e14:	bl	402980 <error@plt>
  403e18:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403e1c:	add	x0, x0, #0x4b8
  403e20:	ldr	x0, [x0]
  403e24:	add	x1, sp, #0x30
  403e28:	bl	41cc80 <__fxstatat@plt+0x19b50>
  403e2c:	cmp	w0, #0x0
  403e30:	b.eq	403e78 <__fxstatat@plt+0xd48>  // b.none
  403e34:	bl	403070 <__errno_location@plt>
  403e38:	ldr	w19, [x0]
  403e3c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403e40:	add	x0, x0, #0x3d8
  403e44:	bl	4030b0 <gettext@plt>
  403e48:	mov	x20, x0
  403e4c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403e50:	add	x0, x0, #0x4b8
  403e54:	ldr	x0, [x0]
  403e58:	mov	x1, x0
  403e5c:	mov	w0, #0x4                   	// #4
  403e60:	bl	41222c <__fxstatat@plt+0xf0fc>
  403e64:	mov	x3, x0
  403e68:	mov	x2, x20
  403e6c:	mov	w1, w19
  403e70:	mov	w0, #0x1                   	// #1
  403e74:	bl	402980 <error@plt>
  403e78:	ldr	w0, [sp, #64]
  403e7c:	and	w0, w0, #0xf000
  403e80:	cmp	w0, #0x4, lsl #12
  403e84:	b.eq	403ec4 <__fxstatat@plt+0xd94>  // b.none
  403e88:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403e8c:	add	x0, x0, #0xa18
  403e90:	bl	4030b0 <gettext@plt>
  403e94:	mov	x19, x0
  403e98:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403e9c:	add	x0, x0, #0x4b8
  403ea0:	ldr	x0, [x0]
  403ea4:	mov	x1, x0
  403ea8:	mov	w0, #0x4                   	// #4
  403eac:	bl	41222c <__fxstatat@plt+0xf0fc>
  403eb0:	mov	x3, x0
  403eb4:	mov	x2, x19
  403eb8:	mov	w1, #0x0                   	// #0
  403ebc:	mov	w0, #0x1                   	// #1
  403ec0:	bl	402980 <error@plt>
  403ec4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403ec8:	add	x0, x0, #0x4b8
  403ecc:	ldr	x0, [x0]
  403ed0:	str	x0, [sp, #288]
  403ed4:	b	403f9c <__fxstatat@plt+0xe6c>
  403ed8:	mov	w0, #0x1                   	// #1
  403edc:	strb	w0, [sp, #287]
  403ee0:	b	403f9c <__fxstatat@plt+0xe6c>
  403ee4:	mov	w0, #0x1                   	// #1
  403ee8:	strb	w0, [sp, #221]
  403eec:	b	403f9c <__fxstatat@plt+0xe6c>
  403ef0:	mov	w0, #0x1                   	// #1
  403ef4:	strb	w0, [sp, #222]
  403ef8:	b	403f9c <__fxstatat@plt+0xe6c>
  403efc:	mov	w0, #0x1                   	// #1
  403f00:	strb	w0, [sp, #318]
  403f04:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403f08:	add	x0, x0, #0x4b8
  403f0c:	ldr	x0, [x0]
  403f10:	str	x0, [sp, #304]
  403f14:	b	403f9c <__fxstatat@plt+0xe6c>
  403f18:	ldrb	w0, [sp, #275]
  403f1c:	cmp	w0, #0x0
  403f20:	b.eq	403f9c <__fxstatat@plt+0xe6c>  // b.none
  403f24:	strb	wzr, [sp, #213]
  403f28:	mov	w0, #0x1                   	// #1
  403f2c:	strb	w0, [sp, #209]
  403f30:	b	403f9c <__fxstatat@plt+0xe6c>
  403f34:	mov	w0, #0x0                   	// #0
  403f38:	bl	403a40 <__fxstatat@plt+0x910>
  403f3c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403f40:	add	x0, x0, #0x4c8
  403f44:	ldr	x8, [x0]
  403f48:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403f4c:	add	x0, x0, #0x438
  403f50:	ldr	x1, [x0]
  403f54:	mov	x7, #0x0                   	// #0
  403f58:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403f5c:	add	x6, x0, #0xa38
  403f60:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403f64:	add	x5, x0, #0xa48
  403f68:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403f6c:	add	x4, x0, #0xa58
  403f70:	mov	x3, x1
  403f74:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403f78:	add	x2, x0, #0x8
  403f7c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403f80:	add	x1, x0, #0x9d0
  403f84:	mov	x0, x8
  403f88:	bl	41564c <__fxstatat@plt+0x1251c>
  403f8c:	mov	w0, #0x0                   	// #0
  403f90:	bl	402970 <exit@plt>
  403f94:	mov	w0, #0x1                   	// #1
  403f98:	bl	403a40 <__fxstatat@plt+0x910>
  403f9c:	mov	x4, #0x0                   	// #0
  403fa0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403fa4:	add	x3, x0, #0x1f0
  403fa8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  403fac:	add	x2, x0, #0xa68
  403fb0:	ldr	x1, [sp, #32]
  403fb4:	ldr	w0, [sp, #44]
  403fb8:	bl	402da0 <getopt_long@plt>
  403fbc:	str	w0, [sp, #268]
  403fc0:	ldr	w0, [sp, #268]
  403fc4:	cmn	w0, #0x1
  403fc8:	b.ne	403c64 <__fxstatat@plt+0xb34>  // b.any
  403fcc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403fd0:	add	x0, x0, #0x4c0
  403fd4:	ldr	w0, [x0]
  403fd8:	ldr	w1, [sp, #44]
  403fdc:	sub	w0, w1, w0
  403fe0:	str	w0, [sp, #280]
  403fe4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  403fe8:	add	x0, x0, #0x4c0
  403fec:	ldr	w0, [x0]
  403ff0:	sxtw	x0, w0
  403ff4:	lsl	x0, x0, #3
  403ff8:	ldr	x1, [sp, #32]
  403ffc:	add	x0, x1, x0
  404000:	str	x0, [sp, #256]
  404004:	ldr	x0, [sp, #288]
  404008:	cmp	x0, #0x0
  40400c:	cset	w0, eq  // eq = none
  404010:	and	w0, w0, #0xff
  404014:	mov	w1, w0
  404018:	ldr	w0, [sp, #280]
  40401c:	cmp	w0, w1
  404020:	b.gt	404090 <__fxstatat@plt+0xf60>
  404024:	ldr	w0, [sp, #280]
  404028:	cmp	w0, #0x0
  40402c:	b.gt	404050 <__fxstatat@plt+0xf20>
  404030:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404034:	add	x0, x0, #0xa78
  404038:	bl	4030b0 <gettext@plt>
  40403c:	mov	x2, x0
  404040:	mov	w1, #0x0                   	// #0
  404044:	mov	w0, #0x0                   	// #0
  404048:	bl	402980 <error@plt>
  40404c:	b	404088 <__fxstatat@plt+0xf58>
  404050:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404054:	add	x0, x0, #0xa90
  404058:	bl	4030b0 <gettext@plt>
  40405c:	mov	x19, x0
  404060:	ldr	x0, [sp, #256]
  404064:	ldr	x0, [x0]
  404068:	mov	x1, x0
  40406c:	mov	w0, #0x4                   	// #4
  404070:	bl	41222c <__fxstatat@plt+0xf0fc>
  404074:	mov	x3, x0
  404078:	mov	x2, x19
  40407c:	mov	w1, #0x0                   	// #0
  404080:	mov	w0, #0x0                   	// #0
  404084:	bl	402980 <error@plt>
  404088:	mov	w0, #0x1                   	// #1
  40408c:	bl	403a40 <__fxstatat@plt+0x910>
  404090:	ldrb	w0, [sp, #287]
  404094:	cmp	w0, #0x0
  404098:	b.eq	404114 <__fxstatat@plt+0xfe4>  // b.none
  40409c:	ldr	x0, [sp, #288]
  4040a0:	cmp	x0, #0x0
  4040a4:	b.eq	4040c4 <__fxstatat@plt+0xf94>  // b.none
  4040a8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4040ac:	add	x0, x0, #0xac0
  4040b0:	bl	4030b0 <gettext@plt>
  4040b4:	mov	x2, x0
  4040b8:	mov	w1, #0x0                   	// #0
  4040bc:	mov	w0, #0x1                   	// #1
  4040c0:	bl	402980 <error@plt>
  4040c4:	ldr	w0, [sp, #280]
  4040c8:	cmp	w0, #0x2
  4040cc:	b.le	404254 <__fxstatat@plt+0x1124>
  4040d0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4040d4:	add	x0, x0, #0xb08
  4040d8:	bl	4030b0 <gettext@plt>
  4040dc:	mov	x19, x0
  4040e0:	ldr	x0, [sp, #256]
  4040e4:	add	x0, x0, #0x10
  4040e8:	ldr	x0, [x0]
  4040ec:	mov	x1, x0
  4040f0:	mov	w0, #0x4                   	// #4
  4040f4:	bl	41222c <__fxstatat@plt+0xf0fc>
  4040f8:	mov	x3, x0
  4040fc:	mov	x2, x19
  404100:	mov	w1, #0x0                   	// #0
  404104:	mov	w0, #0x0                   	// #0
  404108:	bl	402980 <error@plt>
  40410c:	mov	w0, #0x1                   	// #1
  404110:	bl	403a40 <__fxstatat@plt+0x910>
  404114:	ldr	x0, [sp, #288]
  404118:	cmp	x0, #0x0
  40411c:	b.ne	404254 <__fxstatat@plt+0x1124>  // b.any
  404120:	ldr	w0, [sp, #280]
  404124:	cmp	w0, #0x1
  404128:	b.gt	40414c <__fxstatat@plt+0x101c>
  40412c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404130:	add	x3, x0, #0xb88
  404134:	mov	w2, #0x1c9                 	// #457
  404138:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40413c:	add	x1, x0, #0x3f0
  404140:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404144:	add	x0, x0, #0xb20
  404148:	bl	403060 <__assert_fail@plt>
  40414c:	ldr	w0, [sp, #280]
  404150:	cmp	w0, #0x2
  404154:	b.ne	40419c <__fxstatat@plt+0x106c>  // b.any
  404158:	ldr	x0, [sp, #256]
  40415c:	ldr	x1, [x0]
  404160:	ldr	x0, [sp, #256]
  404164:	add	x0, x0, #0x8
  404168:	ldr	x0, [x0]
  40416c:	mov	w4, #0x1                   	// #1
  404170:	mov	x3, x0
  404174:	mov	w2, #0xffffff9c            	// #-100
  404178:	mov	w0, #0xffffff9c            	// #-100
  40417c:	bl	4125c4 <__fxstatat@plt+0xf494>
  404180:	cmp	w0, #0x0
  404184:	b.eq	404194 <__fxstatat@plt+0x1064>  // b.none
  404188:	bl	403070 <__errno_location@plt>
  40418c:	ldr	w0, [x0]
  404190:	b	404198 <__fxstatat@plt+0x1068>
  404194:	mov	w0, #0x0                   	// #0
  404198:	str	w0, [sp, #228]
  40419c:	ldr	w0, [sp, #228]
  4041a0:	cmp	w0, #0x0
  4041a4:	b.eq	404200 <__fxstatat@plt+0x10d0>  // b.none
  4041a8:	ldrsw	x0, [sp, #280]
  4041ac:	lsl	x0, x0, #3
  4041b0:	sub	x0, x0, #0x8
  4041b4:	ldr	x1, [sp, #256]
  4041b8:	add	x0, x1, x0
  4041bc:	ldr	x0, [x0]
  4041c0:	bl	4037b4 <__fxstatat@plt+0x684>
  4041c4:	and	w0, w0, #0xff
  4041c8:	cmp	w0, #0x0
  4041cc:	b.eq	404200 <__fxstatat@plt+0x10d0>  // b.none
  4041d0:	mov	w0, #0xffffffff            	// #-1
  4041d4:	str	w0, [sp, #228]
  4041d8:	ldr	w0, [sp, #280]
  4041dc:	sub	w0, w0, #0x1
  4041e0:	str	w0, [sp, #280]
  4041e4:	ldrsw	x0, [sp, #280]
  4041e8:	lsl	x0, x0, #3
  4041ec:	ldr	x1, [sp, #256]
  4041f0:	add	x0, x1, x0
  4041f4:	ldr	x0, [x0]
  4041f8:	str	x0, [sp, #288]
  4041fc:	b	404254 <__fxstatat@plt+0x1124>
  404200:	ldr	w0, [sp, #280]
  404204:	cmp	w0, #0x2
  404208:	b.le	404254 <__fxstatat@plt+0x1124>
  40420c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404210:	add	x0, x0, #0xa18
  404214:	bl	4030b0 <gettext@plt>
  404218:	mov	x19, x0
  40421c:	ldrsw	x0, [sp, #280]
  404220:	lsl	x0, x0, #3
  404224:	sub	x0, x0, #0x8
  404228:	ldr	x1, [sp, #256]
  40422c:	add	x0, x1, x0
  404230:	ldr	x0, [x0]
  404234:	mov	x1, x0
  404238:	mov	w0, #0x4                   	// #4
  40423c:	bl	41222c <__fxstatat@plt+0xf0fc>
  404240:	mov	x3, x0
  404244:	mov	x2, x19
  404248:	mov	w1, #0x0                   	// #0
  40424c:	mov	w0, #0x1                   	// #1
  404250:	bl	402980 <error@plt>
  404254:	ldr	w0, [sp, #184]
  404258:	cmp	w0, #0x2
  40425c:	b.ne	404264 <__fxstatat@plt+0x1134>  // b.any
  404260:	strb	wzr, [sp, #221]
  404264:	ldrb	w0, [sp, #318]
  404268:	cmp	w0, #0x0
  40426c:	b.eq	4042a0 <__fxstatat@plt+0x1170>  // b.none
  404270:	ldr	w0, [sp, #184]
  404274:	cmp	w0, #0x2
  404278:	b.ne	4042a0 <__fxstatat@plt+0x1170>  // b.any
  40427c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404280:	add	x0, x0, #0xb30
  404284:	bl	4030b0 <gettext@plt>
  404288:	mov	x2, x0
  40428c:	mov	w1, #0x0                   	// #0
  404290:	mov	w0, #0x0                   	// #0
  404294:	bl	402980 <error@plt>
  404298:	mov	w0, #0x1                   	// #1
  40429c:	bl	403a40 <__fxstatat@plt+0x910>
  4042a0:	ldrb	w0, [sp, #318]
  4042a4:	cmp	w0, #0x0
  4042a8:	b.eq	4042c4 <__fxstatat@plt+0x1194>  // b.none
  4042ac:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4042b0:	add	x0, x0, #0xb70
  4042b4:	bl	4030b0 <gettext@plt>
  4042b8:	ldr	x1, [sp, #296]
  4042bc:	bl	40d590 <__fxstatat@plt+0xa460>
  4042c0:	b	4042c8 <__fxstatat@plt+0x1198>
  4042c4:	mov	w0, #0x0                   	// #0
  4042c8:	str	w0, [sp, #176]
  4042cc:	ldr	x0, [sp, #304]
  4042d0:	bl	40cae8 <__fxstatat@plt+0x99b8>
  4042d4:	bl	40bc54 <__fxstatat@plt+0x8b24>
  4042d8:	ldr	x0, [sp, #288]
  4042dc:	cmp	x0, #0x0
  4042e0:	b.eq	404384 <__fxstatat@plt+0x1254>  // b.none
  4042e4:	ldr	w0, [sp, #280]
  4042e8:	cmp	w0, #0x1
  4042ec:	b.le	4042f8 <__fxstatat@plt+0x11c8>
  4042f0:	add	x0, sp, #0xb0
  4042f4:	bl	408ca4 <__fxstatat@plt+0x5b74>
  4042f8:	mov	w0, #0x1                   	// #1
  4042fc:	strb	w0, [sp, #319]
  404300:	str	wzr, [sp, #276]
  404304:	b	404370 <__fxstatat@plt+0x1240>
  404308:	ldr	w0, [sp, #276]
  40430c:	add	w0, w0, #0x1
  404310:	ldr	w1, [sp, #280]
  404314:	cmp	w1, w0
  404318:	cset	w0, eq  // eq = none
  40431c:	and	w0, w0, #0xff
  404320:	strb	w0, [sp, #225]
  404324:	ldrsw	x0, [sp, #276]
  404328:	lsl	x0, x0, #3
  40432c:	ldr	x1, [sp, #256]
  404330:	add	x0, x1, x0
  404334:	ldr	x0, [x0]
  404338:	add	x1, sp, #0xb0
  40433c:	mov	x3, x1
  404340:	mov	w2, #0x1                   	// #1
  404344:	ldr	x1, [sp, #288]
  404348:	bl	403998 <__fxstatat@plt+0x868>
  40434c:	and	w1, w0, #0xff
  404350:	ldrb	w0, [sp, #319]
  404354:	and	w0, w0, w1
  404358:	cmp	w0, #0x0
  40435c:	cset	w0, ne  // ne = any
  404360:	strb	w0, [sp, #319]
  404364:	ldr	w0, [sp, #276]
  404368:	add	w0, w0, #0x1
  40436c:	str	w0, [sp, #276]
  404370:	ldr	w1, [sp, #276]
  404374:	ldr	w0, [sp, #280]
  404378:	cmp	w1, w0
  40437c:	b.lt	404308 <__fxstatat@plt+0x11d8>  // b.tstop
  404380:	b	4043bc <__fxstatat@plt+0x128c>
  404384:	mov	w0, #0x1                   	// #1
  404388:	strb	w0, [sp, #225]
  40438c:	ldr	x0, [sp, #256]
  404390:	ldr	x4, [x0]
  404394:	ldr	x0, [sp, #256]
  404398:	add	x0, x0, #0x8
  40439c:	ldr	x0, [x0]
  4043a0:	add	x1, sp, #0xb0
  4043a4:	mov	x3, x1
  4043a8:	mov	w2, #0x0                   	// #0
  4043ac:	mov	x1, x0
  4043b0:	mov	x0, x4
  4043b4:	bl	403998 <__fxstatat@plt+0x868>
  4043b8:	strb	w0, [sp, #319]
  4043bc:	ldrb	w0, [sp, #319]
  4043c0:	eor	w0, w0, #0x1
  4043c4:	and	w0, w0, #0xff
  4043c8:	ldp	x19, x20, [sp, #16]
  4043cc:	ldp	x29, x30, [sp], #320
  4043d0:	ret
  4043d4:	sub	sp, sp, #0x20
  4043d8:	str	x0, [sp, #8]
  4043dc:	ldr	x0, [sp, #8]
  4043e0:	ldrb	w0, [x0]
  4043e4:	cmp	w0, #0x2e
  4043e8:	b.ne	40444c <__fxstatat@plt+0x131c>  // b.any
  4043ec:	ldr	x0, [sp, #8]
  4043f0:	add	x0, x0, #0x1
  4043f4:	ldrb	w0, [x0]
  4043f8:	cmp	w0, #0x2e
  4043fc:	b.ne	404408 <__fxstatat@plt+0x12d8>  // b.any
  404400:	mov	x0, #0x2                   	// #2
  404404:	b	40440c <__fxstatat@plt+0x12dc>
  404408:	mov	x0, #0x1                   	// #1
  40440c:	ldr	x1, [sp, #8]
  404410:	add	x0, x1, x0
  404414:	ldrb	w0, [x0]
  404418:	strb	w0, [sp, #31]
  40441c:	ldrb	w0, [sp, #31]
  404420:	cmp	w0, #0x0
  404424:	b.eq	404434 <__fxstatat@plt+0x1304>  // b.none
  404428:	ldrb	w0, [sp, #31]
  40442c:	cmp	w0, #0x2f
  404430:	b.ne	40443c <__fxstatat@plt+0x130c>  // b.any
  404434:	mov	w0, #0x1                   	// #1
  404438:	b	404440 <__fxstatat@plt+0x1310>
  40443c:	mov	w0, #0x0                   	// #0
  404440:	and	w0, w0, #0x1
  404444:	and	w0, w0, #0xff
  404448:	b	404450 <__fxstatat@plt+0x1320>
  40444c:	mov	w0, #0x0                   	// #0
  404450:	add	sp, sp, #0x20
  404454:	ret
  404458:	stp	x29, x30, [sp, #-48]!
  40445c:	mov	x29, sp
  404460:	str	x0, [sp, #24]
  404464:	ldr	x0, [sp, #24]
  404468:	bl	402c60 <readdir@plt>
  40446c:	str	x0, [sp, #40]
  404470:	ldr	x0, [sp, #40]
  404474:	cmp	x0, #0x0
  404478:	b.eq	40449c <__fxstatat@plt+0x136c>  // b.none
  40447c:	ldr	x0, [sp, #40]
  404480:	add	x0, x0, #0x13
  404484:	bl	4043d4 <__fxstatat@plt+0x12a4>
  404488:	and	w0, w0, #0xff
  40448c:	eor	w0, w0, #0x1
  404490:	and	w0, w0, #0xff
  404494:	cmp	w0, #0x0
  404498:	b.eq	404464 <__fxstatat@plt+0x1334>  // b.none
  40449c:	ldr	x0, [sp, #40]
  4044a0:	ldp	x29, x30, [sp], #48
  4044a4:	ret
  4044a8:	stp	x29, x30, [sp, #-64]!
  4044ac:	mov	x29, sp
  4044b0:	str	w0, [sp, #28]
  4044b4:	str	x1, [sp, #16]
  4044b8:	mov	w2, #0xc900                	// #51456
  4044bc:	ldr	x1, [sp, #16]
  4044c0:	ldr	w0, [sp, #28]
  4044c4:	bl	403040 <openat@plt>
  4044c8:	str	w0, [sp, #60]
  4044cc:	ldr	w0, [sp, #60]
  4044d0:	cmp	w0, #0x0
  4044d4:	b.ge	4044e0 <__fxstatat@plt+0x13b0>  // b.tcont
  4044d8:	mov	w0, #0x0                   	// #0
  4044dc:	b	404554 <__fxstatat@plt+0x1424>
  4044e0:	ldr	w0, [sp, #60]
  4044e4:	bl	402d00 <fdopendir@plt>
  4044e8:	str	x0, [sp, #48]
  4044ec:	ldr	x0, [sp, #48]
  4044f0:	cmp	x0, #0x0
  4044f4:	b.ne	404508 <__fxstatat@plt+0x13d8>  // b.any
  4044f8:	ldr	w0, [sp, #60]
  4044fc:	bl	402cd0 <close@plt>
  404500:	mov	w0, #0x0                   	// #0
  404504:	b	404554 <__fxstatat@plt+0x1424>
  404508:	bl	403070 <__errno_location@plt>
  40450c:	str	wzr, [x0]
  404510:	ldr	x0, [sp, #48]
  404514:	bl	404458 <__fxstatat@plt+0x1328>
  404518:	str	x0, [sp, #40]
  40451c:	bl	403070 <__errno_location@plt>
  404520:	ldr	w0, [x0]
  404524:	str	w0, [sp, #36]
  404528:	ldr	x0, [sp, #48]
  40452c:	bl	402cc0 <closedir@plt>
  404530:	ldr	x0, [sp, #40]
  404534:	cmp	x0, #0x0
  404538:	b.eq	404544 <__fxstatat@plt+0x1414>  // b.none
  40453c:	mov	w0, #0x0                   	// #0
  404540:	b	404554 <__fxstatat@plt+0x1424>
  404544:	ldr	w0, [sp, #36]
  404548:	cmp	w0, #0x0
  40454c:	cset	w0, eq  // eq = none
  404550:	and	w0, w0, #0xff
  404554:	ldp	x29, x30, [sp], #64
  404558:	ret
  40455c:	stp	x29, x30, [sp, #-64]!
  404560:	mov	x29, sp
  404564:	str	x19, [sp, #16]
  404568:	str	w0, [sp, #60]
  40456c:	str	x1, [sp, #48]
  404570:	str	x2, [sp, #40]
  404574:	str	w3, [sp, #56]
  404578:	ldr	x0, [sp, #40]
  40457c:	ldr	x0, [x0, #48]
  404580:	cmn	x0, #0x1
  404584:	b.ne	4045c4 <__fxstatat@plt+0x1494>  // b.any
  404588:	ldr	w3, [sp, #56]
  40458c:	ldr	x2, [sp, #40]
  404590:	ldr	x1, [sp, #48]
  404594:	ldr	w0, [sp, #60]
  404598:	bl	41ccb0 <__fxstatat@plt+0x19b80>
  40459c:	cmp	w0, #0x0
  4045a0:	b.eq	4045c4 <__fxstatat@plt+0x1494>  // b.none
  4045a4:	ldr	x0, [sp, #40]
  4045a8:	mov	x1, #0xfffffffffffffffe    	// #-2
  4045ac:	str	x1, [x0, #48]
  4045b0:	bl	403070 <__errno_location@plt>
  4045b4:	ldr	w0, [x0]
  4045b8:	sxtw	x1, w0
  4045bc:	ldr	x0, [sp, #40]
  4045c0:	str	x1, [x0, #8]
  4045c4:	ldr	x0, [sp, #40]
  4045c8:	ldr	x0, [x0, #48]
  4045cc:	cmp	x0, #0x0
  4045d0:	b.lt	4045dc <__fxstatat@plt+0x14ac>  // b.tstop
  4045d4:	mov	w0, #0x0                   	// #0
  4045d8:	b	4045f4 <__fxstatat@plt+0x14c4>
  4045dc:	ldr	x0, [sp, #40]
  4045e0:	ldr	x19, [x0, #8]
  4045e4:	bl	403070 <__errno_location@plt>
  4045e8:	mov	w1, w19
  4045ec:	str	w1, [x0]
  4045f0:	mov	w0, #0xffffffff            	// #-1
  4045f4:	ldr	x19, [sp, #16]
  4045f8:	ldp	x29, x30, [sp], #64
  4045fc:	ret
  404600:	sub	sp, sp, #0x10
  404604:	str	x0, [sp, #8]
  404608:	ldr	x0, [sp, #8]
  40460c:	mov	x1, #0xffffffffffffffff    	// #-1
  404610:	str	x1, [x0, #48]
  404614:	ldr	x0, [sp, #8]
  404618:	add	sp, sp, #0x10
  40461c:	ret
  404620:	stp	x29, x30, [sp, #-48]!
  404624:	mov	x29, sp
  404628:	str	w0, [sp, #44]
  40462c:	str	x1, [sp, #32]
  404630:	str	x2, [sp, #24]
  404634:	bl	415780 <__fxstatat@plt+0x12650>
  404638:	and	w0, w0, #0xff
  40463c:	cmp	w0, #0x0
  404640:	b.eq	40464c <__fxstatat@plt+0x151c>  // b.none
  404644:	mov	w0, #0x0                   	// #0
  404648:	b	4046cc <__fxstatat@plt+0x159c>
  40464c:	mov	w3, #0x100                 	// #256
  404650:	ldr	x2, [sp, #24]
  404654:	ldr	x1, [sp, #32]
  404658:	ldr	w0, [sp, #44]
  40465c:	bl	40455c <__fxstatat@plt+0x142c>
  404660:	cmp	w0, #0x0
  404664:	b.eq	404670 <__fxstatat@plt+0x1540>  // b.none
  404668:	mov	w0, #0xffffffff            	// #-1
  40466c:	b	4046cc <__fxstatat@plt+0x159c>
  404670:	ldr	x0, [sp, #24]
  404674:	ldr	w0, [x0, #16]
  404678:	and	w0, w0, #0xf000
  40467c:	cmp	w0, #0xa, lsl #12
  404680:	b.ne	40468c <__fxstatat@plt+0x155c>  // b.any
  404684:	mov	w0, #0x0                   	// #0
  404688:	b	4046cc <__fxstatat@plt+0x159c>
  40468c:	mov	w3, #0x200                 	// #512
  404690:	mov	w2, #0x2                   	// #2
  404694:	ldr	x1, [sp, #32]
  404698:	ldr	w0, [sp, #44]
  40469c:	bl	403030 <faccessat@plt>
  4046a0:	cmp	w0, #0x0
  4046a4:	b.ne	4046b0 <__fxstatat@plt+0x1580>  // b.any
  4046a8:	mov	w0, #0x0                   	// #0
  4046ac:	b	4046cc <__fxstatat@plt+0x159c>
  4046b0:	bl	403070 <__errno_location@plt>
  4046b4:	ldr	w0, [x0]
  4046b8:	cmp	w0, #0xd
  4046bc:	b.ne	4046c8 <__fxstatat@plt+0x1598>  // b.any
  4046c0:	mov	w0, #0x1                   	// #1
  4046c4:	b	4046cc <__fxstatat@plt+0x159c>
  4046c8:	mov	w0, #0xffffffff            	// #-1
  4046cc:	ldp	x29, x30, [sp], #48
  4046d0:	ret
  4046d4:	stp	x29, x30, [sp, #-288]!
  4046d8:	mov	x29, sp
  4046dc:	stp	x19, x20, [sp, #16]
  4046e0:	str	x21, [sp, #32]
  4046e4:	str	x0, [sp, #88]
  4046e8:	str	x1, [sp, #80]
  4046ec:	strb	w2, [sp, #79]
  4046f0:	str	x3, [sp, #64]
  4046f4:	str	w4, [sp, #72]
  4046f8:	str	x5, [sp, #56]
  4046fc:	ldr	x0, [sp, #88]
  404700:	ldr	w0, [x0, #44]
  404704:	str	w0, [sp, #268]
  404708:	ldr	x0, [sp, #80]
  40470c:	ldr	x0, [x0, #56]
  404710:	str	x0, [sp, #256]
  404714:	ldr	x0, [sp, #80]
  404718:	ldr	x0, [x0, #48]
  40471c:	str	x0, [sp, #248]
  404720:	ldr	x0, [sp, #56]
  404724:	cmp	x0, #0x0
  404728:	b.eq	404738 <__fxstatat@plt+0x1608>  // b.none
  40472c:	ldr	x0, [sp, #56]
  404730:	mov	w1, #0x2                   	// #2
  404734:	str	w1, [x0]
  404738:	add	x0, sp, #0x68
  40473c:	str	x0, [sp, #240]
  404740:	ldr	x0, [sp, #240]
  404744:	bl	404600 <__fxstatat@plt+0x14d0>
  404748:	ldrb	w0, [sp, #79]
  40474c:	cmp	w0, #0x0
  404750:	b.eq	40475c <__fxstatat@plt+0x162c>  // b.none
  404754:	mov	w0, #0x4                   	// #4
  404758:	b	404760 <__fxstatat@plt+0x1630>
  40475c:	mov	w0, #0x0                   	// #0
  404760:	str	w0, [sp, #284]
  404764:	str	wzr, [sp, #280]
  404768:	strb	wzr, [sp, #279]
  40476c:	ldr	x0, [sp, #56]
  404770:	cmp	x0, #0x0
  404774:	b.eq	4047a8 <__fxstatat@plt+0x1678>  // b.none
  404778:	ldr	x1, [sp, #248]
  40477c:	ldr	w0, [sp, #268]
  404780:	bl	4044a8 <__fxstatat@plt+0x1378>
  404784:	strb	w0, [sp, #279]
  404788:	ldrb	w0, [sp, #279]
  40478c:	cmp	w0, #0x0
  404790:	b.eq	40479c <__fxstatat@plt+0x166c>  // b.none
  404794:	mov	w0, #0x4                   	// #4
  404798:	b	4047a0 <__fxstatat@plt+0x1670>
  40479c:	mov	w0, #0x3                   	// #3
  4047a0:	ldr	x1, [sp, #56]
  4047a4:	str	w0, [x1]
  4047a8:	ldr	x0, [sp, #80]
  4047ac:	ldr	x0, [x0, #32]
  4047b0:	cmp	x0, #0x0
  4047b4:	b.eq	4047c0 <__fxstatat@plt+0x1690>  // b.none
  4047b8:	mov	w0, #0x3                   	// #3
  4047bc:	b	404b2c <__fxstatat@plt+0x19fc>
  4047c0:	ldr	x0, [sp, #64]
  4047c4:	ldr	w0, [x0, #4]
  4047c8:	cmp	w0, #0x5
  4047cc:	b.ne	4047d8 <__fxstatat@plt+0x16a8>  // b.any
  4047d0:	mov	w0, #0x2                   	// #2
  4047d4:	b	404b2c <__fxstatat@plt+0x19fc>
  4047d8:	str	wzr, [sp, #272]
  4047dc:	ldr	x0, [sp, #64]
  4047e0:	ldrb	w0, [x0]
  4047e4:	eor	w0, w0, #0x1
  4047e8:	and	w0, w0, #0xff
  4047ec:	cmp	w0, #0x0
  4047f0:	b.eq	404840 <__fxstatat@plt+0x1710>  // b.none
  4047f4:	ldr	x0, [sp, #64]
  4047f8:	ldr	w0, [x0, #4]
  4047fc:	cmp	w0, #0x3
  404800:	b.eq	404814 <__fxstatat@plt+0x16e4>  // b.none
  404804:	ldr	x0, [sp, #64]
  404808:	ldrb	w0, [x0, #25]
  40480c:	cmp	w0, #0x0
  404810:	b.eq	404840 <__fxstatat@plt+0x1710>  // b.none
  404814:	ldr	w0, [sp, #284]
  404818:	cmp	w0, #0xa
  40481c:	b.eq	404840 <__fxstatat@plt+0x1710>  // b.none
  404820:	ldr	x2, [sp, #240]
  404824:	ldr	x1, [sp, #248]
  404828:	ldr	w0, [sp, #268]
  40482c:	bl	404620 <__fxstatat@plt+0x14f0>
  404830:	str	w0, [sp, #280]
  404834:	bl	403070 <__errno_location@plt>
  404838:	ldr	w0, [x0]
  40483c:	str	w0, [sp, #272]
  404840:	ldr	w0, [sp, #280]
  404844:	cmp	w0, #0x0
  404848:	b.ne	40485c <__fxstatat@plt+0x172c>  // b.any
  40484c:	ldr	x0, [sp, #64]
  404850:	ldr	w0, [x0, #4]
  404854:	cmp	w0, #0x3
  404858:	b.ne	404b28 <__fxstatat@plt+0x19f8>  // b.any
  40485c:	ldr	w0, [sp, #280]
  404860:	cmp	w0, #0x0
  404864:	b.lt	4048e4 <__fxstatat@plt+0x17b4>  // b.tstop
  404868:	ldr	w0, [sp, #284]
  40486c:	cmp	w0, #0x0
  404870:	b.ne	4048e4 <__fxstatat@plt+0x17b4>  // b.any
  404874:	mov	w3, #0x100                 	// #256
  404878:	ldr	x2, [sp, #240]
  40487c:	ldr	x1, [sp, #248]
  404880:	ldr	w0, [sp, #268]
  404884:	bl	40455c <__fxstatat@plt+0x142c>
  404888:	cmp	w0, #0x0
  40488c:	b.ne	4048d0 <__fxstatat@plt+0x17a0>  // b.any
  404890:	ldr	x0, [sp, #240]
  404894:	ldr	w0, [x0, #16]
  404898:	and	w0, w0, #0xf000
  40489c:	cmp	w0, #0xa, lsl #12
  4048a0:	b.ne	4048b0 <__fxstatat@plt+0x1780>  // b.any
  4048a4:	mov	w0, #0xa                   	// #10
  4048a8:	str	w0, [sp, #284]
  4048ac:	b	4048e4 <__fxstatat@plt+0x17b4>
  4048b0:	ldr	x0, [sp, #240]
  4048b4:	ldr	w0, [x0, #16]
  4048b8:	and	w0, w0, #0xf000
  4048bc:	cmp	w0, #0x4, lsl #12
  4048c0:	b.ne	4048e4 <__fxstatat@plt+0x17b4>  // b.any
  4048c4:	mov	w0, #0x4                   	// #4
  4048c8:	str	w0, [sp, #284]
  4048cc:	b	4048e4 <__fxstatat@plt+0x17b4>
  4048d0:	mov	w0, #0xffffffff            	// #-1
  4048d4:	str	w0, [sp, #280]
  4048d8:	bl	403070 <__errno_location@plt>
  4048dc:	ldr	w0, [x0]
  4048e0:	str	w0, [sp, #272]
  4048e4:	ldr	w0, [sp, #280]
  4048e8:	cmp	w0, #0x0
  4048ec:	b.lt	404978 <__fxstatat@plt+0x1848>  // b.tstop
  4048f0:	ldr	w0, [sp, #284]
  4048f4:	cmp	w0, #0x4
  4048f8:	b.eq	404920 <__fxstatat@plt+0x17f0>  // b.none
  4048fc:	ldr	w0, [sp, #284]
  404900:	cmp	w0, #0xa
  404904:	b.ne	40498c <__fxstatat@plt+0x185c>  // b.any
  404908:	ldr	x0, [sp, #64]
  40490c:	ldr	w0, [x0, #4]
  404910:	cmp	w0, #0x3
  404914:	b.eq	404980 <__fxstatat@plt+0x1850>  // b.none
  404918:	mov	w0, #0x2                   	// #2
  40491c:	b	404b2c <__fxstatat@plt+0x19fc>
  404920:	ldr	x0, [sp, #64]
  404924:	ldrb	w0, [x0, #9]
  404928:	eor	w0, w0, #0x1
  40492c:	and	w0, w0, #0xff
  404930:	cmp	w0, #0x0
  404934:	b.eq	404988 <__fxstatat@plt+0x1858>  // b.none
  404938:	ldr	x0, [sp, #64]
  40493c:	ldrb	w0, [x0, #10]
  404940:	eor	w0, w0, #0x1
  404944:	and	w0, w0, #0xff
  404948:	cmp	w0, #0x0
  40494c:	b.ne	404964 <__fxstatat@plt+0x1834>  // b.any
  404950:	ldrb	w0, [sp, #279]
  404954:	eor	w0, w0, #0x1
  404958:	and	w0, w0, #0xff
  40495c:	cmp	w0, #0x0
  404960:	b.eq	404988 <__fxstatat@plt+0x1858>  // b.none
  404964:	mov	w0, #0xffffffff            	// #-1
  404968:	str	w0, [sp, #280]
  40496c:	mov	w0, #0x15                  	// #21
  404970:	str	w0, [sp, #272]
  404974:	b	404988 <__fxstatat@plt+0x1858>
  404978:	nop
  40497c:	b	40498c <__fxstatat@plt+0x185c>
  404980:	nop
  404984:	b	40498c <__fxstatat@plt+0x185c>
  404988:	nop
  40498c:	ldr	x1, [sp, #256]
  404990:	mov	w0, #0x4                   	// #4
  404994:	bl	41222c <__fxstatat@plt+0xf0fc>
  404998:	str	x0, [sp, #232]
  40499c:	ldr	w0, [sp, #280]
  4049a0:	cmp	w0, #0x0
  4049a4:	b.ge	4049d0 <__fxstatat@plt+0x18a0>  // b.tcont
  4049a8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4049ac:	add	x0, x0, #0xb90
  4049b0:	bl	4030b0 <gettext@plt>
  4049b4:	ldr	x3, [sp, #232]
  4049b8:	mov	x2, x0
  4049bc:	ldr	w1, [sp, #272]
  4049c0:	mov	w0, #0x0                   	// #0
  4049c4:	bl	402980 <error@plt>
  4049c8:	mov	w0, #0x4                   	// #4
  4049cc:	b	404b2c <__fxstatat@plt+0x19fc>
  4049d0:	ldr	w0, [sp, #284]
  4049d4:	cmp	w0, #0x4
  4049d8:	b.ne	404a54 <__fxstatat@plt+0x1924>  // b.any
  4049dc:	ldr	w0, [sp, #72]
  4049e0:	cmp	w0, #0x2
  4049e4:	b.ne	404a54 <__fxstatat@plt+0x1924>  // b.any
  4049e8:	ldrb	w0, [sp, #279]
  4049ec:	eor	w0, w0, #0x1
  4049f0:	and	w0, w0, #0xff
  4049f4:	cmp	w0, #0x0
  4049f8:	b.eq	404a54 <__fxstatat@plt+0x1924>  // b.none
  4049fc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  404a00:	add	x0, x0, #0x4b0
  404a04:	ldr	x19, [x0]
  404a08:	ldr	w0, [sp, #280]
  404a0c:	cmp	w0, #0x0
  404a10:	b.eq	404a24 <__fxstatat@plt+0x18f4>  // b.none
  404a14:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404a18:	add	x0, x0, #0xba8
  404a1c:	bl	4030b0 <gettext@plt>
  404a20:	b	404a30 <__fxstatat@plt+0x1900>
  404a24:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404a28:	add	x0, x0, #0xbd8
  404a2c:	bl	4030b0 <gettext@plt>
  404a30:	adrp	x1, 434000 <__fxstatat@plt+0x30ed0>
  404a34:	add	x1, x1, #0x940
  404a38:	ldr	x1, [x1]
  404a3c:	ldr	x3, [sp, #232]
  404a40:	mov	x2, x1
  404a44:	mov	x1, x0
  404a48:	mov	x0, x19
  404a4c:	bl	4030f0 <fprintf@plt>
  404a50:	b	404b08 <__fxstatat@plt+0x19d8>
  404a54:	mov	w3, #0x100                 	// #256
  404a58:	ldr	x2, [sp, #240]
  404a5c:	ldr	x1, [sp, #248]
  404a60:	ldr	w0, [sp, #268]
  404a64:	bl	40455c <__fxstatat@plt+0x142c>
  404a68:	cmp	w0, #0x0
  404a6c:	b.eq	404aa0 <__fxstatat@plt+0x1970>  // b.none
  404a70:	bl	403070 <__errno_location@plt>
  404a74:	ldr	w19, [x0]
  404a78:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404a7c:	add	x0, x0, #0xb90
  404a80:	bl	4030b0 <gettext@plt>
  404a84:	ldr	x3, [sp, #232]
  404a88:	mov	x2, x0
  404a8c:	mov	w1, w19
  404a90:	mov	w0, #0x0                   	// #0
  404a94:	bl	402980 <error@plt>
  404a98:	mov	w0, #0x4                   	// #4
  404a9c:	b	404b2c <__fxstatat@plt+0x19fc>
  404aa0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  404aa4:	add	x0, x0, #0x4b0
  404aa8:	ldr	x20, [x0]
  404aac:	ldr	w0, [sp, #280]
  404ab0:	cmp	w0, #0x0
  404ab4:	b.eq	404acc <__fxstatat@plt+0x199c>  // b.none
  404ab8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404abc:	add	x0, x0, #0xbf8
  404ac0:	bl	4030b0 <gettext@plt>
  404ac4:	mov	x19, x0
  404ac8:	b	404adc <__fxstatat@plt+0x19ac>
  404acc:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404ad0:	add	x0, x0, #0xc20
  404ad4:	bl	4030b0 <gettext@plt>
  404ad8:	mov	x19, x0
  404adc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  404ae0:	add	x0, x0, #0x940
  404ae4:	ldr	x21, [x0]
  404ae8:	ldr	x0, [sp, #240]
  404aec:	bl	40df38 <__fxstatat@plt+0xae08>
  404af0:	ldr	x4, [sp, #232]
  404af4:	mov	x3, x0
  404af8:	mov	x2, x21
  404afc:	mov	x1, x19
  404b00:	mov	x0, x20
  404b04:	bl	4030f0 <fprintf@plt>
  404b08:	bl	416024 <__fxstatat@plt+0x12ef4>
  404b0c:	and	w0, w0, #0xff
  404b10:	eor	w0, w0, #0x1
  404b14:	and	w0, w0, #0xff
  404b18:	cmp	w0, #0x0
  404b1c:	b.eq	404b28 <__fxstatat@plt+0x19f8>  // b.none
  404b20:	mov	w0, #0x3                   	// #3
  404b24:	b	404b2c <__fxstatat@plt+0x19fc>
  404b28:	mov	w0, #0x2                   	// #2
  404b2c:	ldp	x19, x20, [sp, #16]
  404b30:	ldr	x21, [sp, #32]
  404b34:	ldp	x29, x30, [sp], #288
  404b38:	ret
  404b3c:	sub	sp, sp, #0x10
  404b40:	str	w0, [sp, #12]
  404b44:	ldr	w0, [sp, #12]
  404b48:	cmp	w0, #0x54
  404b4c:	b.eq	404b8c <__fxstatat@plt+0x1a5c>  // b.none
  404b50:	ldr	w0, [sp, #12]
  404b54:	cmp	w0, #0x54
  404b58:	b.gt	404b94 <__fxstatat@plt+0x1a64>
  404b5c:	ldr	w0, [sp, #12]
  404b60:	cmp	w0, #0x16
  404b64:	b.eq	404b8c <__fxstatat@plt+0x1a5c>  // b.none
  404b68:	ldr	w0, [sp, #12]
  404b6c:	cmp	w0, #0x16
  404b70:	b.gt	404b94 <__fxstatat@plt+0x1a64>
  404b74:	ldr	w0, [sp, #12]
  404b78:	cmp	w0, #0x2
  404b7c:	b.eq	404b8c <__fxstatat@plt+0x1a5c>  // b.none
  404b80:	ldr	w0, [sp, #12]
  404b84:	cmp	w0, #0x14
  404b88:	b.ne	404b94 <__fxstatat@plt+0x1a64>  // b.any
  404b8c:	mov	w0, #0x1                   	// #1
  404b90:	b	404b98 <__fxstatat@plt+0x1a68>
  404b94:	mov	w0, #0x0                   	// #0
  404b98:	add	sp, sp, #0x10
  404b9c:	ret
  404ba0:	stp	x29, x30, [sp, #-32]!
  404ba4:	mov	x29, sp
  404ba8:	str	x0, [sp, #24]
  404bac:	str	w1, [sp, #20]
  404bb0:	ldr	x0, [sp, #24]
  404bb4:	ldrb	w0, [x0]
  404bb8:	cmp	w0, #0x0
  404bbc:	b.eq	404bdc <__fxstatat@plt+0x1aac>  // b.none
  404bc0:	ldr	w0, [sp, #20]
  404bc4:	bl	404b3c <__fxstatat@plt+0x1a0c>
  404bc8:	and	w0, w0, #0xff
  404bcc:	cmp	w0, #0x0
  404bd0:	b.eq	404bdc <__fxstatat@plt+0x1aac>  // b.none
  404bd4:	mov	w0, #0x1                   	// #1
  404bd8:	b	404be0 <__fxstatat@plt+0x1ab0>
  404bdc:	mov	w0, #0x0                   	// #0
  404be0:	and	w0, w0, #0x1
  404be4:	and	w0, w0, #0xff
  404be8:	ldp	x29, x30, [sp], #32
  404bec:	ret
  404bf0:	stp	x29, x30, [sp, #-48]!
  404bf4:	mov	x29, sp
  404bf8:	str	x0, [sp, #24]
  404bfc:	str	x1, [sp, #16]
  404c00:	mov	w2, #0x4                   	// #4
  404c04:	ldr	x1, [sp, #16]
  404c08:	ldr	x0, [sp, #24]
  404c0c:	bl	417b24 <__fxstatat@plt+0x149f4>
  404c10:	ldr	x0, [sp, #24]
  404c14:	bl	417360 <__fxstatat@plt+0x14230>
  404c18:	str	x0, [sp, #40]
  404c1c:	nop
  404c20:	ldp	x29, x30, [sp], #48
  404c24:	ret
  404c28:	sub	sp, sp, #0x20
  404c2c:	str	x0, [sp, #8]
  404c30:	ldr	x0, [sp, #8]
  404c34:	ldr	x0, [x0, #8]
  404c38:	str	x0, [sp, #24]
  404c3c:	b	404c68 <__fxstatat@plt+0x1b38>
  404c40:	ldr	x0, [sp, #24]
  404c44:	ldr	x0, [x0, #32]
  404c48:	cmp	x0, #0x0
  404c4c:	b.ne	404c7c <__fxstatat@plt+0x1b4c>  // b.any
  404c50:	ldr	x0, [sp, #24]
  404c54:	mov	x1, #0x1                   	// #1
  404c58:	str	x1, [x0, #32]
  404c5c:	ldr	x0, [sp, #24]
  404c60:	ldr	x0, [x0, #8]
  404c64:	str	x0, [sp, #24]
  404c68:	ldr	x0, [sp, #24]
  404c6c:	ldr	x0, [x0, #88]
  404c70:	cmp	x0, #0x0
  404c74:	b.ge	404c40 <__fxstatat@plt+0x1b10>  // b.tcont
  404c78:	b	404c80 <__fxstatat@plt+0x1b50>
  404c7c:	nop
  404c80:	nop
  404c84:	add	sp, sp, #0x20
  404c88:	ret
  404c8c:	stp	x29, x30, [sp, #-208]!
  404c90:	mov	x29, sp
  404c94:	stp	x19, x20, [sp, #16]
  404c98:	str	x0, [sp, #56]
  404c9c:	str	x1, [sp, #48]
  404ca0:	str	x2, [sp, #40]
  404ca4:	strb	w3, [sp, #39]
  404ca8:	ldrb	w0, [sp, #39]
  404cac:	cmp	w0, #0x0
  404cb0:	b.eq	404cbc <__fxstatat@plt+0x1b8c>  // b.none
  404cb4:	mov	w0, #0x200                 	// #512
  404cb8:	b	404cc0 <__fxstatat@plt+0x1b90>
  404cbc:	mov	w0, #0x0                   	// #0
  404cc0:	str	w0, [sp, #204]
  404cc4:	ldr	x0, [sp, #56]
  404cc8:	ldr	w3, [x0, #44]
  404ccc:	ldr	x0, [sp, #48]
  404cd0:	ldr	x0, [x0, #48]
  404cd4:	ldr	w2, [sp, #204]
  404cd8:	mov	x1, x0
  404cdc:	mov	w0, w3
  404ce0:	bl	402a40 <unlinkat@plt>
  404ce4:	cmp	w0, #0x0
  404ce8:	b.ne	404d54 <__fxstatat@plt+0x1c24>  // b.any
  404cec:	ldr	x0, [sp, #40]
  404cf0:	ldrb	w0, [x0, #26]
  404cf4:	cmp	w0, #0x0
  404cf8:	b.eq	404d4c <__fxstatat@plt+0x1c1c>  // b.none
  404cfc:	ldrb	w0, [sp, #39]
  404d00:	cmp	w0, #0x0
  404d04:	b.eq	404d1c <__fxstatat@plt+0x1bec>  // b.none
  404d08:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404d0c:	add	x0, x0, #0xc38
  404d10:	bl	4030b0 <gettext@plt>
  404d14:	mov	x19, x0
  404d18:	b	404d2c <__fxstatat@plt+0x1bfc>
  404d1c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404d20:	add	x0, x0, #0xc50
  404d24:	bl	4030b0 <gettext@plt>
  404d28:	mov	x19, x0
  404d2c:	ldr	x0, [sp, #48]
  404d30:	ldr	x0, [x0, #56]
  404d34:	mov	x1, x0
  404d38:	mov	w0, #0x4                   	// #4
  404d3c:	bl	41222c <__fxstatat@plt+0xf0fc>
  404d40:	mov	x1, x0
  404d44:	mov	x0, x19
  404d48:	bl	403050 <printf@plt>
  404d4c:	mov	w0, #0x2                   	// #2
  404d50:	b	404ea8 <__fxstatat@plt+0x1d78>
  404d54:	bl	403070 <__errno_location@plt>
  404d58:	ldr	w0, [x0]
  404d5c:	cmp	w0, #0x1e
  404d60:	b.ne	404db0 <__fxstatat@plt+0x1c80>  // b.any
  404d64:	ldr	x0, [sp, #56]
  404d68:	ldr	w3, [x0, #44]
  404d6c:	ldr	x0, [sp, #48]
  404d70:	ldr	x0, [x0, #48]
  404d74:	add	x1, sp, #0x48
  404d78:	mov	x2, x1
  404d7c:	mov	x1, x0
  404d80:	mov	w0, w3
  404d84:	bl	4133f0 <__fxstatat@plt+0x102c0>
  404d88:	cmp	w0, #0x0
  404d8c:	b.eq	404da0 <__fxstatat@plt+0x1c70>  // b.none
  404d90:	bl	403070 <__errno_location@plt>
  404d94:	ldr	w0, [x0]
  404d98:	cmp	w0, #0x2
  404d9c:	b.eq	404db0 <__fxstatat@plt+0x1c80>  // b.none
  404da0:	bl	403070 <__errno_location@plt>
  404da4:	mov	x1, x0
  404da8:	mov	w0, #0x1e                  	// #30
  404dac:	str	w0, [x1]
  404db0:	bl	403070 <__errno_location@plt>
  404db4:	ldr	w0, [x0]
  404db8:	mov	w1, w0
  404dbc:	ldr	x0, [sp, #40]
  404dc0:	bl	404ba0 <__fxstatat@plt+0x1a70>
  404dc4:	and	w0, w0, #0xff
  404dc8:	cmp	w0, #0x0
  404dcc:	b.eq	404dd8 <__fxstatat@plt+0x1ca8>  // b.none
  404dd0:	mov	w0, #0x2                   	// #2
  404dd4:	b	404ea8 <__fxstatat@plt+0x1d78>
  404dd8:	ldr	x0, [sp, #48]
  404ddc:	ldrh	w0, [x0, #108]
  404de0:	cmp	w0, #0x4
  404de4:	b.ne	404e5c <__fxstatat@plt+0x1d2c>  // b.any
  404de8:	bl	403070 <__errno_location@plt>
  404dec:	ldr	w0, [x0]
  404df0:	cmp	w0, #0x27
  404df4:	b.eq	404e28 <__fxstatat@plt+0x1cf8>  // b.none
  404df8:	bl	403070 <__errno_location@plt>
  404dfc:	ldr	w0, [x0]
  404e00:	cmp	w0, #0x15
  404e04:	b.eq	404e28 <__fxstatat@plt+0x1cf8>  // b.none
  404e08:	bl	403070 <__errno_location@plt>
  404e0c:	ldr	w0, [x0]
  404e10:	cmp	w0, #0x14
  404e14:	b.eq	404e28 <__fxstatat@plt+0x1cf8>  // b.none
  404e18:	bl	403070 <__errno_location@plt>
  404e1c:	ldr	w0, [x0]
  404e20:	cmp	w0, #0x11
  404e24:	b.ne	404e5c <__fxstatat@plt+0x1d2c>  // b.any
  404e28:	ldr	x0, [sp, #48]
  404e2c:	ldr	w0, [x0, #64]
  404e30:	cmp	w0, #0x1
  404e34:	b.eq	404e48 <__fxstatat@plt+0x1d18>  // b.none
  404e38:	ldr	x0, [sp, #48]
  404e3c:	ldr	w0, [x0, #64]
  404e40:	cmp	w0, #0xd
  404e44:	b.ne	404e5c <__fxstatat@plt+0x1d2c>  // b.any
  404e48:	bl	403070 <__errno_location@plt>
  404e4c:	mov	x1, x0
  404e50:	ldr	x0, [sp, #48]
  404e54:	ldr	w0, [x0, #64]
  404e58:	str	w0, [x1]
  404e5c:	bl	403070 <__errno_location@plt>
  404e60:	ldr	w19, [x0]
  404e64:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404e68:	add	x0, x0, #0xb90
  404e6c:	bl	4030b0 <gettext@plt>
  404e70:	mov	x20, x0
  404e74:	ldr	x0, [sp, #48]
  404e78:	ldr	x0, [x0, #56]
  404e7c:	mov	x1, x0
  404e80:	mov	w0, #0x4                   	// #4
  404e84:	bl	41222c <__fxstatat@plt+0xf0fc>
  404e88:	mov	x3, x0
  404e8c:	mov	x2, x20
  404e90:	mov	w1, w19
  404e94:	mov	w0, #0x0                   	// #0
  404e98:	bl	402980 <error@plt>
  404e9c:	ldr	x0, [sp, #48]
  404ea0:	bl	404c28 <__fxstatat@plt+0x1af8>
  404ea4:	mov	w0, #0x4                   	// #4
  404ea8:	ldp	x19, x20, [sp, #16]
  404eac:	ldp	x29, x30, [sp], #208
  404eb0:	ret
  404eb4:	stp	x29, x30, [sp, #-256]!
  404eb8:	mov	x29, sp
  404ebc:	stp	x19, x20, [sp, #16]
  404ec0:	str	x21, [sp, #32]
  404ec4:	str	x0, [sp, #72]
  404ec8:	str	x1, [sp, #64]
  404ecc:	str	x2, [sp, #56]
  404ed0:	ldr	x0, [sp, #64]
  404ed4:	ldrh	w0, [x0, #108]
  404ed8:	cmp	w0, #0x1
  404edc:	b.eq	404f54 <__fxstatat@plt+0x1e24>  // b.none
  404ee0:	cmp	w0, #0x0
  404ee4:	b.le	4055a8 <__fxstatat@plt+0x2478>
  404ee8:	cmp	w0, #0xd
  404eec:	b.gt	4055a8 <__fxstatat@plt+0x2478>
  404ef0:	cmp	w0, #0x2
  404ef4:	b.lt	4055a8 <__fxstatat@plt+0x2478>  // b.tstop
  404ef8:	mov	w1, w0
  404efc:	mov	x0, #0x1                   	// #1
  404f00:	lsl	x0, x0, x1
  404f04:	mov	x1, #0x3d58                	// #15704
  404f08:	and	x1, x0, x1
  404f0c:	cmp	x1, #0x0
  404f10:	cset	w1, ne  // ne = any
  404f14:	and	w1, w1, #0xff
  404f18:	cmp	w1, #0x0
  404f1c:	b.ne	4053e8 <__fxstatat@plt+0x22b8>  // b.any
  404f20:	and	x1, x0, #0x80
  404f24:	cmp	x1, #0x0
  404f28:	cset	w1, ne  // ne = any
  404f2c:	and	w1, w1, #0xff
  404f30:	cmp	w1, #0x0
  404f34:	b.ne	405550 <__fxstatat@plt+0x2420>  // b.any
  404f38:	and	x0, x0, #0x4
  404f3c:	cmp	x0, #0x0
  404f40:	cset	w0, ne  // ne = any
  404f44:	and	w0, w0, #0xff
  404f48:	cmp	w0, #0x0
  404f4c:	b.ne	405500 <__fxstatat@plt+0x23d0>  // b.any
  404f50:	b	4055a8 <__fxstatat@plt+0x2478>
  404f54:	ldr	x0, [sp, #56]
  404f58:	ldrb	w0, [x0, #9]
  404f5c:	eor	w0, w0, #0x1
  404f60:	and	w0, w0, #0xff
  404f64:	cmp	w0, #0x0
  404f68:	b.eq	405028 <__fxstatat@plt+0x1ef8>  // b.none
  404f6c:	ldr	x0, [sp, #56]
  404f70:	ldrb	w0, [x0, #10]
  404f74:	eor	w0, w0, #0x1
  404f78:	and	w0, w0, #0xff
  404f7c:	cmp	w0, #0x0
  404f80:	b.ne	404fb4 <__fxstatat@plt+0x1e84>  // b.any
  404f84:	ldr	x0, [sp, #72]
  404f88:	ldr	w2, [x0, #44]
  404f8c:	ldr	x0, [sp, #64]
  404f90:	ldr	x0, [x0, #48]
  404f94:	mov	x1, x0
  404f98:	mov	w0, w2
  404f9c:	bl	4044a8 <__fxstatat@plt+0x1378>
  404fa0:	and	w0, w0, #0xff
  404fa4:	eor	w0, w0, #0x1
  404fa8:	and	w0, w0, #0xff
  404fac:	cmp	w0, #0x0
  404fb0:	b.eq	405028 <__fxstatat@plt+0x1ef8>  // b.none
  404fb4:	ldr	x0, [sp, #56]
  404fb8:	ldrb	w0, [x0, #10]
  404fbc:	cmp	w0, #0x0
  404fc0:	b.eq	404fcc <__fxstatat@plt+0x1e9c>  // b.none
  404fc4:	mov	w0, #0x27                  	// #39
  404fc8:	b	404fd0 <__fxstatat@plt+0x1ea0>
  404fcc:	mov	w0, #0x15                  	// #21
  404fd0:	str	w0, [sp, #236]
  404fd4:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  404fd8:	add	x0, x0, #0xb90
  404fdc:	bl	4030b0 <gettext@plt>
  404fe0:	mov	x19, x0
  404fe4:	ldr	x0, [sp, #64]
  404fe8:	ldr	x0, [x0, #56]
  404fec:	mov	x1, x0
  404ff0:	mov	w0, #0x4                   	// #4
  404ff4:	bl	41222c <__fxstatat@plt+0xf0fc>
  404ff8:	mov	x3, x0
  404ffc:	mov	x2, x19
  405000:	ldr	w1, [sp, #236]
  405004:	mov	w0, #0x0                   	// #0
  405008:	bl	402980 <error@plt>
  40500c:	ldr	x0, [sp, #64]
  405010:	bl	404c28 <__fxstatat@plt+0x1af8>
  405014:	ldr	x1, [sp, #64]
  405018:	ldr	x0, [sp, #72]
  40501c:	bl	404bf0 <__fxstatat@plt+0x1ac0>
  405020:	mov	w0, #0x4                   	// #4
  405024:	b	405604 <__fxstatat@plt+0x24d4>
  405028:	ldr	x0, [sp, #64]
  40502c:	ldr	x0, [x0, #88]
  405030:	cmp	x0, #0x0
  405034:	b.ne	405360 <__fxstatat@plt+0x2230>  // b.any
  405038:	ldr	x0, [sp, #64]
  40503c:	ldr	x0, [x0, #48]
  405040:	bl	40db40 <__fxstatat@plt+0xaa10>
  405044:	bl	4043d4 <__fxstatat@plt+0x12a4>
  405048:	and	w0, w0, #0xff
  40504c:	cmp	w0, #0x0
  405050:	b.eq	4050dc <__fxstatat@plt+0x1fac>  // b.none
  405054:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405058:	add	x0, x0, #0xc60
  40505c:	bl	4030b0 <gettext@plt>
  405060:	mov	x19, x0
  405064:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405068:	add	x2, x0, #0xc98
  40506c:	mov	w1, #0x4                   	// #4
  405070:	mov	w0, #0x0                   	// #0
  405074:	bl	4121a0 <__fxstatat@plt+0xf070>
  405078:	mov	x20, x0
  40507c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405080:	add	x2, x0, #0xca0
  405084:	mov	w1, #0x4                   	// #4
  405088:	mov	w0, #0x1                   	// #1
  40508c:	bl	4121a0 <__fxstatat@plt+0xf070>
  405090:	mov	x21, x0
  405094:	ldr	x0, [sp, #64]
  405098:	ldr	x0, [x0, #56]
  40509c:	mov	x2, x0
  4050a0:	mov	w1, #0x4                   	// #4
  4050a4:	mov	w0, #0x2                   	// #2
  4050a8:	bl	4121a0 <__fxstatat@plt+0xf070>
  4050ac:	mov	x5, x0
  4050b0:	mov	x4, x21
  4050b4:	mov	x3, x20
  4050b8:	mov	x2, x19
  4050bc:	mov	w1, #0x0                   	// #0
  4050c0:	mov	w0, #0x0                   	// #0
  4050c4:	bl	402980 <error@plt>
  4050c8:	ldr	x1, [sp, #64]
  4050cc:	ldr	x0, [sp, #72]
  4050d0:	bl	404bf0 <__fxstatat@plt+0x1ac0>
  4050d4:	mov	w0, #0x4                   	// #4
  4050d8:	b	405604 <__fxstatat@plt+0x24d4>
  4050dc:	ldr	x0, [sp, #56]
  4050e0:	ldr	x0, [x0, #16]
  4050e4:	cmp	x0, #0x0
  4050e8:	b.eq	405208 <__fxstatat@plt+0x20d8>  // b.none
  4050ec:	ldr	x0, [sp, #64]
  4050f0:	ldr	x1, [x0, #128]
  4050f4:	ldr	x0, [sp, #56]
  4050f8:	ldr	x0, [x0, #16]
  4050fc:	ldr	x0, [x0]
  405100:	cmp	x1, x0
  405104:	b.ne	405208 <__fxstatat@plt+0x20d8>  // b.any
  405108:	ldr	x0, [sp, #64]
  40510c:	ldr	x1, [x0, #120]
  405110:	ldr	x0, [sp, #56]
  405114:	ldr	x0, [x0, #16]
  405118:	ldr	x0, [x0, #8]
  40511c:	cmp	x1, x0
  405120:	b.ne	405208 <__fxstatat@plt+0x20d8>  // b.any
  405124:	ldr	x0, [sp, #64]
  405128:	ldr	x2, [x0, #56]
  40512c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405130:	add	x1, x0, #0xca8
  405134:	mov	x0, x2
  405138:	bl	402db0 <strcmp@plt>
  40513c:	cmp	w0, #0x0
  405140:	b.ne	405180 <__fxstatat@plt+0x2050>  // b.any
  405144:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405148:	add	x0, x0, #0xcb0
  40514c:	bl	4030b0 <gettext@plt>
  405150:	mov	x19, x0
  405154:	ldr	x0, [sp, #64]
  405158:	ldr	x0, [x0, #56]
  40515c:	mov	x1, x0
  405160:	mov	w0, #0x4                   	// #4
  405164:	bl	41222c <__fxstatat@plt+0xf0fc>
  405168:	mov	x3, x0
  40516c:	mov	x2, x19
  405170:	mov	w1, #0x0                   	// #0
  405174:	mov	w0, #0x0                   	// #0
  405178:	bl	402980 <error@plt>
  40517c:	b	4051d8 <__fxstatat@plt+0x20a8>
  405180:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405184:	add	x0, x0, #0xce0
  405188:	bl	4030b0 <gettext@plt>
  40518c:	mov	x19, x0
  405190:	ldr	x0, [sp, #64]
  405194:	ldr	x0, [x0, #56]
  405198:	mov	x2, x0
  40519c:	mov	w1, #0x4                   	// #4
  4051a0:	mov	w0, #0x0                   	// #0
  4051a4:	bl	4121a0 <__fxstatat@plt+0xf070>
  4051a8:	mov	x20, x0
  4051ac:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4051b0:	add	x2, x0, #0xca8
  4051b4:	mov	w1, #0x4                   	// #4
  4051b8:	mov	w0, #0x1                   	// #1
  4051bc:	bl	4121a0 <__fxstatat@plt+0xf070>
  4051c0:	mov	x4, x0
  4051c4:	mov	x3, x20
  4051c8:	mov	x2, x19
  4051cc:	mov	w1, #0x0                   	// #0
  4051d0:	mov	w0, #0x0                   	// #0
  4051d4:	bl	402980 <error@plt>
  4051d8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4051dc:	add	x0, x0, #0xd20
  4051e0:	bl	4030b0 <gettext@plt>
  4051e4:	mov	x2, x0
  4051e8:	mov	w1, #0x0                   	// #0
  4051ec:	mov	w0, #0x0                   	// #0
  4051f0:	bl	402980 <error@plt>
  4051f4:	ldr	x1, [sp, #64]
  4051f8:	ldr	x0, [sp, #72]
  4051fc:	bl	404bf0 <__fxstatat@plt+0x1ac0>
  405200:	mov	w0, #0x4                   	// #4
  405204:	b	405604 <__fxstatat@plt+0x24d4>
  405208:	ldr	x0, [sp, #56]
  40520c:	ldrb	w0, [x0, #24]
  405210:	cmp	w0, #0x0
  405214:	b.eq	405360 <__fxstatat@plt+0x2230>  // b.none
  405218:	strb	wzr, [sp, #255]
  40521c:	ldr	x0, [sp, #64]
  405220:	ldr	x3, [x0, #48]
  405224:	mov	x2, #0x0                   	// #0
  405228:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40522c:	add	x1, x0, #0xca0
  405230:	mov	x0, x3
  405234:	bl	40e3a0 <__fxstatat@plt+0xb270>
  405238:	str	x0, [sp, #224]
  40523c:	ldr	x0, [sp, #224]
  405240:	cmp	x0, #0x0
  405244:	b.eq	405260 <__fxstatat@plt+0x2130>  // b.none
  405248:	add	x0, sp, #0x58
  40524c:	mov	x1, x0
  405250:	ldr	x0, [sp, #224]
  405254:	bl	41cca0 <__fxstatat@plt+0x19b70>
  405258:	cmp	w0, #0x0
  40525c:	b.eq	4052bc <__fxstatat@plt+0x218c>  // b.none
  405260:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405264:	add	x0, x0, #0xd58
  405268:	bl	4030b0 <gettext@plt>
  40526c:	mov	x19, x0
  405270:	ldr	x2, [sp, #224]
  405274:	mov	w1, #0x4                   	// #4
  405278:	mov	w0, #0x0                   	// #0
  40527c:	bl	4121a0 <__fxstatat@plt+0xf070>
  405280:	mov	x20, x0
  405284:	ldr	x0, [sp, #64]
  405288:	ldr	x0, [x0, #48]
  40528c:	mov	x2, x0
  405290:	mov	w1, #0x4                   	// #4
  405294:	mov	w0, #0x1                   	// #1
  405298:	bl	4121a0 <__fxstatat@plt+0xf070>
  40529c:	mov	x4, x0
  4052a0:	mov	x3, x20
  4052a4:	mov	x2, x19
  4052a8:	mov	w1, #0x0                   	// #0
  4052ac:	mov	w0, #0x0                   	// #0
  4052b0:	bl	402980 <error@plt>
  4052b4:	mov	w0, #0x1                   	// #1
  4052b8:	strb	w0, [sp, #255]
  4052bc:	ldr	x0, [sp, #224]
  4052c0:	bl	402e30 <free@plt>
  4052c4:	ldrb	w0, [sp, #255]
  4052c8:	cmp	w0, #0x0
  4052cc:	b.ne	4052e4 <__fxstatat@plt+0x21b4>  // b.any
  4052d0:	ldr	x0, [sp, #72]
  4052d4:	ldr	x1, [x0, #24]
  4052d8:	ldr	x0, [sp, #88]
  4052dc:	cmp	x1, x0
  4052e0:	b.eq	405360 <__fxstatat@plt+0x2230>  // b.none
  4052e4:	ldrb	w0, [sp, #255]
  4052e8:	eor	w0, w0, #0x1
  4052ec:	and	w0, w0, #0xff
  4052f0:	cmp	w0, #0x0
  4052f4:	b.eq	40534c <__fxstatat@plt+0x221c>  // b.none
  4052f8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4052fc:	add	x0, x0, #0xd78
  405300:	bl	4030b0 <gettext@plt>
  405304:	mov	x19, x0
  405308:	ldr	x0, [sp, #64]
  40530c:	ldr	x0, [x0, #56]
  405310:	mov	x1, x0
  405314:	mov	w0, #0x4                   	// #4
  405318:	bl	41222c <__fxstatat@plt+0xf0fc>
  40531c:	mov	x3, x0
  405320:	mov	x2, x19
  405324:	mov	w1, #0x0                   	// #0
  405328:	mov	w0, #0x0                   	// #0
  40532c:	bl	402980 <error@plt>
  405330:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405334:	add	x0, x0, #0xda8
  405338:	bl	4030b0 <gettext@plt>
  40533c:	mov	x2, x0
  405340:	mov	w1, #0x0                   	// #0
  405344:	mov	w0, #0x0                   	// #0
  405348:	bl	402980 <error@plt>
  40534c:	ldr	x1, [sp, #64]
  405350:	ldr	x0, [sp, #72]
  405354:	bl	404bf0 <__fxstatat@plt+0x1ac0>
  405358:	mov	w0, #0x4                   	// #4
  40535c:	b	405604 <__fxstatat@plt+0x24d4>
  405360:	add	x0, sp, #0xdc
  405364:	mov	x5, x0
  405368:	mov	w4, #0x2                   	// #2
  40536c:	ldr	x3, [sp, #56]
  405370:	mov	w2, #0x1                   	// #1
  405374:	ldr	x1, [sp, #64]
  405378:	ldr	x0, [sp, #72]
  40537c:	bl	4046d4 <__fxstatat@plt+0x15a4>
  405380:	str	w0, [sp, #248]
  405384:	ldr	w0, [sp, #248]
  405388:	cmp	w0, #0x2
  40538c:	b.ne	4053c0 <__fxstatat@plt+0x2290>  // b.any
  405390:	ldr	w0, [sp, #220]
  405394:	cmp	w0, #0x4
  405398:	b.ne	4053c0 <__fxstatat@plt+0x2290>  // b.any
  40539c:	mov	w3, #0x1                   	// #1
  4053a0:	ldr	x2, [sp, #56]
  4053a4:	ldr	x1, [sp, #64]
  4053a8:	ldr	x0, [sp, #72]
  4053ac:	bl	404c8c <__fxstatat@plt+0x1b5c>
  4053b0:	str	w0, [sp, #248]
  4053b4:	ldr	x1, [sp, #64]
  4053b8:	ldr	x0, [sp, #72]
  4053bc:	bl	404bf0 <__fxstatat@plt+0x1ac0>
  4053c0:	ldr	w0, [sp, #248]
  4053c4:	cmp	w0, #0x2
  4053c8:	b.eq	4053e0 <__fxstatat@plt+0x22b0>  // b.none
  4053cc:	ldr	x0, [sp, #64]
  4053d0:	bl	404c28 <__fxstatat@plt+0x1af8>
  4053d4:	ldr	x1, [sp, #64]
  4053d8:	ldr	x0, [sp, #72]
  4053dc:	bl	404bf0 <__fxstatat@plt+0x1ac0>
  4053e0:	ldr	w0, [sp, #248]
  4053e4:	b	405604 <__fxstatat@plt+0x24d4>
  4053e8:	ldr	x0, [sp, #64]
  4053ec:	ldrh	w0, [x0, #108]
  4053f0:	cmp	w0, #0x6
  4053f4:	b.ne	405478 <__fxstatat@plt+0x2348>  // b.any
  4053f8:	ldr	x0, [sp, #56]
  4053fc:	ldrb	w0, [x0, #8]
  405400:	cmp	w0, #0x0
  405404:	b.eq	405478 <__fxstatat@plt+0x2348>  // b.none
  405408:	ldr	x0, [sp, #64]
  40540c:	ldr	x0, [x0, #88]
  405410:	cmp	x0, #0x0
  405414:	b.le	405478 <__fxstatat@plt+0x2348>
  405418:	ldr	x0, [sp, #64]
  40541c:	ldr	x1, [x0, #120]
  405420:	ldr	x0, [sp, #72]
  405424:	ldr	x0, [x0, #24]
  405428:	cmp	x1, x0
  40542c:	b.eq	405478 <__fxstatat@plt+0x2348>  // b.none
  405430:	ldr	x0, [sp, #64]
  405434:	bl	404c28 <__fxstatat@plt+0x1af8>
  405438:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40543c:	add	x0, x0, #0xd78
  405440:	bl	4030b0 <gettext@plt>
  405444:	mov	x19, x0
  405448:	ldr	x0, [sp, #64]
  40544c:	ldr	x0, [x0, #56]
  405450:	mov	x1, x0
  405454:	mov	w0, #0x4                   	// #4
  405458:	bl	41222c <__fxstatat@plt+0xf0fc>
  40545c:	mov	x3, x0
  405460:	mov	x2, x19
  405464:	mov	w1, #0x0                   	// #0
  405468:	mov	w0, #0x0                   	// #0
  40546c:	bl	402980 <error@plt>
  405470:	mov	w0, #0x4                   	// #4
  405474:	b	405604 <__fxstatat@plt+0x24d4>
  405478:	ldr	x0, [sp, #64]
  40547c:	ldrh	w0, [x0, #108]
  405480:	cmp	w0, #0x6
  405484:	b.eq	405498 <__fxstatat@plt+0x2368>  // b.none
  405488:	ldr	x0, [sp, #64]
  40548c:	ldrh	w0, [x0, #108]
  405490:	cmp	w0, #0x4
  405494:	b.ne	4054a0 <__fxstatat@plt+0x2370>  // b.any
  405498:	mov	w0, #0x1                   	// #1
  40549c:	b	4054a4 <__fxstatat@plt+0x2374>
  4054a0:	mov	w0, #0x0                   	// #0
  4054a4:	strb	w0, [sp, #247]
  4054a8:	ldrb	w0, [sp, #247]
  4054ac:	and	w0, w0, #0x1
  4054b0:	strb	w0, [sp, #247]
  4054b4:	mov	x5, #0x0                   	// #0
  4054b8:	mov	w4, #0x3                   	// #3
  4054bc:	ldr	x3, [sp, #56]
  4054c0:	ldrb	w2, [sp, #247]
  4054c4:	ldr	x1, [sp, #64]
  4054c8:	ldr	x0, [sp, #72]
  4054cc:	bl	4046d4 <__fxstatat@plt+0x15a4>
  4054d0:	str	w0, [sp, #240]
  4054d4:	ldr	w0, [sp, #240]
  4054d8:	cmp	w0, #0x2
  4054dc:	b.eq	4054e8 <__fxstatat@plt+0x23b8>  // b.none
  4054e0:	ldr	w0, [sp, #240]
  4054e4:	b	405604 <__fxstatat@plt+0x24d4>
  4054e8:	ldrb	w3, [sp, #247]
  4054ec:	ldr	x2, [sp, #56]
  4054f0:	ldr	x1, [sp, #64]
  4054f4:	ldr	x0, [sp, #72]
  4054f8:	bl	404c8c <__fxstatat@plt+0x1b5c>
  4054fc:	b	405604 <__fxstatat@plt+0x24d4>
  405500:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405504:	add	x0, x0, #0xdd0
  405508:	bl	4030b0 <gettext@plt>
  40550c:	mov	x19, x0
  405510:	ldr	x0, [sp, #64]
  405514:	ldr	x0, [x0, #56]
  405518:	mov	x2, x0
  40551c:	mov	w1, #0x3                   	// #3
  405520:	mov	w0, #0x0                   	// #0
  405524:	bl	412364 <__fxstatat@plt+0xf234>
  405528:	mov	x3, x0
  40552c:	mov	x2, x19
  405530:	mov	w1, #0x0                   	// #0
  405534:	mov	w0, #0x0                   	// #0
  405538:	bl	402980 <error@plt>
  40553c:	ldr	x1, [sp, #64]
  405540:	ldr	x0, [sp, #72]
  405544:	bl	404bf0 <__fxstatat@plt+0x1ac0>
  405548:	mov	w0, #0x4                   	// #4
  40554c:	b	405604 <__fxstatat@plt+0x24d4>
  405550:	ldr	x0, [sp, #64]
  405554:	ldr	w19, [x0, #64]
  405558:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40555c:	add	x0, x0, #0xe90
  405560:	bl	4030b0 <gettext@plt>
  405564:	mov	x20, x0
  405568:	ldr	x0, [sp, #64]
  40556c:	ldr	x0, [x0, #56]
  405570:	mov	x2, x0
  405574:	mov	w1, #0x3                   	// #3
  405578:	mov	w0, #0x0                   	// #0
  40557c:	bl	412364 <__fxstatat@plt+0xf234>
  405580:	mov	x3, x0
  405584:	mov	x2, x20
  405588:	mov	w1, w19
  40558c:	mov	w0, #0x0                   	// #0
  405590:	bl	402980 <error@plt>
  405594:	ldr	x1, [sp, #64]
  405598:	ldr	x0, [sp, #72]
  40559c:	bl	404bf0 <__fxstatat@plt+0x1ac0>
  4055a0:	mov	w0, #0x4                   	// #4
  4055a4:	b	405604 <__fxstatat@plt+0x24d4>
  4055a8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4055ac:	add	x0, x0, #0xea8
  4055b0:	bl	4030b0 <gettext@plt>
  4055b4:	mov	x19, x0
  4055b8:	ldr	x0, [sp, #64]
  4055bc:	ldrh	w0, [x0, #108]
  4055c0:	mov	w20, w0
  4055c4:	ldr	x0, [sp, #64]
  4055c8:	ldr	x0, [x0, #56]
  4055cc:	mov	x2, x0
  4055d0:	mov	w1, #0x3                   	// #3
  4055d4:	mov	w0, #0x0                   	// #0
  4055d8:	bl	412364 <__fxstatat@plt+0xf234>
  4055dc:	mov	x1, x0
  4055e0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4055e4:	add	x5, x0, #0xee0
  4055e8:	mov	x4, x1
  4055ec:	mov	w3, w20
  4055f0:	mov	x2, x19
  4055f4:	mov	w1, #0x0                   	// #0
  4055f8:	mov	w0, #0x0                   	// #0
  4055fc:	bl	402980 <error@plt>
  405600:	bl	402d20 <abort@plt>
  405604:	ldp	x19, x20, [sp, #16]
  405608:	ldr	x21, [sp, #32]
  40560c:	ldp	x29, x30, [sp], #256
  405610:	ret
  405614:	stp	x29, x30, [sp, #-80]!
  405618:	mov	x29, sp
  40561c:	str	x19, [sp, #16]
  405620:	str	x0, [sp, #40]
  405624:	str	x1, [sp, #32]
  405628:	mov	w0, #0x2                   	// #2
  40562c:	str	w0, [sp, #76]
  405630:	ldr	x0, [sp, #40]
  405634:	ldr	x0, [x0]
  405638:	cmp	x0, #0x0
  40563c:	b.eq	405798 <__fxstatat@plt+0x2668>  // b.none
  405640:	mov	w0, #0x218                 	// #536
  405644:	str	w0, [sp, #72]
  405648:	ldr	x0, [sp, #32]
  40564c:	ldrb	w0, [x0, #8]
  405650:	cmp	w0, #0x0
  405654:	b.eq	405664 <__fxstatat@plt+0x2534>  // b.none
  405658:	ldr	w0, [sp, #72]
  40565c:	orr	w0, w0, #0x40
  405660:	str	w0, [sp, #72]
  405664:	mov	x2, #0x0                   	// #0
  405668:	ldr	w1, [sp, #72]
  40566c:	ldr	x0, [sp, #40]
  405670:	bl	415c40 <__fxstatat@plt+0x12b10>
  405674:	str	x0, [sp, #64]
  405678:	ldr	x0, [sp, #64]
  40567c:	bl	417360 <__fxstatat@plt+0x14230>
  405680:	str	x0, [sp, #56]
  405684:	ldr	x0, [sp, #56]
  405688:	cmp	x0, #0x0
  40568c:	b.ne	4056d0 <__fxstatat@plt+0x25a0>  // b.any
  405690:	bl	403070 <__errno_location@plt>
  405694:	ldr	w0, [x0]
  405698:	cmp	w0, #0x0
  40569c:	b.eq	405758 <__fxstatat@plt+0x2628>  // b.none
  4056a0:	bl	403070 <__errno_location@plt>
  4056a4:	ldr	w19, [x0]
  4056a8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4056ac:	add	x0, x0, #0xef8
  4056b0:	bl	4030b0 <gettext@plt>
  4056b4:	mov	x2, x0
  4056b8:	mov	w1, w19
  4056bc:	mov	w0, #0x0                   	// #0
  4056c0:	bl	402980 <error@plt>
  4056c4:	mov	w0, #0x4                   	// #4
  4056c8:	str	w0, [sp, #76]
  4056cc:	b	405758 <__fxstatat@plt+0x2628>
  4056d0:	ldr	x2, [sp, #32]
  4056d4:	ldr	x1, [sp, #56]
  4056d8:	ldr	x0, [sp, #64]
  4056dc:	bl	404eb4 <__fxstatat@plt+0x1d84>
  4056e0:	str	w0, [sp, #52]
  4056e4:	ldr	w0, [sp, #52]
  4056e8:	cmp	w0, #0x2
  4056ec:	b.eq	405728 <__fxstatat@plt+0x25f8>  // b.none
  4056f0:	ldr	w0, [sp, #52]
  4056f4:	cmp	w0, #0x3
  4056f8:	b.eq	405728 <__fxstatat@plt+0x25f8>  // b.none
  4056fc:	ldr	w0, [sp, #52]
  405700:	cmp	w0, #0x4
  405704:	b.eq	405728 <__fxstatat@plt+0x25f8>  // b.none
  405708:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40570c:	add	x3, x0, #0xf48
  405710:	mov	w2, #0x261                 	// #609
  405714:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405718:	add	x1, x0, #0xf08
  40571c:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405720:	add	x0, x0, #0xf18
  405724:	bl	403060 <__assert_fail@plt>
  405728:	ldr	w0, [sp, #52]
  40572c:	cmp	w0, #0x4
  405730:	b.eq	40574c <__fxstatat@plt+0x261c>  // b.none
  405734:	ldr	w0, [sp, #52]
  405738:	cmp	w0, #0x3
  40573c:	b.ne	405678 <__fxstatat@plt+0x2548>  // b.any
  405740:	ldr	w0, [sp, #76]
  405744:	cmp	w0, #0x2
  405748:	b.ne	405678 <__fxstatat@plt+0x2548>  // b.any
  40574c:	ldr	w0, [sp, #52]
  405750:	str	w0, [sp, #76]
  405754:	b	405678 <__fxstatat@plt+0x2548>
  405758:	nop
  40575c:	ldr	x0, [sp, #64]
  405760:	bl	416e58 <__fxstatat@plt+0x13d28>
  405764:	cmp	w0, #0x0
  405768:	b.eq	405798 <__fxstatat@plt+0x2668>  // b.none
  40576c:	bl	403070 <__errno_location@plt>
  405770:	ldr	w19, [x0]
  405774:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405778:	add	x0, x0, #0xf30
  40577c:	bl	4030b0 <gettext@plt>
  405780:	mov	x2, x0
  405784:	mov	w1, w19
  405788:	mov	w0, #0x0                   	// #0
  40578c:	bl	402980 <error@plt>
  405790:	mov	w0, #0x4                   	// #4
  405794:	str	w0, [sp, #76]
  405798:	ldr	w0, [sp, #76]
  40579c:	ldr	x19, [sp, #16]
  4057a0:	ldp	x29, x30, [sp], #80
  4057a4:	ret
  4057a8:	sub	sp, sp, #0x20
  4057ac:	str	x0, [sp, #8]
  4057b0:	ldr	x0, [sp, #8]
  4057b4:	ldrb	w0, [x0]
  4057b8:	cmp	w0, #0x2e
  4057bc:	b.ne	405820 <__fxstatat@plt+0x26f0>  // b.any
  4057c0:	ldr	x0, [sp, #8]
  4057c4:	add	x0, x0, #0x1
  4057c8:	ldrb	w0, [x0]
  4057cc:	cmp	w0, #0x2e
  4057d0:	b.ne	4057dc <__fxstatat@plt+0x26ac>  // b.any
  4057d4:	mov	x0, #0x2                   	// #2
  4057d8:	b	4057e0 <__fxstatat@plt+0x26b0>
  4057dc:	mov	x0, #0x1                   	// #1
  4057e0:	ldr	x1, [sp, #8]
  4057e4:	add	x0, x1, x0
  4057e8:	ldrb	w0, [x0]
  4057ec:	strb	w0, [sp, #31]
  4057f0:	ldrb	w0, [sp, #31]
  4057f4:	cmp	w0, #0x0
  4057f8:	b.eq	405808 <__fxstatat@plt+0x26d8>  // b.none
  4057fc:	ldrb	w0, [sp, #31]
  405800:	cmp	w0, #0x2f
  405804:	b.ne	405810 <__fxstatat@plt+0x26e0>  // b.any
  405808:	mov	w0, #0x1                   	// #1
  40580c:	b	405814 <__fxstatat@plt+0x26e4>
  405810:	mov	w0, #0x0                   	// #0
  405814:	and	w0, w0, #0x1
  405818:	and	w0, w0, #0xff
  40581c:	b	405824 <__fxstatat@plt+0x26f4>
  405820:	mov	w0, #0x0                   	// #0
  405824:	add	sp, sp, #0x20
  405828:	ret
  40582c:	sub	sp, sp, #0x20
  405830:	str	x0, [sp, #8]
  405834:	str	x1, [sp]
  405838:	ldr	x0, [sp, #8]
  40583c:	str	x0, [sp, #24]
  405840:	ldr	x0, [sp]
  405844:	sub	x0, x0, #0x1
  405848:	ldr	x1, [sp, #24]
  40584c:	add	x0, x1, x0
  405850:	str	x0, [sp, #16]
  405854:	ldr	x0, [sp, #16]
  405858:	ldr	x1, [sp]
  40585c:	udiv	x2, x0, x1
  405860:	ldr	x1, [sp]
  405864:	mul	x1, x2, x1
  405868:	sub	x0, x0, x1
  40586c:	neg	x0, x0
  405870:	ldr	x1, [sp, #16]
  405874:	add	x0, x1, x0
  405878:	add	sp, sp, #0x20
  40587c:	ret
  405880:	stp	x29, x30, [sp, #-48]!
  405884:	mov	x29, sp
  405888:	str	x0, [sp, #24]
  40588c:	str	x1, [sp, #16]
  405890:	ldr	x0, [sp, #24]
  405894:	str	x0, [sp, #40]
  405898:	ldr	x0, [sp, #16]
  40589c:	cmp	x0, #0x0
  4058a0:	b.ne	4058ac <__fxstatat@plt+0x277c>  // b.any
  4058a4:	mov	w0, #0x1                   	// #1
  4058a8:	b	405930 <__fxstatat@plt+0x2800>
  4058ac:	nop
  4058b0:	ldr	x0, [sp, #40]
  4058b4:	ldrb	w0, [x0]
  4058b8:	strb	w0, [sp, #39]
  4058bc:	ldrb	w0, [sp, #39]
  4058c0:	cmp	w0, #0x0
  4058c4:	b.eq	4058d0 <__fxstatat@plt+0x27a0>  // b.none
  4058c8:	mov	w0, #0x0                   	// #0
  4058cc:	b	405930 <__fxstatat@plt+0x2800>
  4058d0:	ldr	x0, [sp, #40]
  4058d4:	add	x0, x0, #0x1
  4058d8:	str	x0, [sp, #40]
  4058dc:	ldr	x0, [sp, #16]
  4058e0:	sub	x0, x0, #0x1
  4058e4:	str	x0, [sp, #16]
  4058e8:	ldr	x0, [sp, #16]
  4058ec:	cmp	x0, #0x0
  4058f0:	b.ne	4058fc <__fxstatat@plt+0x27cc>  // b.any
  4058f4:	mov	w0, #0x1                   	// #1
  4058f8:	b	405930 <__fxstatat@plt+0x2800>
  4058fc:	ldr	x0, [sp, #16]
  405900:	and	x0, x0, #0xf
  405904:	cmp	x0, #0x0
  405908:	b.eq	405910 <__fxstatat@plt+0x27e0>  // b.none
  40590c:	b	4058b0 <__fxstatat@plt+0x2780>
  405910:	nop
  405914:	ldr	x2, [sp, #16]
  405918:	ldr	x1, [sp, #40]
  40591c:	ldr	x0, [sp, #24]
  405920:	bl	402d80 <memcmp@plt>
  405924:	cmp	w0, #0x0
  405928:	cset	w0, eq  // eq = none
  40592c:	and	w0, w0, #0xff
  405930:	ldp	x29, x30, [sp], #48
  405934:	ret
  405938:	sub	sp, sp, #0x10
  40593c:	str	w0, [sp, #12]
  405940:	ldr	w0, [sp, #12]
  405944:	cmp	w0, #0x5f
  405948:	cset	w0, eq  // eq = none
  40594c:	and	w0, w0, #0xff
  405950:	add	sp, sp, #0x10
  405954:	ret
  405958:	stp	x29, x30, [sp, #-32]!
  40595c:	mov	x29, sp
  405960:	str	x0, [sp, #24]
  405964:	ldr	x0, [sp, #24]
  405968:	ldr	x0, [x0, #40]
  40596c:	bl	402e30 <free@plt>
  405970:	ldr	x0, [sp, #24]
  405974:	str	xzr, [x0, #40]
  405978:	ldr	x0, [sp, #24]
  40597c:	str	xzr, [x0, #24]
  405980:	nop
  405984:	ldp	x29, x30, [sp], #32
  405988:	ret
  40598c:	str	x19, [sp, #-16]!
  405990:	mov	x19, x0
  405994:	ldr	w0, [x19, #56]
  405998:	cmp	w0, #0x0
  40599c:	b.le	4059e8 <__fxstatat@plt+0x28b8>
  4059a0:	ldr	w0, [x19, #56]
  4059a4:	cmp	w0, #0x0
  4059a8:	b.lt	4059e8 <__fxstatat@plt+0x28b8>  // b.tstop
  4059ac:	ldr	w1, [x19, #56]
  4059b0:	mov	w0, #0x1ffff               	// #131071
  4059b4:	cmp	w1, w0
  4059b8:	b.le	4059e8 <__fxstatat@plt+0x28b8>
  4059bc:	ldr	w0, [x19, #56]
  4059c0:	cmp	w0, #0x0
  4059c4:	b.le	4059e0 <__fxstatat@plt+0x28b0>
  4059c8:	ldr	w0, [x19, #56]
  4059cc:	cmp	w0, #0x0
  4059d0:	b.lt	4059e0 <__fxstatat@plt+0x28b0>  // b.tstop
  4059d4:	ldr	w0, [x19, #56]
  4059d8:	sxtw	x0, w0
  4059dc:	b	4059ec <__fxstatat@plt+0x28bc>
  4059e0:	mov	x0, #0x200                 	// #512
  4059e4:	b	4059ec <__fxstatat@plt+0x28bc>
  4059e8:	mov	x0, #0x20000               	// #131072
  4059ec:	ldr	x19, [sp], #16
  4059f0:	ret
  4059f4:	sub	sp, sp, #0x10
  4059f8:	str	w0, [sp, #12]
  4059fc:	ldr	w0, [sp, #12]
  405a00:	cmp	w0, #0x5f
  405a04:	b.eq	405a14 <__fxstatat@plt+0x28e4>  // b.none
  405a08:	ldr	w0, [sp, #12]
  405a0c:	cmp	w0, #0x3d
  405a10:	b.ne	405a1c <__fxstatat@plt+0x28ec>  // b.any
  405a14:	mov	w0, #0x1                   	// #1
  405a18:	b	405a20 <__fxstatat@plt+0x28f0>
  405a1c:	mov	w0, #0x0                   	// #0
  405a20:	and	w0, w0, #0x1
  405a24:	and	w0, w0, #0xff
  405a28:	add	sp, sp, #0x10
  405a2c:	ret
  405a30:	stp	x29, x30, [sp, #-32]!
  405a34:	mov	x29, sp
  405a38:	str	x0, [sp, #24]
  405a3c:	strb	w1, [sp, #23]
  405a40:	strb	w2, [sp, #22]
  405a44:	bl	403070 <__errno_location@plt>
  405a48:	mov	x1, x0
  405a4c:	mov	w0, #0x5f                  	// #95
  405a50:	str	w0, [x1]
  405a54:	mov	w0, #0x0                   	// #0
  405a58:	ldp	x29, x30, [sp], #32
  405a5c:	ret
  405a60:	stp	x29, x30, [sp, #-32]!
  405a64:	mov	x29, sp
  405a68:	str	x0, [sp, #24]
  405a6c:	str	w1, [sp, #20]
  405a70:	bl	403070 <__errno_location@plt>
  405a74:	mov	x1, x0
  405a78:	mov	w0, #0x5f                  	// #95
  405a7c:	str	w0, [x1]
  405a80:	mov	w0, #0xffffffff            	// #-1
  405a84:	ldp	x29, x30, [sp], #32
  405a88:	ret
  405a8c:	stp	x29, x30, [sp, #-48]!
  405a90:	mov	x29, sp
  405a94:	str	x0, [sp, #24]
  405a98:	str	x1, [sp, #16]
  405a9c:	ldr	x1, [sp, #16]
  405aa0:	ldr	x0, [sp, #24]
  405aa4:	bl	414b64 <__fxstatat@plt+0x11a34>
  405aa8:	str	w0, [sp, #44]
  405aac:	ldr	w0, [sp, #44]
  405ab0:	cmp	w0, #0x0
  405ab4:	b.eq	405acc <__fxstatat@plt+0x299c>  // b.none
  405ab8:	bl	403070 <__errno_location@plt>
  405abc:	ldr	w0, [x0]
  405ac0:	cmp	w0, #0x26
  405ac4:	b.ne	405acc <__fxstatat@plt+0x299c>  // b.any
  405ac8:	str	wzr, [sp, #44]
  405acc:	ldr	w0, [sp, #44]
  405ad0:	ldp	x29, x30, [sp], #48
  405ad4:	ret
  405ad8:	stp	x29, x30, [sp, #-64]!
  405adc:	mov	x29, sp
  405ae0:	str	w0, [sp, #44]
  405ae4:	str	x1, [sp, #32]
  405ae8:	str	x2, [sp, #24]
  405aec:	str	wzr, [sp, #60]
  405af0:	ldr	x3, [sp, #24]
  405af4:	ldr	x2, [sp, #32]
  405af8:	mov	w1, #0x3                   	// #3
  405afc:	ldr	w0, [sp, #44]
  405b00:	bl	403000 <fallocate@plt>
  405b04:	str	w0, [sp, #60]
  405b08:	ldr	w0, [sp, #60]
  405b0c:	cmp	w0, #0x0
  405b10:	b.ge	405b40 <__fxstatat@plt+0x2a10>  // b.tcont
  405b14:	bl	403070 <__errno_location@plt>
  405b18:	ldr	w0, [x0]
  405b1c:	bl	405938 <__fxstatat@plt+0x2808>
  405b20:	and	w0, w0, #0xff
  405b24:	cmp	w0, #0x0
  405b28:	b.ne	405b3c <__fxstatat@plt+0x2a0c>  // b.any
  405b2c:	bl	403070 <__errno_location@plt>
  405b30:	ldr	w0, [x0]
  405b34:	cmp	w0, #0x26
  405b38:	b.ne	405b40 <__fxstatat@plt+0x2a10>  // b.any
  405b3c:	str	wzr, [sp, #60]
  405b40:	ldr	w0, [sp, #60]
  405b44:	ldp	x29, x30, [sp], #64
  405b48:	ret
  405b4c:	stp	x29, x30, [sp, #-80]!
  405b50:	mov	x29, sp
  405b54:	stp	x19, x20, [sp, #16]
  405b58:	str	w0, [sp, #60]
  405b5c:	str	x1, [sp, #48]
  405b60:	strb	w2, [sp, #59]
  405b64:	str	x3, [sp, #40]
  405b68:	mov	w2, #0x1                   	// #1
  405b6c:	ldr	x1, [sp, #40]
  405b70:	ldr	w0, [sp, #60]
  405b74:	bl	402aa0 <lseek@plt>
  405b78:	str	x0, [sp, #72]
  405b7c:	ldr	x0, [sp, #72]
  405b80:	cmp	x0, #0x0
  405b84:	b.ge	405bc8 <__fxstatat@plt+0x2a98>  // b.tcont
  405b88:	bl	403070 <__errno_location@plt>
  405b8c:	ldr	w19, [x0]
  405b90:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405b94:	add	x0, x0, #0xf50
  405b98:	bl	4030b0 <gettext@plt>
  405b9c:	mov	x20, x0
  405ba0:	ldr	x1, [sp, #48]
  405ba4:	mov	w0, #0x4                   	// #4
  405ba8:	bl	41222c <__fxstatat@plt+0xf0fc>
  405bac:	mov	x3, x0
  405bb0:	mov	x2, x20
  405bb4:	mov	w1, w19
  405bb8:	mov	w0, #0x0                   	// #0
  405bbc:	bl	402980 <error@plt>
  405bc0:	mov	w0, #0x0                   	// #0
  405bc4:	b	405c3c <__fxstatat@plt+0x2b0c>
  405bc8:	ldrb	w0, [sp, #59]
  405bcc:	cmp	w0, #0x0
  405bd0:	b.eq	405c38 <__fxstatat@plt+0x2b08>  // b.none
  405bd4:	ldr	x1, [sp, #72]
  405bd8:	ldr	x0, [sp, #40]
  405bdc:	sub	x0, x1, x0
  405be0:	ldr	x2, [sp, #40]
  405be4:	mov	x1, x0
  405be8:	ldr	w0, [sp, #60]
  405bec:	bl	405ad8 <__fxstatat@plt+0x29a8>
  405bf0:	cmp	w0, #0x0
  405bf4:	b.ge	405c38 <__fxstatat@plt+0x2b08>  // b.tcont
  405bf8:	bl	403070 <__errno_location@plt>
  405bfc:	ldr	w19, [x0]
  405c00:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405c04:	add	x0, x0, #0xf60
  405c08:	bl	4030b0 <gettext@plt>
  405c0c:	mov	x20, x0
  405c10:	ldr	x1, [sp, #48]
  405c14:	mov	w0, #0x4                   	// #4
  405c18:	bl	41222c <__fxstatat@plt+0xf0fc>
  405c1c:	mov	x3, x0
  405c20:	mov	x2, x20
  405c24:	mov	w1, w19
  405c28:	mov	w0, #0x0                   	// #0
  405c2c:	bl	402980 <error@plt>
  405c30:	mov	w0, #0x0                   	// #0
  405c34:	b	405c3c <__fxstatat@plt+0x2b0c>
  405c38:	mov	w0, #0x1                   	// #1
  405c3c:	ldp	x19, x20, [sp, #16]
  405c40:	ldp	x29, x30, [sp], #80
  405c44:	ret
  405c48:	stp	x29, x30, [sp, #-160]!
  405c4c:	mov	x29, sp
  405c50:	stp	x19, x20, [sp, #16]
  405c54:	str	w0, [sp, #92]
  405c58:	str	w1, [sp, #88]
  405c5c:	str	x2, [sp, #80]
  405c60:	str	x3, [sp, #72]
  405c64:	str	x4, [sp, #64]
  405c68:	strb	w5, [sp, #63]
  405c6c:	str	x6, [sp, #48]
  405c70:	str	x7, [sp, #40]
  405c74:	ldr	x0, [sp, #176]
  405c78:	strb	wzr, [x0]
  405c7c:	ldr	x0, [sp, #168]
  405c80:	str	xzr, [x0]
  405c84:	strb	wzr, [sp, #159]
  405c88:	str	xzr, [sp, #144]
  405c8c:	b	406010 <__fxstatat@plt+0x2ee0>
  405c90:	ldr	x0, [sp, #160]
  405c94:	ldr	x2, [sp, #72]
  405c98:	ldr	x1, [sp, #72]
  405c9c:	cmp	x2, x0
  405ca0:	csel	x0, x1, x0, ls  // ls = plast
  405ca4:	mov	x2, x0
  405ca8:	ldr	x1, [sp, #80]
  405cac:	ldr	w0, [sp, #92]
  405cb0:	bl	402f70 <read@plt>
  405cb4:	str	x0, [sp, #136]
  405cb8:	ldr	x0, [sp, #136]
  405cbc:	cmp	x0, #0x0
  405cc0:	b.ge	405d18 <__fxstatat@plt+0x2be8>  // b.tcont
  405cc4:	bl	403070 <__errno_location@plt>
  405cc8:	ldr	w0, [x0]
  405ccc:	cmp	w0, #0x4
  405cd0:	b.ne	405cd8 <__fxstatat@plt+0x2ba8>  // b.any
  405cd4:	b	406010 <__fxstatat@plt+0x2ee0>
  405cd8:	bl	403070 <__errno_location@plt>
  405cdc:	ldr	w19, [x0]
  405ce0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405ce4:	add	x0, x0, #0xf78
  405ce8:	bl	4030b0 <gettext@plt>
  405cec:	mov	x20, x0
  405cf0:	ldr	x1, [sp, #48]
  405cf4:	mov	w0, #0x4                   	// #4
  405cf8:	bl	41222c <__fxstatat@plt+0xf0fc>
  405cfc:	mov	x3, x0
  405d00:	mov	x2, x20
  405d04:	mov	w1, w19
  405d08:	mov	w0, #0x0                   	// #0
  405d0c:	bl	402980 <error@plt>
  405d10:	mov	w0, #0x0                   	// #0
  405d14:	b	406064 <__fxstatat@plt+0x2f34>
  405d18:	ldr	x0, [sp, #136]
  405d1c:	cmp	x0, #0x0
  405d20:	b.eq	406020 <__fxstatat@plt+0x2ef0>  // b.none
  405d24:	ldr	x0, [sp, #136]
  405d28:	ldr	x1, [sp, #160]
  405d2c:	sub	x0, x1, x0
  405d30:	str	x0, [sp, #160]
  405d34:	ldr	x0, [sp, #168]
  405d38:	ldr	x1, [x0]
  405d3c:	ldr	x0, [sp, #136]
  405d40:	add	x1, x1, x0
  405d44:	ldr	x0, [sp, #168]
  405d48:	str	x1, [x0]
  405d4c:	ldr	x0, [sp, #64]
  405d50:	cmp	x0, #0x0
  405d54:	b.eq	405d60 <__fxstatat@plt+0x2c30>  // b.none
  405d58:	ldr	x0, [sp, #64]
  405d5c:	b	405d64 <__fxstatat@plt+0x2c34>
  405d60:	ldr	x0, [sp, #72]
  405d64:	str	x0, [sp, #128]
  405d68:	ldr	x0, [sp, #80]
  405d6c:	str	x0, [sp, #120]
  405d70:	ldr	x0, [sp, #80]
  405d74:	str	x0, [sp, #112]
  405d78:	b	405ff8 <__fxstatat@plt+0x2ec8>
  405d7c:	ldrb	w0, [sp, #159]
  405d80:	strb	w0, [sp, #111]
  405d84:	ldr	x0, [sp, #136]
  405d88:	ldr	x2, [sp, #128]
  405d8c:	ldr	x1, [sp, #128]
  405d90:	cmp	x2, x0
  405d94:	csel	x0, x1, x0, ls  // ls = plast
  405d98:	str	x0, [sp, #128]
  405d9c:	ldr	x0, [sp, #64]
  405da0:	cmp	x0, #0x0
  405da4:	b.eq	405dc4 <__fxstatat@plt+0x2c94>  // b.none
  405da8:	ldr	x0, [sp, #128]
  405dac:	cmp	x0, #0x0
  405db0:	b.eq	405dc4 <__fxstatat@plt+0x2c94>  // b.none
  405db4:	ldr	x1, [sp, #128]
  405db8:	ldr	x0, [sp, #120]
  405dbc:	bl	405880 <__fxstatat@plt+0x2750>
  405dc0:	strb	w0, [sp, #159]
  405dc4:	ldrb	w1, [sp, #159]
  405dc8:	ldrb	w0, [sp, #111]
  405dcc:	cmp	w1, w0
  405dd0:	b.eq	405de8 <__fxstatat@plt+0x2cb8>  // b.none
  405dd4:	ldr	x0, [sp, #144]
  405dd8:	cmp	x0, #0x0
  405ddc:	b.eq	405de8 <__fxstatat@plt+0x2cb8>  // b.none
  405de0:	mov	w0, #0x1                   	// #1
  405de4:	b	405dec <__fxstatat@plt+0x2cbc>
  405de8:	mov	w0, #0x0                   	// #0
  405dec:	strb	w0, [sp, #110]
  405df0:	ldrb	w0, [sp, #110]
  405df4:	and	w0, w0, #0x1
  405df8:	strb	w0, [sp, #110]
  405dfc:	ldr	x0, [sp, #128]
  405e00:	ldr	x1, [sp, #136]
  405e04:	cmp	x1, x0
  405e08:	b.ne	405e20 <__fxstatat@plt+0x2cf0>  // b.any
  405e0c:	ldrb	w0, [sp, #159]
  405e10:	eor	w0, w0, #0x1
  405e14:	and	w0, w0, #0xff
  405e18:	cmp	w0, #0x0
  405e1c:	b.ne	405e2c <__fxstatat@plt+0x2cfc>  // b.any
  405e20:	ldr	x0, [sp, #128]
  405e24:	cmp	x0, #0x0
  405e28:	b.ne	405e34 <__fxstatat@plt+0x2d04>  // b.any
  405e2c:	mov	w0, #0x1                   	// #1
  405e30:	b	405e38 <__fxstatat@plt+0x2d08>
  405e34:	mov	w0, #0x0                   	// #0
  405e38:	strb	w0, [sp, #109]
  405e3c:	ldrb	w0, [sp, #109]
  405e40:	and	w0, w0, #0x1
  405e44:	strb	w0, [sp, #109]
  405e48:	ldrb	w0, [sp, #110]
  405e4c:	cmp	w0, #0x0
  405e50:	b.ne	405e60 <__fxstatat@plt+0x2d30>  // b.any
  405e54:	ldrb	w0, [sp, #109]
  405e58:	cmp	w0, #0x0
  405e5c:	b.eq	405f74 <__fxstatat@plt+0x2e44>  // b.none
  405e60:	ldrb	w0, [sp, #110]
  405e64:	eor	w0, w0, #0x1
  405e68:	and	w0, w0, #0xff
  405e6c:	cmp	w0, #0x0
  405e70:	b.eq	405e84 <__fxstatat@plt+0x2d54>  // b.none
  405e74:	ldr	x1, [sp, #144]
  405e78:	ldr	x0, [sp, #128]
  405e7c:	add	x0, x1, x0
  405e80:	str	x0, [sp, #144]
  405e84:	ldrb	w0, [sp, #111]
  405e88:	eor	w0, w0, #0x1
  405e8c:	and	w0, w0, #0xff
  405e90:	cmp	w0, #0x0
  405e94:	b.eq	405efc <__fxstatat@plt+0x2dcc>  // b.none
  405e98:	ldr	x0, [sp, #144]
  405e9c:	mov	x2, x0
  405ea0:	ldr	x1, [sp, #112]
  405ea4:	ldr	w0, [sp, #88]
  405ea8:	bl	40e55c <__fxstatat@plt+0xb42c>
  405eac:	mov	x1, x0
  405eb0:	ldr	x0, [sp, #144]
  405eb4:	cmp	x1, x0
  405eb8:	b.eq	405f2c <__fxstatat@plt+0x2dfc>  // b.none
  405ebc:	bl	403070 <__errno_location@plt>
  405ec0:	ldr	w19, [x0]
  405ec4:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405ec8:	add	x0, x0, #0xf90
  405ecc:	bl	4030b0 <gettext@plt>
  405ed0:	mov	x20, x0
  405ed4:	ldr	x1, [sp, #40]
  405ed8:	mov	w0, #0x4                   	// #4
  405edc:	bl	41222c <__fxstatat@plt+0xf0fc>
  405ee0:	mov	x3, x0
  405ee4:	mov	x2, x20
  405ee8:	mov	w1, w19
  405eec:	mov	w0, #0x0                   	// #0
  405ef0:	bl	402980 <error@plt>
  405ef4:	mov	w0, #0x0                   	// #0
  405ef8:	b	406064 <__fxstatat@plt+0x2f34>
  405efc:	ldr	x3, [sp, #144]
  405f00:	ldrb	w2, [sp, #63]
  405f04:	ldr	x1, [sp, #40]
  405f08:	ldr	w0, [sp, #88]
  405f0c:	bl	405b4c <__fxstatat@plt+0x2a1c>
  405f10:	and	w0, w0, #0xff
  405f14:	eor	w0, w0, #0x1
  405f18:	and	w0, w0, #0xff
  405f1c:	cmp	w0, #0x0
  405f20:	b.eq	405f2c <__fxstatat@plt+0x2dfc>  // b.none
  405f24:	mov	w0, #0x0                   	// #0
  405f28:	b	406064 <__fxstatat@plt+0x2f34>
  405f2c:	ldr	x0, [sp, #120]
  405f30:	str	x0, [sp, #112]
  405f34:	ldr	x0, [sp, #128]
  405f38:	str	x0, [sp, #144]
  405f3c:	ldrb	w0, [sp, #109]
  405f40:	cmp	w0, #0x0
  405f44:	b.eq	405fd8 <__fxstatat@plt+0x2ea8>  // b.none
  405f48:	ldr	x0, [sp, #128]
  405f4c:	cmp	x0, #0x0
  405f50:	b.ne	405f58 <__fxstatat@plt+0x2e28>  // b.any
  405f54:	str	xzr, [sp, #136]
  405f58:	ldrb	w0, [sp, #110]
  405f5c:	cmp	w0, #0x0
  405f60:	b.eq	405f6c <__fxstatat@plt+0x2e3c>  // b.none
  405f64:	str	xzr, [sp, #128]
  405f68:	b	405fd8 <__fxstatat@plt+0x2ea8>
  405f6c:	str	xzr, [sp, #144]
  405f70:	b	405fd8 <__fxstatat@plt+0x2ea8>
  405f74:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  405f78:	ldr	x0, [sp, #128]
  405f7c:	sub	x1, x1, x0
  405f80:	ldr	x0, [sp, #144]
  405f84:	cmp	x1, x0
  405f88:	b.cc	405fa0 <__fxstatat@plt+0x2e70>  // b.lo, b.ul, b.last
  405f8c:	ldr	x1, [sp, #144]
  405f90:	ldr	x0, [sp, #128]
  405f94:	add	x0, x1, x0
  405f98:	str	x0, [sp, #144]
  405f9c:	b	405fd8 <__fxstatat@plt+0x2ea8>
  405fa0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  405fa4:	add	x0, x0, #0xfa8
  405fa8:	bl	4030b0 <gettext@plt>
  405fac:	mov	x19, x0
  405fb0:	ldr	x1, [sp, #48]
  405fb4:	mov	w0, #0x4                   	// #4
  405fb8:	bl	41222c <__fxstatat@plt+0xf0fc>
  405fbc:	mov	x3, x0
  405fc0:	mov	x2, x19
  405fc4:	mov	w1, #0x0                   	// #0
  405fc8:	mov	w0, #0x0                   	// #0
  405fcc:	bl	402980 <error@plt>
  405fd0:	mov	w0, #0x0                   	// #0
  405fd4:	b	406064 <__fxstatat@plt+0x2f34>
  405fd8:	ldr	x1, [sp, #136]
  405fdc:	ldr	x0, [sp, #128]
  405fe0:	sub	x0, x1, x0
  405fe4:	str	x0, [sp, #136]
  405fe8:	ldr	x1, [sp, #120]
  405fec:	ldr	x0, [sp, #128]
  405ff0:	add	x0, x1, x0
  405ff4:	str	x0, [sp, #120]
  405ff8:	ldr	x0, [sp, #136]
  405ffc:	cmp	x0, #0x0
  406000:	b.ne	405d7c <__fxstatat@plt+0x2c4c>  // b.any
  406004:	ldr	x0, [sp, #176]
  406008:	ldrb	w1, [sp, #159]
  40600c:	strb	w1, [x0]
  406010:	ldr	x0, [sp, #160]
  406014:	cmp	x0, #0x0
  406018:	b.ne	405c90 <__fxstatat@plt+0x2b60>  // b.any
  40601c:	b	406024 <__fxstatat@plt+0x2ef4>
  406020:	nop
  406024:	ldrb	w0, [sp, #159]
  406028:	cmp	w0, #0x0
  40602c:	b.eq	406060 <__fxstatat@plt+0x2f30>  // b.none
  406030:	ldr	x3, [sp, #144]
  406034:	ldrb	w2, [sp, #63]
  406038:	ldr	x1, [sp, #40]
  40603c:	ldr	w0, [sp, #88]
  406040:	bl	405b4c <__fxstatat@plt+0x2a1c>
  406044:	and	w0, w0, #0xff
  406048:	eor	w0, w0, #0x1
  40604c:	and	w0, w0, #0xff
  406050:	cmp	w0, #0x0
  406054:	b.eq	406060 <__fxstatat@plt+0x2f30>  // b.none
  406058:	mov	w0, #0x0                   	// #0
  40605c:	b	406064 <__fxstatat@plt+0x2f34>
  406060:	mov	w0, #0x1                   	// #1
  406064:	ldp	x19, x20, [sp, #16]
  406068:	ldp	x29, x30, [sp], #160
  40606c:	ret
  406070:	stp	x29, x30, [sp, #-32]!
  406074:	mov	x29, sp
  406078:	str	w0, [sp, #28]
  40607c:	str	w1, [sp, #24]
  406080:	ldr	w2, [sp, #24]
  406084:	mov	x1, #0x9409                	// #37897
  406088:	movk	x1, #0x4004, lsl #16
  40608c:	ldr	w0, [sp, #28]
  406090:	bl	403100 <ioctl@plt>
  406094:	ldp	x29, x30, [sp], #32
  406098:	ret
  40609c:	stp	x29, x30, [sp, #-48]!
  4060a0:	mov	x29, sp
  4060a4:	str	w0, [sp, #28]
  4060a8:	str	x1, [sp, #16]
  4060ac:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4060b0:	add	x0, x0, #0x510
  4060b4:	ldr	x0, [x0]
  4060b8:	cmp	x0, #0x0
  4060bc:	b.ne	406180 <__fxstatat@plt+0x3050>  // b.any
  4060c0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4060c4:	add	x0, x0, #0x428
  4060c8:	ldr	x0, [x0]
  4060cc:	mov	x1, #0x1                   	// #1
  4060d0:	bl	402c50 <calloc@plt>
  4060d4:	mov	x1, x0
  4060d8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4060dc:	add	x0, x0, #0x510
  4060e0:	str	x1, [x0]
  4060e4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4060e8:	add	x0, x0, #0x510
  4060ec:	ldr	x0, [x0]
  4060f0:	cmp	x0, #0x0
  4060f4:	b.ne	406180 <__fxstatat@plt+0x3050>  // b.any
  4060f8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4060fc:	add	x0, x0, #0x510
  406100:	adrp	x1, 434000 <__fxstatat@plt+0x30ed0>
  406104:	add	x1, x1, #0x518
  406108:	str	x1, [x0]
  40610c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  406110:	add	x0, x0, #0x428
  406114:	mov	x1, #0x400                 	// #1024
  406118:	str	x1, [x0]
  40611c:	b	406180 <__fxstatat@plt+0x3050>
  406120:	ldr	x1, [sp, #16]
  406124:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  406128:	add	x0, x0, #0x428
  40612c:	ldr	x0, [x0]
  406130:	cmp	x1, x0
  406134:	csel	x0, x1, x0, ls  // ls = plast
  406138:	str	x0, [sp, #40]
  40613c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  406140:	add	x0, x0, #0x510
  406144:	ldr	x0, [x0]
  406148:	ldr	x2, [sp, #40]
  40614c:	mov	x1, x0
  406150:	ldr	w0, [sp, #28]
  406154:	bl	40e55c <__fxstatat@plt+0xb42c>
  406158:	mov	x1, x0
  40615c:	ldr	x0, [sp, #40]
  406160:	cmp	x0, x1
  406164:	b.eq	406170 <__fxstatat@plt+0x3040>  // b.none
  406168:	mov	w0, #0x0                   	// #0
  40616c:	b	406190 <__fxstatat@plt+0x3060>
  406170:	ldr	x1, [sp, #16]
  406174:	ldr	x0, [sp, #40]
  406178:	sub	x0, x1, x0
  40617c:	str	x0, [sp, #16]
  406180:	ldr	x0, [sp, #16]
  406184:	cmp	x0, #0x0
  406188:	b.ne	406120 <__fxstatat@plt+0x2ff0>  // b.any
  40618c:	mov	w0, #0x1                   	// #1
  406190:	ldp	x29, x30, [sp], #48
  406194:	ret
  406198:	sub	sp, sp, #0x110
  40619c:	stp	x29, x30, [sp, #32]
  4061a0:	add	x29, sp, #0x20
  4061a4:	stp	x19, x20, [sp, #48]
  4061a8:	str	w0, [sp, #124]
  4061ac:	str	w1, [sp, #120]
  4061b0:	str	x2, [sp, #112]
  4061b4:	str	x3, [sp, #104]
  4061b8:	str	x4, [sp, #96]
  4061bc:	str	x5, [sp, #88]
  4061c0:	str	w6, [sp, #84]
  4061c4:	str	x7, [sp, #72]
  4061c8:	str	xzr, [sp, #264]
  4061cc:	str	xzr, [sp, #256]
  4061d0:	str	xzr, [sp, #248]
  4061d4:	add	x0, sp, #0x98
  4061d8:	mov	x1, x0
  4061dc:	ldr	w0, [sp, #124]
  4061e0:	bl	40bce0 <__fxstatat@plt+0x8bb0>
  4061e4:	ldr	x0, [sp, #280]
  4061e8:	strb	wzr, [x0]
  4061ec:	mov	w0, #0x1                   	// #1
  4061f0:	strb	w0, [sp, #247]
  4061f4:	add	x0, sp, #0x98
  4061f8:	bl	40bd44 <__fxstatat@plt+0x8c14>
  4061fc:	strb	w0, [sp, #215]
  406200:	ldrb	w0, [sp, #215]
  406204:	eor	w0, w0, #0x1
  406208:	and	w0, w0, #0xff
  40620c:	cmp	w0, #0x0
  406210:	b.eq	406284 <__fxstatat@plt+0x3154>  // b.none
  406214:	ldrb	w0, [sp, #185]
  406218:	cmp	w0, #0x0
  40621c:	b.ne	40662c <__fxstatat@plt+0x34fc>  // b.any
  406220:	ldrb	w0, [sp, #184]
  406224:	cmp	w0, #0x0
  406228:	b.eq	406240 <__fxstatat@plt+0x3110>  // b.none
  40622c:	ldr	x0, [sp, #280]
  406230:	mov	w1, #0x1                   	// #1
  406234:	strb	w1, [x0]
  406238:	mov	w0, #0x0                   	// #0
  40623c:	b	406764 <__fxstatat@plt+0x3634>
  406240:	bl	403070 <__errno_location@plt>
  406244:	ldr	w19, [x0]
  406248:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40624c:	add	x0, x0, #0xfc0
  406250:	bl	4030b0 <gettext@plt>
  406254:	mov	x20, x0
  406258:	ldr	x2, [sp, #72]
  40625c:	mov	w1, #0x3                   	// #3
  406260:	mov	w0, #0x0                   	// #0
  406264:	bl	412364 <__fxstatat@plt+0xf234>
  406268:	mov	x3, x0
  40626c:	mov	x2, x20
  406270:	mov	w1, w19
  406274:	mov	w0, #0x0                   	// #0
  406278:	bl	402980 <error@plt>
  40627c:	mov	w0, #0x0                   	// #0
  406280:	b	406764 <__fxstatat@plt+0x3634>
  406284:	strb	wzr, [sp, #246]
  406288:	str	wzr, [sp, #240]
  40628c:	b	4065f0 <__fxstatat@plt+0x34c0>
  406290:	ldr	w1, [sp, #240]
  406294:	ldr	x0, [sp, #176]
  406298:	cmp	x1, x0
  40629c:	b.cs	4062ec <__fxstatat@plt+0x31bc>  // b.hs, b.nlast
  4062a0:	ldr	x2, [sp, #192]
  4062a4:	ldr	w1, [sp, #240]
  4062a8:	mov	x0, x1
  4062ac:	lsl	x0, x0, #1
  4062b0:	add	x0, x0, x1
  4062b4:	lsl	x0, x0, #3
  4062b8:	add	x0, x2, x0
  4062bc:	ldr	x0, [x0]
  4062c0:	str	x0, [sp, #232]
  4062c4:	ldr	x2, [sp, #192]
  4062c8:	ldr	w1, [sp, #240]
  4062cc:	mov	x0, x1
  4062d0:	lsl	x0, x0, #1
  4062d4:	add	x0, x0, x1
  4062d8:	lsl	x0, x0, #3
  4062dc:	add	x0, x2, x0
  4062e0:	ldr	x0, [x0, #8]
  4062e4:	str	x0, [sp, #224]
  4062e8:	b	406328 <__fxstatat@plt+0x31f8>
  4062ec:	ldr	w0, [sp, #240]
  4062f0:	sub	w0, w0, #0x1
  4062f4:	str	w0, [sp, #240]
  4062f8:	ldr	x2, [sp, #192]
  4062fc:	ldr	w1, [sp, #240]
  406300:	mov	x0, x1
  406304:	lsl	x0, x0, #1
  406308:	add	x0, x0, x1
  40630c:	lsl	x0, x0, #3
  406310:	add	x0, x2, x0
  406314:	ldr	x0, [x0, #8]
  406318:	ldr	x1, [sp, #264]
  40631c:	add	x0, x1, x0
  406320:	str	x0, [sp, #232]
  406324:	str	xzr, [sp, #224]
  406328:	ldr	x1, [sp, #232]
  40632c:	ldr	x0, [sp, #224]
  406330:	add	x0, x1, x0
  406334:	ldr	x1, [sp, #88]
  406338:	cmp	x1, x0
  40633c:	b.ge	406368 <__fxstatat@plt+0x3238>  // b.tcont
  406340:	ldr	x1, [sp, #88]
  406344:	ldr	x0, [sp, #232]
  406348:	cmp	x1, x0
  40634c:	b.ge	406358 <__fxstatat@plt+0x3228>  // b.tcont
  406350:	ldr	x0, [sp, #88]
  406354:	str	x0, [sp, #232]
  406358:	ldr	x1, [sp, #88]
  40635c:	ldr	x0, [sp, #232]
  406360:	sub	x0, x1, x0
  406364:	str	x0, [sp, #224]
  406368:	ldr	x1, [sp, #232]
  40636c:	ldr	x0, [sp, #264]
  406370:	sub	x1, x1, x0
  406374:	ldr	x0, [sp, #256]
  406378:	sub	x0, x1, x0
  40637c:	str	x0, [sp, #200]
  406380:	strb	wzr, [sp, #247]
  406384:	ldr	x0, [sp, #200]
  406388:	cmp	x0, #0x0
  40638c:	b.eq	406528 <__fxstatat@plt+0x33f8>  // b.none
  406390:	mov	w2, #0x0                   	// #0
  406394:	ldr	x1, [sp, #232]
  406398:	ldr	w0, [sp, #124]
  40639c:	bl	402aa0 <lseek@plt>
  4063a0:	cmp	x0, #0x0
  4063a4:	b.ge	406400 <__fxstatat@plt+0x32d0>  // b.tcont
  4063a8:	bl	403070 <__errno_location@plt>
  4063ac:	ldr	w19, [x0]
  4063b0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4063b4:	add	x0, x0, #0xf50
  4063b8:	bl	4030b0 <gettext@plt>
  4063bc:	mov	x20, x0
  4063c0:	ldr	x1, [sp, #72]
  4063c4:	mov	w0, #0x4                   	// #4
  4063c8:	bl	41222c <__fxstatat@plt+0xf0fc>
  4063cc:	mov	x3, x0
  4063d0:	mov	x2, x20
  4063d4:	mov	w1, w19
  4063d8:	mov	w0, #0x0                   	// #0
  4063dc:	bl	402980 <error@plt>
  4063e0:	b	4063f0 <__fxstatat@plt+0x32c0>
  4063e4:	nop
  4063e8:	b	4063f0 <__fxstatat@plt+0x32c0>
  4063ec:	nop
  4063f0:	add	x0, sp, #0x98
  4063f4:	bl	405958 <__fxstatat@plt+0x2828>
  4063f8:	mov	w0, #0x0                   	// #0
  4063fc:	b	406764 <__fxstatat@plt+0x3634>
  406400:	ldrb	w0, [sp, #246]
  406404:	cmp	w0, #0x0
  406408:	b.eq	406418 <__fxstatat@plt+0x32e8>  // b.none
  40640c:	ldr	w0, [sp, #84]
  406410:	cmp	w0, #0x3
  406414:	b.eq	406438 <__fxstatat@plt+0x3308>  // b.none
  406418:	ldrb	w0, [sp, #246]
  40641c:	eor	w0, w0, #0x1
  406420:	and	w0, w0, #0xff
  406424:	cmp	w0, #0x0
  406428:	b.eq	40647c <__fxstatat@plt+0x334c>  // b.none
  40642c:	ldr	w0, [sp, #84]
  406430:	cmp	w0, #0x1
  406434:	b.eq	40647c <__fxstatat@plt+0x334c>  // b.none
  406438:	ldr	w0, [sp, #84]
  40643c:	cmp	w0, #0x3
  406440:	cset	w0, eq  // eq = none
  406444:	and	w0, w0, #0xff
  406448:	ldr	x3, [sp, #200]
  40644c:	mov	w2, w0
  406450:	ldr	x1, [sp, #272]
  406454:	ldr	w0, [sp, #120]
  406458:	bl	405b4c <__fxstatat@plt+0x2a1c>
  40645c:	and	w0, w0, #0xff
  406460:	eor	w0, w0, #0x1
  406464:	and	w0, w0, #0xff
  406468:	cmp	w0, #0x0
  40646c:	b.ne	4063e4 <__fxstatat@plt+0x32b4>  // b.any
  406470:	mov	w0, #0x1                   	// #1
  406474:	strb	w0, [sp, #247]
  406478:	b	406528 <__fxstatat@plt+0x33f8>
  40647c:	ldr	x0, [sp, #200]
  406480:	str	x0, [sp, #216]
  406484:	ldrb	w0, [sp, #246]
  406488:	cmp	w0, #0x0
  40648c:	b.eq	4064b0 <__fxstatat@plt+0x3380>  // b.none
  406490:	ldr	x1, [sp, #88]
  406494:	ldr	x0, [sp, #248]
  406498:	sub	x0, x1, x0
  40649c:	ldr	x2, [sp, #200]
  4064a0:	ldr	x1, [sp, #200]
  4064a4:	cmp	x2, x0
  4064a8:	csel	x0, x1, x0, le
  4064ac:	str	x0, [sp, #216]
  4064b0:	ldr	x1, [sp, #216]
  4064b4:	ldr	w0, [sp, #120]
  4064b8:	bl	40609c <__fxstatat@plt+0x2f6c>
  4064bc:	and	w0, w0, #0xff
  4064c0:	eor	w0, w0, #0x1
  4064c4:	and	w0, w0, #0xff
  4064c8:	cmp	w0, #0x0
  4064cc:	b.eq	406510 <__fxstatat@plt+0x33e0>  // b.none
  4064d0:	bl	403070 <__errno_location@plt>
  4064d4:	ldr	w19, [x0]
  4064d8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4064dc:	add	x0, x0, #0xfe0
  4064e0:	bl	4030b0 <gettext@plt>
  4064e4:	mov	x20, x0
  4064e8:	ldr	x2, [sp, #272]
  4064ec:	mov	w1, #0x3                   	// #3
  4064f0:	mov	w0, #0x0                   	// #0
  4064f4:	bl	412364 <__fxstatat@plt+0xf234>
  4064f8:	mov	x3, x0
  4064fc:	mov	x2, x20
  406500:	mov	w1, w19
  406504:	mov	w0, #0x0                   	// #0
  406508:	bl	402980 <error@plt>
  40650c:	b	4063f0 <__fxstatat@plt+0x32c0>
  406510:	ldr	x0, [sp, #88]
  406514:	ldr	x2, [sp, #232]
  406518:	ldr	x1, [sp, #232]
  40651c:	cmp	x2, x0
  406520:	csel	x0, x1, x0, le
  406524:	str	x0, [sp, #248]
  406528:	ldr	x0, [sp, #232]
  40652c:	str	x0, [sp, #264]
  406530:	strb	wzr, [sp, #246]
  406534:	ldr	x0, [sp, #224]
  406538:	str	x0, [sp, #256]
  40653c:	ldr	w0, [sp, #84]
  406540:	cmp	w0, #0x3
  406544:	b.ne	406550 <__fxstatat@plt+0x3420>  // b.any
  406548:	ldr	x0, [sp, #96]
  40654c:	b	406554 <__fxstatat@plt+0x3424>
  406550:	mov	x0, #0x0                   	// #0
  406554:	ldr	x1, [sp, #224]
  406558:	add	x2, sp, #0x8f
  40655c:	str	x2, [sp, #16]
  406560:	add	x2, sp, #0x90
  406564:	str	x2, [sp, #8]
  406568:	str	x1, [sp]
  40656c:	ldr	x7, [sp, #272]
  406570:	ldr	x6, [sp, #72]
  406574:	mov	w5, #0x1                   	// #1
  406578:	mov	x4, x0
  40657c:	ldr	x3, [sp, #104]
  406580:	ldr	x2, [sp, #112]
  406584:	ldr	w1, [sp, #120]
  406588:	ldr	w0, [sp, #124]
  40658c:	bl	405c48 <__fxstatat@plt+0x2b18>
  406590:	and	w0, w0, #0xff
  406594:	eor	w0, w0, #0x1
  406598:	and	w0, w0, #0xff
  40659c:	cmp	w0, #0x0
  4065a0:	b.ne	4063ec <__fxstatat@plt+0x32bc>  // b.any
  4065a4:	ldr	x0, [sp, #144]
  4065a8:	ldr	x1, [sp, #232]
  4065ac:	add	x0, x1, x0
  4065b0:	str	x0, [sp, #248]
  4065b4:	ldr	x0, [sp, #144]
  4065b8:	cmp	x0, #0x0
  4065bc:	b.eq	4065c8 <__fxstatat@plt+0x3498>  // b.none
  4065c0:	ldrb	w0, [sp, #143]
  4065c4:	strb	w0, [sp, #247]
  4065c8:	ldr	x1, [sp, #248]
  4065cc:	ldr	x0, [sp, #88]
  4065d0:	cmp	x1, x0
  4065d4:	b.ne	4065e4 <__fxstatat@plt+0x34b4>  // b.any
  4065d8:	mov	w0, #0x1                   	// #1
  4065dc:	strb	w0, [sp, #185]
  4065e0:	b	40660c <__fxstatat@plt+0x34dc>
  4065e4:	ldr	w0, [sp, #240]
  4065e8:	add	w0, w0, #0x1
  4065ec:	str	w0, [sp, #240]
  4065f0:	ldr	w1, [sp, #240]
  4065f4:	ldr	x0, [sp, #176]
  4065f8:	cmp	x1, x0
  4065fc:	b.cc	406290 <__fxstatat@plt+0x3160>  // b.lo, b.ul, b.last
  406600:	ldrb	w0, [sp, #246]
  406604:	cmp	w0, #0x0
  406608:	b.ne	406290 <__fxstatat@plt+0x3160>  // b.any
  40660c:	add	x0, sp, #0x98
  406610:	bl	405958 <__fxstatat@plt+0x2828>
  406614:	ldrb	w0, [sp, #185]
  406618:	eor	w0, w0, #0x1
  40661c:	and	w0, w0, #0xff
  406620:	cmp	w0, #0x0
  406624:	b.ne	4061f4 <__fxstatat@plt+0x30c4>  // b.any
  406628:	b	406630 <__fxstatat@plt+0x3500>
  40662c:	nop
  406630:	ldr	x1, [sp, #248]
  406634:	ldr	x0, [sp, #88]
  406638:	cmp	x1, x0
  40663c:	b.lt	40664c <__fxstatat@plt+0x351c>  // b.tstop
  406640:	ldrb	w0, [sp, #247]
  406644:	cmp	w0, #0x0
  406648:	b.eq	4066e0 <__fxstatat@plt+0x35b0>  // b.none
  40664c:	ldr	w0, [sp, #84]
  406650:	cmp	w0, #0x1
  406654:	b.eq	406674 <__fxstatat@plt+0x3544>  // b.none
  406658:	ldr	x1, [sp, #88]
  40665c:	ldr	w0, [sp, #120]
  406660:	bl	402fe0 <ftruncate@plt>
  406664:	cmp	w0, #0x0
  406668:	cset	w0, ne  // ne = any
  40666c:	and	w0, w0, #0xff
  406670:	b	406698 <__fxstatat@plt+0x3568>
  406674:	ldr	x1, [sp, #88]
  406678:	ldr	x0, [sp, #248]
  40667c:	sub	x0, x1, x0
  406680:	mov	x1, x0
  406684:	ldr	w0, [sp, #120]
  406688:	bl	40609c <__fxstatat@plt+0x2f6c>
  40668c:	and	w0, w0, #0xff
  406690:	eor	w0, w0, #0x1
  406694:	and	w0, w0, #0xff
  406698:	cmp	w0, #0x0
  40669c:	b.eq	4066e0 <__fxstatat@plt+0x35b0>  // b.none
  4066a0:	bl	403070 <__errno_location@plt>
  4066a4:	ldr	w19, [x0]
  4066a8:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  4066ac:	add	x0, x0, #0xff8
  4066b0:	bl	4030b0 <gettext@plt>
  4066b4:	mov	x20, x0
  4066b8:	ldr	x1, [sp, #272]
  4066bc:	mov	w0, #0x4                   	// #4
  4066c0:	bl	41222c <__fxstatat@plt+0xf0fc>
  4066c4:	mov	x3, x0
  4066c8:	mov	x2, x20
  4066cc:	mov	w1, w19
  4066d0:	mov	w0, #0x0                   	// #0
  4066d4:	bl	402980 <error@plt>
  4066d8:	mov	w0, #0x0                   	// #0
  4066dc:	b	406764 <__fxstatat@plt+0x3634>
  4066e0:	ldr	w0, [sp, #84]
  4066e4:	cmp	w0, #0x3
  4066e8:	b.ne	406760 <__fxstatat@plt+0x3630>  // b.any
  4066ec:	ldr	x1, [sp, #248]
  4066f0:	ldr	x0, [sp, #88]
  4066f4:	cmp	x1, x0
  4066f8:	b.ge	406760 <__fxstatat@plt+0x3630>  // b.tcont
  4066fc:	ldr	x1, [sp, #88]
  406700:	ldr	x0, [sp, #248]
  406704:	sub	x0, x1, x0
  406708:	mov	x2, x0
  40670c:	ldr	x1, [sp, #248]
  406710:	ldr	w0, [sp, #120]
  406714:	bl	405ad8 <__fxstatat@plt+0x29a8>
  406718:	cmp	w0, #0x0
  40671c:	b.ge	406760 <__fxstatat@plt+0x3630>  // b.tcont
  406720:	bl	403070 <__errno_location@plt>
  406724:	ldr	w19, [x0]
  406728:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  40672c:	add	x0, x0, #0xf60
  406730:	bl	4030b0 <gettext@plt>
  406734:	mov	x20, x0
  406738:	ldr	x1, [sp, #272]
  40673c:	mov	w0, #0x4                   	// #4
  406740:	bl	41222c <__fxstatat@plt+0xf0fc>
  406744:	mov	x3, x0
  406748:	mov	x2, x20
  40674c:	mov	w1, w19
  406750:	mov	w0, #0x0                   	// #0
  406754:	bl	402980 <error@plt>
  406758:	mov	w0, #0x0                   	// #0
  40675c:	b	406764 <__fxstatat@plt+0x3634>
  406760:	mov	w0, #0x1                   	// #1
  406764:	ldp	x19, x20, [sp, #48]
  406768:	ldp	x29, x30, [sp, #32]
  40676c:	add	sp, sp, #0x110
  406770:	ret
  406774:	sub	sp, sp, #0x10
  406778:	str	x0, [sp, #8]
  40677c:	str	x1, [sp]
  406780:	b	4067c8 <__fxstatat@plt+0x3698>
  406784:	ldr	x0, [sp]
  406788:	ldr	x1, [x0, #8]
  40678c:	ldr	x0, [sp, #8]
  406790:	ldr	x0, [x0, #8]
  406794:	cmp	x1, x0
  406798:	b.ne	4067bc <__fxstatat@plt+0x368c>  // b.any
  40679c:	ldr	x0, [sp]
  4067a0:	ldr	x1, [x0, #16]
  4067a4:	ldr	x0, [sp, #8]
  4067a8:	ldr	x0, [x0]
  4067ac:	cmp	x1, x0
  4067b0:	b.ne	4067bc <__fxstatat@plt+0x368c>  // b.any
  4067b4:	mov	w0, #0x1                   	// #1
  4067b8:	b	4067d8 <__fxstatat@plt+0x36a8>
  4067bc:	ldr	x0, [sp]
  4067c0:	ldr	x0, [x0]
  4067c4:	str	x0, [sp]
  4067c8:	ldr	x0, [sp]
  4067cc:	cmp	x0, #0x0
  4067d0:	b.ne	406784 <__fxstatat@plt+0x3654>  // b.any
  4067d4:	mov	w0, #0x0                   	// #0
  4067d8:	add	sp, sp, #0x10
  4067dc:	ret
  4067e0:	sub	sp, sp, #0x10
  4067e4:	str	w0, [sp, #12]
  4067e8:	ldr	w0, [sp, #12]
  4067ec:	cmp	w0, #0x5f
  4067f0:	b.eq	406800 <__fxstatat@plt+0x36d0>  // b.none
  4067f4:	ldr	w0, [sp, #12]
  4067f8:	cmp	w0, #0x3d
  4067fc:	b.ne	406808 <__fxstatat@plt+0x36d8>  // b.any
  406800:	mov	w0, #0x1                   	// #1
  406804:	b	40680c <__fxstatat@plt+0x36dc>
  406808:	mov	w0, #0x0                   	// #0
  40680c:	and	w0, w0, #0x1
  406810:	and	w0, w0, #0xff
  406814:	add	sp, sp, #0x10
  406818:	ret
  40681c:	stp	x29, x30, [sp, #-288]!
  406820:	mov	x29, sp
  406824:	str	x0, [sp, #56]
  406828:	str	x1, [sp, #48]
  40682c:	str	x2, [sp, #240]
  406830:	str	x3, [sp, #248]
  406834:	str	x4, [sp, #256]
  406838:	str	x5, [sp, #264]
  40683c:	str	x6, [sp, #272]
  406840:	str	x7, [sp, #280]
  406844:	str	q0, [sp, #112]
  406848:	str	q1, [sp, #128]
  40684c:	str	q2, [sp, #144]
  406850:	str	q3, [sp, #160]
  406854:	str	q4, [sp, #176]
  406858:	str	q5, [sp, #192]
  40685c:	str	q6, [sp, #208]
  406860:	str	q7, [sp, #224]
  406864:	bl	403070 <__errno_location@plt>
  406868:	ldr	w0, [x0]
  40686c:	bl	4067e0 <__fxstatat@plt+0x36b0>
  406870:	and	w0, w0, #0xff
  406874:	eor	w0, w0, #0x1
  406878:	and	w0, w0, #0xff
  40687c:	cmp	w0, #0x0
  406880:	b.eq	4068e8 <__fxstatat@plt+0x37b8>  // b.none
  406884:	bl	403070 <__errno_location@plt>
  406888:	ldr	w0, [x0]
  40688c:	str	w0, [sp, #108]
  406890:	add	x0, sp, #0x120
  406894:	str	x0, [sp, #72]
  406898:	add	x0, sp, #0x120
  40689c:	str	x0, [sp, #80]
  4068a0:	add	x0, sp, #0xf0
  4068a4:	str	x0, [sp, #88]
  4068a8:	mov	w0, #0xffffffd0            	// #-48
  4068ac:	str	w0, [sp, #96]
  4068b0:	mov	w0, #0xffffff80            	// #-128
  4068b4:	str	w0, [sp, #100]
  4068b8:	add	x2, sp, #0x10
  4068bc:	add	x3, sp, #0x48
  4068c0:	ldp	x0, x1, [x3]
  4068c4:	stp	x0, x1, [x2]
  4068c8:	ldp	x0, x1, [x3, #16]
  4068cc:	stp	x0, x1, [x2, #16]
  4068d0:	add	x0, sp, #0x10
  4068d4:	mov	x3, x0
  4068d8:	ldr	x2, [sp, #48]
  4068dc:	ldr	w1, [sp, #108]
  4068e0:	mov	w0, #0x0                   	// #0
  4068e4:	bl	414de0 <__fxstatat@plt+0x11cb0>
  4068e8:	nop
  4068ec:	ldp	x29, x30, [sp], #288
  4068f0:	ret
  4068f4:	stp	x29, x30, [sp, #-288]!
  4068f8:	mov	x29, sp
  4068fc:	str	x0, [sp, #56]
  406900:	str	x1, [sp, #48]
  406904:	str	x2, [sp, #240]
  406908:	str	x3, [sp, #248]
  40690c:	str	x4, [sp, #256]
  406910:	str	x5, [sp, #264]
  406914:	str	x6, [sp, #272]
  406918:	str	x7, [sp, #280]
  40691c:	str	q0, [sp, #112]
  406920:	str	q1, [sp, #128]
  406924:	str	q2, [sp, #144]
  406928:	str	q3, [sp, #160]
  40692c:	str	q4, [sp, #176]
  406930:	str	q5, [sp, #192]
  406934:	str	q6, [sp, #208]
  406938:	str	q7, [sp, #224]
  40693c:	bl	403070 <__errno_location@plt>
  406940:	ldr	w0, [x0]
  406944:	str	w0, [sp, #108]
  406948:	add	x0, sp, #0x120
  40694c:	str	x0, [sp, #72]
  406950:	add	x0, sp, #0x120
  406954:	str	x0, [sp, #80]
  406958:	add	x0, sp, #0xf0
  40695c:	str	x0, [sp, #88]
  406960:	mov	w0, #0xffffffd0            	// #-48
  406964:	str	w0, [sp, #96]
  406968:	mov	w0, #0xffffff80            	// #-128
  40696c:	str	w0, [sp, #100]
  406970:	add	x2, sp, #0x10
  406974:	add	x3, sp, #0x48
  406978:	ldp	x0, x1, [x3]
  40697c:	stp	x0, x1, [x2]
  406980:	ldp	x0, x1, [x3, #16]
  406984:	stp	x0, x1, [x2, #16]
  406988:	add	x0, sp, #0x10
  40698c:	mov	x3, x0
  406990:	ldr	x2, [sp, #48]
  406994:	ldr	w1, [sp, #108]
  406998:	mov	w0, #0x0                   	// #0
  40699c:	bl	414de0 <__fxstatat@plt+0x11cb0>
  4069a0:	nop
  4069a4:	ldp	x29, x30, [sp], #288
  4069a8:	ret
  4069ac:	stp	x29, x30, [sp, #-32]!
  4069b0:	mov	x29, sp
  4069b4:	str	x0, [sp, #24]
  4069b8:	str	x1, [sp, #16]
  4069bc:	ldr	x1, [sp, #16]
  4069c0:	mov	w0, #0x4                   	// #4
  4069c4:	bl	41222c <__fxstatat@plt+0xf0fc>
  4069c8:	ldp	x29, x30, [sp], #32
  4069cc:	ret
  4069d0:	sub	sp, sp, #0x10
  4069d4:	str	x0, [sp, #8]
  4069d8:	str	x1, [sp]
  4069dc:	nop
  4069e0:	add	sp, sp, #0x10
  4069e4:	ret
  4069e8:	stp	x29, x30, [sp, #-32]!
  4069ec:	mov	x29, sp
  4069f0:	str	x0, [sp, #24]
  4069f4:	str	x1, [sp, #16]
  4069f8:	mov	x2, #0x10                  	// #16
  4069fc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  406a00:	add	x1, x0, #0x10
  406a04:	ldr	x0, [sp, #24]
  406a08:	bl	402bb0 <strncmp@plt>
  406a0c:	cmp	w0, #0x0
  406a10:	b.eq	406a30 <__fxstatat@plt+0x3900>  // b.none
  406a14:	ldr	x1, [sp, #16]
  406a18:	ldr	x0, [sp, #24]
  406a1c:	bl	402f30 <attr_copy_check_permissions@plt>
  406a20:	cmp	w0, #0x0
  406a24:	b.eq	406a30 <__fxstatat@plt+0x3900>  // b.none
  406a28:	mov	w0, #0x1                   	// #1
  406a2c:	b	406a34 <__fxstatat@plt+0x3904>
  406a30:	mov	w0, #0x0                   	// #0
  406a34:	ldp	x29, x30, [sp], #32
  406a38:	ret
  406a3c:	stp	x29, x30, [sp, #-80]!
  406a40:	mov	x29, sp
  406a44:	str	x0, [sp, #40]
  406a48:	str	w1, [sp, #36]
  406a4c:	str	x2, [sp, #24]
  406a50:	str	w3, [sp, #32]
  406a54:	str	x4, [sp, #16]
  406a58:	ldr	x0, [sp, #16]
  406a5c:	ldrb	w0, [x0, #35]
  406a60:	eor	w0, w0, #0x1
  406a64:	and	w0, w0, #0xff
  406a68:	cmp	w0, #0x0
  406a6c:	b.ne	406a80 <__fxstatat@plt+0x3950>  // b.any
  406a70:	ldr	x0, [sp, #16]
  406a74:	ldrb	w0, [x0, #40]
  406a78:	cmp	w0, #0x0
  406a7c:	b.eq	406a88 <__fxstatat@plt+0x3958>  // b.none
  406a80:	mov	w0, #0x1                   	// #1
  406a84:	b	406a8c <__fxstatat@plt+0x395c>
  406a88:	mov	w0, #0x0                   	// #0
  406a8c:	strb	w0, [sp, #75]
  406a90:	ldrb	w0, [sp, #75]
  406a94:	and	w0, w0, #0x1
  406a98:	strb	w0, [sp, #75]
  406a9c:	ldrb	w0, [sp, #75]
  406aa0:	eor	w0, w0, #0x1
  406aa4:	and	w0, w0, #0xff
  406aa8:	cmp	w0, #0x0
  406aac:	b.eq	406ad0 <__fxstatat@plt+0x39a0>  // b.none
  406ab0:	ldr	x0, [sp, #16]
  406ab4:	ldrb	w0, [x0, #41]
  406ab8:	eor	w0, w0, #0x1
  406abc:	and	w0, w0, #0xff
  406ac0:	cmp	w0, #0x0
  406ac4:	b.eq	406ad0 <__fxstatat@plt+0x39a0>  // b.none
  406ac8:	mov	w0, #0x1                   	// #1
  406acc:	b	406ad4 <__fxstatat@plt+0x39a4>
  406ad0:	mov	w0, #0x0                   	// #0
  406ad4:	strb	w0, [sp, #74]
  406ad8:	ldrb	w0, [sp, #74]
  406adc:	and	w0, w0, #0x1
  406ae0:	strb	w0, [sp, #74]
  406ae4:	ldr	x0, [sp, #16]
  406ae8:	ldrb	w0, [x0, #37]
  406aec:	cmp	w0, #0x0
  406af0:	b.ne	406b04 <__fxstatat@plt+0x39d4>  // b.any
  406af4:	ldr	x0, [sp, #16]
  406af8:	ldrb	w0, [x0, #33]
  406afc:	cmp	w0, #0x0
  406b00:	b.eq	406b0c <__fxstatat@plt+0x39dc>  // b.none
  406b04:	mov	w0, #0x1                   	// #1
  406b08:	b	406b10 <__fxstatat@plt+0x39e0>
  406b0c:	mov	w0, #0x0                   	// #0
  406b10:	strb	w0, [sp, #73]
  406b14:	ldrb	w0, [sp, #73]
  406b18:	and	w0, w0, #0x1
  406b1c:	strb	w0, [sp, #73]
  406b20:	ldrb	w0, [sp, #75]
  406b24:	cmp	w0, #0x0
  406b28:	b.eq	406b38 <__fxstatat@plt+0x3a08>  // b.none
  406b2c:	adrp	x0, 406000 <__fxstatat@plt+0x2ed0>
  406b30:	add	x0, x0, #0x8f4
  406b34:	b	406b40 <__fxstatat@plt+0x3a10>
  406b38:	adrp	x0, 406000 <__fxstatat@plt+0x2ed0>
  406b3c:	add	x0, x0, #0x81c
  406b40:	str	x0, [sp, #48]
  406b44:	adrp	x0, 406000 <__fxstatat@plt+0x2ed0>
  406b48:	add	x0, x0, #0x9ac
  406b4c:	str	x0, [sp, #56]
  406b50:	adrp	x0, 406000 <__fxstatat@plt+0x2ed0>
  406b54:	add	x0, x0, #0x9d0
  406b58:	str	x0, [sp, #64]
  406b5c:	ldr	w0, [sp, #36]
  406b60:	cmp	w0, #0x0
  406b64:	b.lt	406bd8 <__fxstatat@plt+0x3aa8>  // b.tstop
  406b68:	ldr	w0, [sp, #32]
  406b6c:	cmp	w0, #0x0
  406b70:	b.lt	406bd8 <__fxstatat@plt+0x3aa8>  // b.tstop
  406b74:	ldrb	w0, [sp, #73]
  406b78:	cmp	w0, #0x0
  406b7c:	b.eq	406b8c <__fxstatat@plt+0x3a5c>  // b.none
  406b80:	adrp	x0, 406000 <__fxstatat@plt+0x2ed0>
  406b84:	add	x0, x0, #0x9e8
  406b88:	b	406b90 <__fxstatat@plt+0x3a60>
  406b8c:	mov	x0, #0x0                   	// #0
  406b90:	ldrb	w1, [sp, #75]
  406b94:	cmp	w1, #0x0
  406b98:	b.ne	406ba8 <__fxstatat@plt+0x3a78>  // b.any
  406b9c:	ldrb	w1, [sp, #74]
  406ba0:	cmp	w1, #0x0
  406ba4:	b.eq	406bb0 <__fxstatat@plt+0x3a80>  // b.none
  406ba8:	add	x1, sp, #0x30
  406bac:	b	406bb4 <__fxstatat@plt+0x3a84>
  406bb0:	mov	x1, #0x0                   	// #0
  406bb4:	mov	x5, x1
  406bb8:	mov	x4, x0
  406bbc:	ldr	w3, [sp, #32]
  406bc0:	ldr	x2, [sp, #24]
  406bc4:	ldr	w1, [sp, #36]
  406bc8:	ldr	x0, [sp, #40]
  406bcc:	bl	402e70 <attr_copy_fd@plt>
  406bd0:	str	w0, [sp, #76]
  406bd4:	b	406c30 <__fxstatat@plt+0x3b00>
  406bd8:	ldrb	w0, [sp, #73]
  406bdc:	cmp	w0, #0x0
  406be0:	b.eq	406bf0 <__fxstatat@plt+0x3ac0>  // b.none
  406be4:	adrp	x0, 406000 <__fxstatat@plt+0x2ed0>
  406be8:	add	x0, x0, #0x9e8
  406bec:	b	406bf4 <__fxstatat@plt+0x3ac4>
  406bf0:	mov	x0, #0x0                   	// #0
  406bf4:	ldrb	w1, [sp, #75]
  406bf8:	cmp	w1, #0x0
  406bfc:	b.ne	406c0c <__fxstatat@plt+0x3adc>  // b.any
  406c00:	ldrb	w1, [sp, #74]
  406c04:	cmp	w1, #0x0
  406c08:	b.eq	406c14 <__fxstatat@plt+0x3ae4>  // b.none
  406c0c:	add	x1, sp, #0x30
  406c10:	b	406c18 <__fxstatat@plt+0x3ae8>
  406c14:	mov	x1, #0x0                   	// #0
  406c18:	mov	x3, x1
  406c1c:	mov	x2, x0
  406c20:	ldr	x1, [sp, #24]
  406c24:	ldr	x0, [sp, #40]
  406c28:	bl	402f10 <attr_copy_file@plt>
  406c2c:	str	w0, [sp, #76]
  406c30:	ldr	w0, [sp, #76]
  406c34:	cmp	w0, #0x0
  406c38:	cset	w0, eq  // eq = none
  406c3c:	and	w0, w0, #0xff
  406c40:	ldp	x29, x30, [sp], #80
  406c44:	ret
  406c48:	sub	sp, sp, #0xf0
  406c4c:	stp	x29, x30, [sp, #16]
  406c50:	add	x29, sp, #0x10
  406c54:	stp	x19, x20, [sp, #32]
  406c58:	str	x0, [sp, #104]
  406c5c:	str	x1, [sp, #96]
  406c60:	strb	w2, [sp, #95]
  406c64:	str	x3, [sp, #80]
  406c68:	str	x4, [sp, #72]
  406c6c:	str	x5, [sp, #64]
  406c70:	str	x6, [sp, #56]
  406c74:	str	x7, [sp, #48]
  406c78:	ldr	x1, [sp, #64]
  406c7c:	add	x0, sp, #0x78
  406c80:	ldp	x2, x3, [x1]
  406c84:	stp	x2, x3, [x0]
  406c88:	ldp	x2, x3, [x1, #16]
  406c8c:	stp	x2, x3, [x0, #16]
  406c90:	ldp	x2, x3, [x1, #32]
  406c94:	stp	x2, x3, [x0, #32]
  406c98:	ldp	x2, x3, [x1, #48]
  406c9c:	stp	x2, x3, [x0, #48]
  406ca0:	ldp	x2, x3, [x1, #64]
  406ca4:	stp	x2, x3, [x0, #64]
  406ca8:	mov	w0, #0x1                   	// #1
  406cac:	strb	w0, [sp, #231]
  406cb0:	mov	w1, #0x2                   	// #2
  406cb4:	ldr	x0, [sp, #104]
  406cb8:	bl	412f94 <__fxstatat@plt+0xfe64>
  406cbc:	str	x0, [sp, #216]
  406cc0:	ldr	x0, [sp, #216]
  406cc4:	cmp	x0, #0x0
  406cc8:	b.ne	406d0c <__fxstatat@plt+0x3bdc>  // b.any
  406ccc:	bl	403070 <__errno_location@plt>
  406cd0:	ldr	w19, [x0]
  406cd4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  406cd8:	add	x0, x0, #0x28
  406cdc:	bl	4030b0 <gettext@plt>
  406ce0:	mov	x20, x0
  406ce4:	ldr	x1, [sp, #104]
  406ce8:	mov	w0, #0x4                   	// #4
  406cec:	bl	41222c <__fxstatat@plt+0xf0fc>
  406cf0:	mov	x3, x0
  406cf4:	mov	x2, x20
  406cf8:	mov	w1, w19
  406cfc:	mov	w0, #0x0                   	// #0
  406d00:	bl	402980 <error@plt>
  406d04:	mov	w0, #0x0                   	// #0
  406d08:	b	406e60 <__fxstatat@plt+0x3d30>
  406d0c:	ldr	x0, [sp, #64]
  406d10:	ldr	w0, [x0, #4]
  406d14:	cmp	w0, #0x3
  406d18:	b.ne	406d24 <__fxstatat@plt+0x3bf4>  // b.any
  406d1c:	mov	w0, #0x2                   	// #2
  406d20:	str	w0, [sp, #124]
  406d24:	strb	wzr, [sp, #230]
  406d28:	ldr	x0, [sp, #216]
  406d2c:	str	x0, [sp, #232]
  406d30:	b	406e30 <__fxstatat@plt+0x3d00>
  406d34:	mov	x2, #0x0                   	// #0
  406d38:	ldr	x1, [sp, #232]
  406d3c:	ldr	x0, [sp, #104]
  406d40:	bl	40e3a0 <__fxstatat@plt+0xb270>
  406d44:	str	x0, [sp, #208]
  406d48:	mov	x2, #0x0                   	// #0
  406d4c:	ldr	x1, [sp, #232]
  406d50:	ldr	x0, [sp, #96]
  406d54:	bl	40e3a0 <__fxstatat@plt+0xb270>
  406d58:	str	x0, [sp, #200]
  406d5c:	ldr	x0, [sp, #56]
  406d60:	ldrb	w0, [x0]
  406d64:	strb	w0, [sp, #118]
  406d68:	add	x2, sp, #0x76
  406d6c:	add	x1, sp, #0x78
  406d70:	str	xzr, [sp, #8]
  406d74:	add	x0, sp, #0x77
  406d78:	str	x0, [sp]
  406d7c:	mov	x7, x2
  406d80:	mov	w6, #0x0                   	// #0
  406d84:	mov	x5, x1
  406d88:	ldr	x4, [sp, #72]
  406d8c:	ldr	x3, [sp, #80]
  406d90:	ldrb	w2, [sp, #95]
  406d94:	ldr	x1, [sp, #200]
  406d98:	ldr	x0, [sp, #208]
  406d9c:	bl	4091d8 <__fxstatat@plt+0x60a8>
  406da0:	and	w1, w0, #0xff
  406da4:	ldrb	w0, [sp, #231]
  406da8:	and	w0, w0, w1
  406dac:	cmp	w0, #0x0
  406db0:	cset	w0, ne  // ne = any
  406db4:	strb	w0, [sp, #231]
  406db8:	ldr	x0, [sp, #48]
  406dbc:	ldrb	w1, [x0]
  406dc0:	ldrb	w0, [sp, #119]
  406dc4:	orr	w0, w1, w0
  406dc8:	and	w0, w0, #0xff
  406dcc:	cmp	w0, #0x0
  406dd0:	cset	w0, ne  // ne = any
  406dd4:	and	w1, w0, #0xff
  406dd8:	ldr	x0, [sp, #48]
  406ddc:	strb	w1, [x0]
  406de0:	ldr	x0, [sp, #200]
  406de4:	bl	402e30 <free@plt>
  406de8:	ldr	x0, [sp, #208]
  406dec:	bl	402e30 <free@plt>
  406df0:	ldrb	w0, [sp, #119]
  406df4:	cmp	w0, #0x0
  406df8:	b.ne	406e44 <__fxstatat@plt+0x3d14>  // b.any
  406dfc:	ldrb	w1, [sp, #118]
  406e00:	ldrb	w0, [sp, #230]
  406e04:	orr	w0, w1, w0
  406e08:	and	w0, w0, #0xff
  406e0c:	cmp	w0, #0x0
  406e10:	cset	w0, ne  // ne = any
  406e14:	strb	w0, [sp, #230]
  406e18:	ldr	x0, [sp, #232]
  406e1c:	bl	402950 <strlen@plt>
  406e20:	add	x0, x0, #0x1
  406e24:	ldr	x1, [sp, #232]
  406e28:	add	x0, x1, x0
  406e2c:	str	x0, [sp, #232]
  406e30:	ldr	x0, [sp, #232]
  406e34:	ldrb	w0, [x0]
  406e38:	cmp	w0, #0x0
  406e3c:	b.ne	406d34 <__fxstatat@plt+0x3c04>  // b.any
  406e40:	b	406e48 <__fxstatat@plt+0x3d18>
  406e44:	nop
  406e48:	ldr	x0, [sp, #216]
  406e4c:	bl	402e30 <free@plt>
  406e50:	ldr	x0, [sp, #56]
  406e54:	ldrb	w1, [sp, #230]
  406e58:	strb	w1, [x0]
  406e5c:	ldrb	w0, [sp, #231]
  406e60:	ldp	x19, x20, [sp, #32]
  406e64:	ldp	x29, x30, [sp, #16]
  406e68:	add	sp, sp, #0xf0
  406e6c:	ret
  406e70:	stp	x29, x30, [sp, #-128]!
  406e74:	mov	x29, sp
  406e78:	stp	x19, x20, [sp, #16]
  406e7c:	str	x0, [sp, #72]
  406e80:	str	x1, [sp, #64]
  406e84:	str	w2, [sp, #60]
  406e88:	str	x3, [sp, #48]
  406e8c:	strb	w4, [sp, #59]
  406e90:	str	x5, [sp, #40]
  406e94:	ldr	x0, [sp, #48]
  406e98:	ldr	w0, [x0, #24]
  406e9c:	str	w0, [sp, #124]
  406ea0:	ldr	x0, [sp, #48]
  406ea4:	ldr	w0, [x0, #28]
  406ea8:	str	w0, [sp, #120]
  406eac:	ldrb	w0, [sp, #59]
  406eb0:	eor	w0, w0, #0x1
  406eb4:	and	w0, w0, #0xff
  406eb8:	cmp	w0, #0x0
  406ebc:	b.eq	406fc4 <__fxstatat@plt+0x3e94>  // b.none
  406ec0:	ldr	x0, [sp, #72]
  406ec4:	ldrb	w0, [x0, #30]
  406ec8:	cmp	w0, #0x0
  406ecc:	b.ne	406ef0 <__fxstatat@plt+0x3dc0>  // b.any
  406ed0:	ldr	x0, [sp, #72]
  406ed4:	ldrb	w0, [x0, #24]
  406ed8:	cmp	w0, #0x0
  406edc:	b.ne	406ef0 <__fxstatat@plt+0x3dc0>  // b.any
  406ee0:	ldr	x0, [sp, #72]
  406ee4:	ldrb	w0, [x0, #43]
  406ee8:	cmp	w0, #0x0
  406eec:	b.eq	406fc4 <__fxstatat@plt+0x3e94>  // b.none
  406ef0:	ldr	x0, [sp, #40]
  406ef4:	ldr	w0, [x0, #16]
  406ef8:	str	w0, [sp, #116]
  406efc:	ldr	x0, [sp, #72]
  406f00:	ldrb	w0, [x0, #30]
  406f04:	cmp	w0, #0x0
  406f08:	b.ne	406f1c <__fxstatat@plt+0x3dec>  // b.any
  406f0c:	ldr	x0, [sp, #72]
  406f10:	ldrb	w0, [x0, #24]
  406f14:	cmp	w0, #0x0
  406f18:	b.eq	406f28 <__fxstatat@plt+0x3df8>  // b.none
  406f1c:	ldr	x0, [sp, #48]
  406f20:	ldr	w0, [x0, #16]
  406f24:	b	406f30 <__fxstatat@plt+0x3e00>
  406f28:	ldr	x0, [sp, #72]
  406f2c:	ldr	w0, [x0, #16]
  406f30:	str	w0, [sp, #112]
  406f34:	ldr	w1, [sp, #116]
  406f38:	ldr	w0, [sp, #112]
  406f3c:	and	w0, w1, w0
  406f40:	and	w0, w0, #0x1c0
  406f44:	str	w0, [sp, #108]
  406f48:	ldr	w2, [sp, #108]
  406f4c:	ldr	w1, [sp, #60]
  406f50:	ldr	x0, [sp, #64]
  406f54:	bl	410324 <__fxstatat@plt+0xd1f4>
  406f58:	cmp	w0, #0x0
  406f5c:	b.eq	406fc4 <__fxstatat@plt+0x3e94>  // b.none
  406f60:	ldr	x0, [sp, #72]
  406f64:	bl	40b96c <__fxstatat@plt+0x883c>
  406f68:	and	w0, w0, #0xff
  406f6c:	eor	w0, w0, #0x1
  406f70:	and	w0, w0, #0xff
  406f74:	cmp	w0, #0x0
  406f78:	b.eq	406fb4 <__fxstatat@plt+0x3e84>  // b.none
  406f7c:	bl	403070 <__errno_location@plt>
  406f80:	ldr	w19, [x0]
  406f84:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  406f88:	add	x0, x0, #0x40
  406f8c:	bl	4030b0 <gettext@plt>
  406f90:	mov	x20, x0
  406f94:	ldr	x1, [sp, #64]
  406f98:	mov	w0, #0x4                   	// #4
  406f9c:	bl	41222c <__fxstatat@plt+0xf0fc>
  406fa0:	mov	x3, x0
  406fa4:	mov	x2, x20
  406fa8:	mov	w1, w19
  406fac:	mov	w0, #0x0                   	// #0
  406fb0:	bl	402980 <error@plt>
  406fb4:	ldr	x0, [sp, #72]
  406fb8:	ldrb	w0, [x0, #36]
  406fbc:	neg	w0, w0
  406fc0:	b	407124 <__fxstatat@plt+0x3ff4>
  406fc4:	ldr	w0, [sp, #60]
  406fc8:	cmn	w0, #0x1
  406fcc:	b.eq	407044 <__fxstatat@plt+0x3f14>  // b.none
  406fd0:	ldr	w2, [sp, #120]
  406fd4:	ldr	w1, [sp, #124]
  406fd8:	ldr	w0, [sp, #60]
  406fdc:	bl	4030c0 <fchown@plt>
  406fe0:	cmp	w0, #0x0
  406fe4:	b.ne	406ff0 <__fxstatat@plt+0x3ec0>  // b.any
  406fe8:	mov	w0, #0x1                   	// #1
  406fec:	b	407124 <__fxstatat@plt+0x3ff4>
  406ff0:	bl	403070 <__errno_location@plt>
  406ff4:	ldr	w0, [x0]
  406ff8:	cmp	w0, #0x1
  406ffc:	b.eq	407010 <__fxstatat@plt+0x3ee0>  // b.none
  407000:	bl	403070 <__errno_location@plt>
  407004:	ldr	w0, [x0]
  407008:	cmp	w0, #0x16
  40700c:	b.ne	4070b4 <__fxstatat@plt+0x3f84>  // b.any
  407010:	bl	403070 <__errno_location@plt>
  407014:	ldr	w0, [x0]
  407018:	str	w0, [sp, #96]
  40701c:	ldr	w2, [sp, #120]
  407020:	mov	w1, #0xffffffff            	// #-1
  407024:	ldr	w0, [sp, #60]
  407028:	bl	4030c0 <fchown@plt>
  40702c:	str	w0, [sp, #92]
  407030:	bl	403070 <__errno_location@plt>
  407034:	mov	x1, x0
  407038:	ldr	w0, [sp, #96]
  40703c:	str	w0, [x1]
  407040:	b	4070b4 <__fxstatat@plt+0x3f84>
  407044:	ldr	w2, [sp, #120]
  407048:	ldr	w1, [sp, #124]
  40704c:	ldr	x0, [sp, #64]
  407050:	bl	402df0 <lchown@plt>
  407054:	cmp	w0, #0x0
  407058:	b.ne	407064 <__fxstatat@plt+0x3f34>  // b.any
  40705c:	mov	w0, #0x1                   	// #1
  407060:	b	407124 <__fxstatat@plt+0x3ff4>
  407064:	bl	403070 <__errno_location@plt>
  407068:	ldr	w0, [x0]
  40706c:	cmp	w0, #0x1
  407070:	b.eq	407084 <__fxstatat@plt+0x3f54>  // b.none
  407074:	bl	403070 <__errno_location@plt>
  407078:	ldr	w0, [x0]
  40707c:	cmp	w0, #0x16
  407080:	b.ne	4070b4 <__fxstatat@plt+0x3f84>  // b.any
  407084:	bl	403070 <__errno_location@plt>
  407088:	ldr	w0, [x0]
  40708c:	str	w0, [sp, #104]
  407090:	ldr	w2, [sp, #120]
  407094:	mov	w1, #0xffffffff            	// #-1
  407098:	ldr	x0, [sp, #64]
  40709c:	bl	402df0 <lchown@plt>
  4070a0:	str	w0, [sp, #100]
  4070a4:	bl	403070 <__errno_location@plt>
  4070a8:	mov	x1, x0
  4070ac:	ldr	w0, [sp, #104]
  4070b0:	str	w0, [x1]
  4070b4:	ldr	x0, [sp, #72]
  4070b8:	bl	40b90c <__fxstatat@plt+0x87dc>
  4070bc:	and	w0, w0, #0xff
  4070c0:	eor	w0, w0, #0x1
  4070c4:	and	w0, w0, #0xff
  4070c8:	cmp	w0, #0x0
  4070cc:	b.eq	407120 <__fxstatat@plt+0x3ff0>  // b.none
  4070d0:	bl	403070 <__errno_location@plt>
  4070d4:	ldr	w19, [x0]
  4070d8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4070dc:	add	x0, x0, #0x60
  4070e0:	bl	4030b0 <gettext@plt>
  4070e4:	mov	x20, x0
  4070e8:	ldr	x1, [sp, #64]
  4070ec:	mov	w0, #0x4                   	// #4
  4070f0:	bl	41222c <__fxstatat@plt+0xf0fc>
  4070f4:	mov	x3, x0
  4070f8:	mov	x2, x20
  4070fc:	mov	w1, w19
  407100:	mov	w0, #0x0                   	// #0
  407104:	bl	402980 <error@plt>
  407108:	ldr	x0, [sp, #72]
  40710c:	ldrb	w0, [x0, #36]
  407110:	cmp	w0, #0x0
  407114:	b.eq	407120 <__fxstatat@plt+0x3ff0>  // b.none
  407118:	mov	w0, #0xffffffff            	// #-1
  40711c:	b	407124 <__fxstatat@plt+0x3ff4>
  407120:	mov	w0, #0x0                   	// #0
  407124:	ldp	x19, x20, [sp, #16]
  407128:	ldp	x29, x30, [sp], #128
  40712c:	ret
  407130:	sub	sp, sp, #0x20
  407134:	str	x0, [sp, #24]
  407138:	str	w1, [sp, #20]
  40713c:	str	x2, [sp, #8]
  407140:	nop
  407144:	add	sp, sp, #0x20
  407148:	ret
  40714c:	stp	x29, x30, [sp, #-80]!
  407150:	mov	x29, sp
  407154:	stp	x19, x20, [sp, #16]
  407158:	str	x0, [sp, #56]
  40715c:	str	x1, [sp, #48]
  407160:	str	w2, [sp, #44]
  407164:	strb	w3, [sp, #43]
  407168:	str	x4, [sp, #32]
  40716c:	ldr	x0, [sp, #32]
  407170:	ldrb	w0, [x0, #37]
  407174:	cmp	w0, #0x0
  407178:	b.eq	407350 <__fxstatat@plt+0x4220>  // b.none
  40717c:	ldr	x0, [sp, #32]
  407180:	ldrb	w0, [x0, #35]
  407184:	eor	w0, w0, #0x1
  407188:	and	w0, w0, #0xff
  40718c:	cmp	w0, #0x0
  407190:	b.ne	4071a4 <__fxstatat@plt+0x4074>  // b.any
  407194:	ldr	x0, [sp, #32]
  407198:	ldrb	w0, [x0, #38]
  40719c:	cmp	w0, #0x0
  4071a0:	b.eq	4071ac <__fxstatat@plt+0x407c>  // b.none
  4071a4:	mov	w0, #0x1                   	// #1
  4071a8:	b	4071b0 <__fxstatat@plt+0x4080>
  4071ac:	mov	w0, #0x0                   	// #0
  4071b0:	strb	w0, [sp, #79]
  4071b4:	ldrb	w0, [sp, #79]
  4071b8:	and	w0, w0, #0x1
  4071bc:	strb	w0, [sp, #79]
  4071c0:	ldrb	w0, [sp, #79]
  4071c4:	eor	w0, w0, #0x1
  4071c8:	and	w0, w0, #0xff
  4071cc:	cmp	w0, #0x0
  4071d0:	b.eq	4071f4 <__fxstatat@plt+0x40c4>  // b.none
  4071d4:	ldr	x0, [sp, #32]
  4071d8:	ldrb	w0, [x0, #41]
  4071dc:	eor	w0, w0, #0x1
  4071e0:	and	w0, w0, #0xff
  4071e4:	cmp	w0, #0x0
  4071e8:	b.eq	4071f4 <__fxstatat@plt+0x40c4>  // b.none
  4071ec:	mov	w0, #0x1                   	// #1
  4071f0:	b	4071f8 <__fxstatat@plt+0x40c8>
  4071f4:	mov	w0, #0x0                   	// #0
  4071f8:	strb	w0, [sp, #78]
  4071fc:	ldrb	w0, [sp, #78]
  407200:	and	w0, w0, #0x1
  407204:	strb	w0, [sp, #78]
  407208:	add	x0, sp, #0x40
  40720c:	mov	x1, x0
  407210:	ldr	x0, [sp, #56]
  407214:	bl	413104 <__fxstatat@plt+0xffd4>
  407218:	cmp	w0, #0x0
  40721c:	b.lt	4072c8 <__fxstatat@plt+0x4198>  // b.tstop
  407220:	ldr	x0, [sp, #64]
  407224:	bl	413080 <__fxstatat@plt+0xff50>
  407228:	cmp	w0, #0x0
  40722c:	b.ge	4072bc <__fxstatat@plt+0x418c>  // b.tcont
  407230:	ldrb	w0, [sp, #79]
  407234:	cmp	w0, #0x0
  407238:	b.ne	407268 <__fxstatat@plt+0x4138>  // b.any
  40723c:	ldrb	w0, [sp, #78]
  407240:	cmp	w0, #0x0
  407244:	b.eq	40729c <__fxstatat@plt+0x416c>  // b.none
  407248:	bl	403070 <__errno_location@plt>
  40724c:	ldr	w0, [x0]
  407250:	bl	4067e0 <__fxstatat@plt+0x36b0>
  407254:	and	w0, w0, #0xff
  407258:	eor	w0, w0, #0x1
  40725c:	and	w0, w0, #0xff
  407260:	cmp	w0, #0x0
  407264:	b.eq	40729c <__fxstatat@plt+0x416c>  // b.none
  407268:	bl	403070 <__errno_location@plt>
  40726c:	ldr	w19, [x0]
  407270:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  407274:	add	x0, x0, #0x88
  407278:	bl	4030b0 <gettext@plt>
  40727c:	mov	x20, x0
  407280:	ldr	x0, [sp, #64]
  407284:	bl	41257c <__fxstatat@plt+0xf44c>
  407288:	mov	x3, x0
  40728c:	mov	x2, x20
  407290:	mov	w1, w19
  407294:	mov	w0, #0x0                   	// #0
  407298:	bl	402980 <error@plt>
  40729c:	ldr	x0, [sp, #32]
  4072a0:	ldrb	w0, [x0, #38]
  4072a4:	cmp	w0, #0x0
  4072a8:	b.eq	4072bc <__fxstatat@plt+0x418c>  // b.none
  4072ac:	ldr	x0, [sp, #64]
  4072b0:	bl	413044 <__fxstatat@plt+0xff14>
  4072b4:	mov	w0, #0x0                   	// #0
  4072b8:	b	4073dc <__fxstatat@plt+0x42ac>
  4072bc:	ldr	x0, [sp, #64]
  4072c0:	bl	413044 <__fxstatat@plt+0xff14>
  4072c4:	b	4073d8 <__fxstatat@plt+0x42a8>
  4072c8:	ldrb	w0, [sp, #79]
  4072cc:	cmp	w0, #0x0
  4072d0:	b.ne	407300 <__fxstatat@plt+0x41d0>  // b.any
  4072d4:	ldrb	w0, [sp, #78]
  4072d8:	cmp	w0, #0x0
  4072dc:	b.eq	407338 <__fxstatat@plt+0x4208>  // b.none
  4072e0:	bl	403070 <__errno_location@plt>
  4072e4:	ldr	w0, [x0]
  4072e8:	bl	4067e0 <__fxstatat@plt+0x36b0>
  4072ec:	and	w0, w0, #0xff
  4072f0:	eor	w0, w0, #0x1
  4072f4:	and	w0, w0, #0xff
  4072f8:	cmp	w0, #0x0
  4072fc:	b.eq	407338 <__fxstatat@plt+0x4208>  // b.none
  407300:	bl	403070 <__errno_location@plt>
  407304:	ldr	w19, [x0]
  407308:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40730c:	add	x0, x0, #0xc0
  407310:	bl	4030b0 <gettext@plt>
  407314:	mov	x20, x0
  407318:	ldr	x1, [sp, #56]
  40731c:	mov	w0, #0x4                   	// #4
  407320:	bl	41222c <__fxstatat@plt+0xf0fc>
  407324:	mov	x3, x0
  407328:	mov	x2, x20
  40732c:	mov	w1, w19
  407330:	mov	w0, #0x0                   	// #0
  407334:	bl	402980 <error@plt>
  407338:	ldr	x0, [sp, #32]
  40733c:	ldrb	w0, [x0, #38]
  407340:	cmp	w0, #0x0
  407344:	b.eq	4073d8 <__fxstatat@plt+0x42a8>  // b.none
  407348:	mov	w0, #0x0                   	// #0
  40734c:	b	4073dc <__fxstatat@plt+0x42ac>
  407350:	ldr	x0, [sp, #32]
  407354:	ldrb	w0, [x0, #33]
  407358:	cmp	w0, #0x0
  40735c:	b.eq	4073d8 <__fxstatat@plt+0x42a8>  // b.none
  407360:	ldrb	w0, [sp, #43]
  407364:	cmp	w0, #0x0
  407368:	b.eq	4073d8 <__fxstatat@plt+0x42a8>  // b.none
  40736c:	ldr	w1, [sp, #44]
  407370:	ldr	x0, [sp, #48]
  407374:	bl	405a60 <__fxstatat@plt+0x2930>
  407378:	cmp	w0, #0x0
  40737c:	b.ge	4073d8 <__fxstatat@plt+0x42a8>  // b.tcont
  407380:	bl	403070 <__errno_location@plt>
  407384:	ldr	w0, [x0]
  407388:	bl	4059f4 <__fxstatat@plt+0x28c4>
  40738c:	and	w0, w0, #0xff
  407390:	eor	w0, w0, #0x1
  407394:	and	w0, w0, #0xff
  407398:	cmp	w0, #0x0
  40739c:	b.eq	4073d8 <__fxstatat@plt+0x42a8>  // b.none
  4073a0:	bl	403070 <__errno_location@plt>
  4073a4:	ldr	w19, [x0]
  4073a8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4073ac:	add	x0, x0, #0xe8
  4073b0:	bl	4030b0 <gettext@plt>
  4073b4:	mov	x20, x0
  4073b8:	ldr	x1, [sp, #48]
  4073bc:	mov	w0, #0x4                   	// #4
  4073c0:	bl	41222c <__fxstatat@plt+0xf0fc>
  4073c4:	mov	x3, x0
  4073c8:	mov	x2, x20
  4073cc:	mov	w1, w19
  4073d0:	mov	w0, #0x0                   	// #0
  4073d4:	bl	402980 <error@plt>
  4073d8:	mov	w0, #0x1                   	// #1
  4073dc:	ldp	x19, x20, [sp, #16]
  4073e0:	ldp	x29, x30, [sp], #80
  4073e4:	ret
  4073e8:	stp	x29, x30, [sp, #-80]!
  4073ec:	mov	x29, sp
  4073f0:	stp	x19, x20, [sp, #16]
  4073f4:	str	x0, [sp, #56]
  4073f8:	strb	w1, [sp, #55]
  4073fc:	strb	w2, [sp, #54]
  407400:	str	x3, [sp, #40]
  407404:	ldr	x0, [sp, #40]
  407408:	ldrb	w0, [x0, #35]
  40740c:	eor	w0, w0, #0x1
  407410:	and	w0, w0, #0xff
  407414:	cmp	w0, #0x0
  407418:	b.ne	40742c <__fxstatat@plt+0x42fc>  // b.any
  40741c:	ldr	x0, [sp, #40]
  407420:	ldrb	w0, [x0, #38]
  407424:	cmp	w0, #0x0
  407428:	b.eq	407434 <__fxstatat@plt+0x4304>  // b.none
  40742c:	mov	w0, #0x1                   	// #1
  407430:	b	407438 <__fxstatat@plt+0x4308>
  407434:	mov	w0, #0x0                   	// #0
  407438:	strb	w0, [sp, #79]
  40743c:	ldrb	w0, [sp, #79]
  407440:	and	w0, w0, #0x1
  407444:	strb	w0, [sp, #79]
  407448:	ldrb	w0, [sp, #79]
  40744c:	eor	w0, w0, #0x1
  407450:	and	w0, w0, #0xff
  407454:	cmp	w0, #0x0
  407458:	b.eq	40747c <__fxstatat@plt+0x434c>  // b.none
  40745c:	ldr	x0, [sp, #40]
  407460:	ldrb	w0, [x0, #41]
  407464:	eor	w0, w0, #0x1
  407468:	and	w0, w0, #0xff
  40746c:	cmp	w0, #0x0
  407470:	b.eq	40747c <__fxstatat@plt+0x434c>  // b.none
  407474:	mov	w0, #0x1                   	// #1
  407478:	b	407480 <__fxstatat@plt+0x4350>
  40747c:	mov	w0, #0x0                   	// #0
  407480:	strb	w0, [sp, #78]
  407484:	ldrb	w0, [sp, #78]
  407488:	and	w0, w0, #0x1
  40748c:	strb	w0, [sp, #78]
  407490:	ldrb	w2, [sp, #55]
  407494:	ldrb	w1, [sp, #54]
  407498:	ldr	x0, [sp, #56]
  40749c:	bl	405a30 <__fxstatat@plt+0x2900>
  4074a0:	and	w0, w0, #0xff
  4074a4:	eor	w0, w0, #0x1
  4074a8:	and	w0, w0, #0xff
  4074ac:	cmp	w0, #0x0
  4074b0:	b.eq	407530 <__fxstatat@plt+0x4400>  // b.none
  4074b4:	ldrb	w0, [sp, #79]
  4074b8:	cmp	w0, #0x0
  4074bc:	b.ne	4074ec <__fxstatat@plt+0x43bc>  // b.any
  4074c0:	ldrb	w0, [sp, #78]
  4074c4:	cmp	w0, #0x0
  4074c8:	b.eq	407528 <__fxstatat@plt+0x43f8>  // b.none
  4074cc:	bl	403070 <__errno_location@plt>
  4074d0:	ldr	w0, [x0]
  4074d4:	bl	4067e0 <__fxstatat@plt+0x36b0>
  4074d8:	and	w0, w0, #0xff
  4074dc:	eor	w0, w0, #0x1
  4074e0:	and	w0, w0, #0xff
  4074e4:	cmp	w0, #0x0
  4074e8:	b.eq	407528 <__fxstatat@plt+0x43f8>  // b.none
  4074ec:	bl	403070 <__errno_location@plt>
  4074f0:	ldr	w19, [x0]
  4074f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4074f8:	add	x0, x0, #0x120
  4074fc:	bl	4030b0 <gettext@plt>
  407500:	mov	x20, x0
  407504:	ldr	x2, [sp, #56]
  407508:	mov	w1, #0x4                   	// #4
  40750c:	mov	w0, #0x0                   	// #0
  407510:	bl	4121a0 <__fxstatat@plt+0xf070>
  407514:	mov	x3, x0
  407518:	mov	x2, x20
  40751c:	mov	w1, w19
  407520:	mov	w0, #0x0                   	// #0
  407524:	bl	402980 <error@plt>
  407528:	mov	w0, #0x0                   	// #0
  40752c:	b	407534 <__fxstatat@plt+0x4404>
  407530:	mov	w0, #0x1                   	// #1
  407534:	ldp	x19, x20, [sp, #16]
  407538:	ldp	x29, x30, [sp], #80
  40753c:	ret
  407540:	stp	x29, x30, [sp, #-32]!
  407544:	mov	x29, sp
  407548:	str	w0, [sp, #28]
  40754c:	str	x1, [sp, #16]
  407550:	str	w2, [sp, #24]
  407554:	ldr	w0, [sp, #28]
  407558:	cmp	w0, #0x0
  40755c:	b.lt	407570 <__fxstatat@plt+0x4440>  // b.tstop
  407560:	ldr	w1, [sp, #24]
  407564:	ldr	w0, [sp, #28]
  407568:	bl	402c30 <fchmod@plt>
  40756c:	b	40757c <__fxstatat@plt+0x444c>
  407570:	ldr	w1, [sp, #24]
  407574:	ldr	x0, [sp, #16]
  407578:	bl	402b70 <chmod@plt>
  40757c:	ldp	x29, x30, [sp], #32
  407580:	ret
  407584:	sub	sp, sp, #0x10
  407588:	str	x0, [sp, #8]
  40758c:	ldr	x0, [sp, #8]
  407590:	ldr	w0, [x0, #16]
  407594:	and	w0, w0, #0xf000
  407598:	cmp	w0, #0x8, lsl #12
  40759c:	b.ne	4075d0 <__fxstatat@plt+0x44a0>  // b.any
  4075a0:	ldr	x0, [sp, #8]
  4075a4:	ldr	x1, [x0, #64]
  4075a8:	ldr	x0, [sp, #8]
  4075ac:	ldr	x0, [x0, #48]
  4075b0:	add	x2, x0, #0x1ff
  4075b4:	cmp	x0, #0x0
  4075b8:	csel	x0, x2, x0, lt  // lt = tstop
  4075bc:	asr	x0, x0, #9
  4075c0:	cmp	x1, x0
  4075c4:	b.ge	4075d0 <__fxstatat@plt+0x44a0>  // b.tcont
  4075c8:	mov	w0, #0x1                   	// #1
  4075cc:	b	4075d4 <__fxstatat@plt+0x44a4>
  4075d0:	mov	w0, #0x0                   	// #0
  4075d4:	and	w0, w0, #0x1
  4075d8:	and	w0, w0, #0xff
  4075dc:	add	sp, sp, #0x10
  4075e0:	ret
  4075e4:	sub	sp, sp, #0x300
  4075e8:	stp	x29, x30, [sp, #32]
  4075ec:	add	x29, sp, #0x20
  4075f0:	stp	x19, x20, [sp, #48]
  4075f4:	str	x21, [sp, #64]
  4075f8:	str	x0, [sp, #248]
  4075fc:	str	x1, [sp, #240]
  407600:	str	x2, [sp, #232]
  407604:	str	w3, [sp, #228]
  407608:	str	w4, [sp, #224]
  40760c:	str	x5, [sp, #216]
  407610:	str	x6, [sp, #208]
  407614:	str	xzr, [sp, #760]
  407618:	str	xzr, [sp, #720]
  40761c:	ldr	x0, [sp, #208]
  407620:	ldr	w0, [x0, #16]
  407624:	str	w0, [sp, #748]
  407628:	mov	w0, #0x1                   	// #1
  40762c:	strb	w0, [sp, #747]
  407630:	ldr	x0, [sp, #232]
  407634:	ldrb	w0, [x0, #35]
  407638:	strb	w0, [sp, #746]
  40763c:	ldr	x0, [sp, #232]
  407640:	ldr	w0, [x0, #4]
  407644:	cmp	w0, #0x2
  407648:	b.ne	407654 <__fxstatat@plt+0x4524>  // b.any
  40764c:	mov	w0, #0x8000                	// #32768
  407650:	b	407658 <__fxstatat@plt+0x4528>
  407654:	mov	w0, #0x0                   	// #0
  407658:	mov	w1, w0
  40765c:	ldr	x0, [sp, #248]
  407660:	bl	40dd2c <__fxstatat@plt+0xabfc>
  407664:	str	w0, [sp, #716]
  407668:	ldr	w0, [sp, #716]
  40766c:	cmp	w0, #0x0
  407670:	b.ge	4076b4 <__fxstatat@plt+0x4584>  // b.tcont
  407674:	bl	403070 <__errno_location@plt>
  407678:	ldr	w19, [x0]
  40767c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  407680:	add	x0, x0, #0x150
  407684:	bl	4030b0 <gettext@plt>
  407688:	mov	x20, x0
  40768c:	ldr	x1, [sp, #248]
  407690:	mov	w0, #0x4                   	// #4
  407694:	bl	41222c <__fxstatat@plt+0xf0fc>
  407698:	mov	x3, x0
  40769c:	mov	x2, x20
  4076a0:	mov	w1, w19
  4076a4:	mov	w0, #0x0                   	// #0
  4076a8:	bl	402980 <error@plt>
  4076ac:	mov	w0, #0x0                   	// #0
  4076b0:	b	40842c <__fxstatat@plt+0x52fc>
  4076b4:	add	x0, sp, #0x190
  4076b8:	mov	x1, x0
  4076bc:	ldr	w0, [sp, #716]
  4076c0:	bl	41cc90 <__fxstatat@plt+0x19b60>
  4076c4:	cmp	w0, #0x0
  4076c8:	b.eq	40770c <__fxstatat@plt+0x45dc>  // b.none
  4076cc:	bl	403070 <__errno_location@plt>
  4076d0:	ldr	w19, [x0]
  4076d4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4076d8:	add	x0, x0, #0x170
  4076dc:	bl	4030b0 <gettext@plt>
  4076e0:	mov	x20, x0
  4076e4:	ldr	x1, [sp, #248]
  4076e8:	mov	w0, #0x4                   	// #4
  4076ec:	bl	41222c <__fxstatat@plt+0xf0fc>
  4076f0:	mov	x3, x0
  4076f4:	mov	x2, x20
  4076f8:	mov	w1, w19
  4076fc:	mov	w0, #0x0                   	// #0
  407700:	bl	402980 <error@plt>
  407704:	strb	wzr, [sp, #747]
  407708:	b	4083cc <__fxstatat@plt+0x529c>
  40770c:	ldr	x0, [sp, #208]
  407710:	ldr	x1, [x0, #8]
  407714:	ldr	x0, [sp, #408]
  407718:	cmp	x1, x0
  40771c:	b.ne	407734 <__fxstatat@plt+0x4604>  // b.any
  407720:	ldr	x0, [sp, #208]
  407724:	ldr	x1, [x0]
  407728:	ldr	x0, [sp, #400]
  40772c:	cmp	x1, x0
  407730:	b.eq	40776c <__fxstatat@plt+0x463c>  // b.none
  407734:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  407738:	add	x0, x0, #0x180
  40773c:	bl	4030b0 <gettext@plt>
  407740:	mov	x19, x0
  407744:	ldr	x1, [sp, #248]
  407748:	mov	w0, #0x4                   	// #4
  40774c:	bl	41222c <__fxstatat@plt+0xf0fc>
  407750:	mov	x3, x0
  407754:	mov	x2, x19
  407758:	mov	w1, #0x0                   	// #0
  40775c:	mov	w0, #0x0                   	// #0
  407760:	bl	402980 <error@plt>
  407764:	strb	wzr, [sp, #747]
  407768:	b	4083cc <__fxstatat@plt+0x529c>
  40776c:	ldr	x0, [sp, #216]
  407770:	ldrb	w0, [x0]
  407774:	eor	w0, w0, #0x1
  407778:	and	w0, w0, #0xff
  40777c:	cmp	w0, #0x0
  407780:	b.eq	407930 <__fxstatat@plt+0x4800>  // b.none
  407784:	ldr	x0, [sp, #232]
  407788:	ldrb	w0, [x0, #35]
  40778c:	cmp	w0, #0x0
  407790:	b.eq	40779c <__fxstatat@plt+0x466c>  // b.none
  407794:	mov	w0, #0x201                 	// #513
  407798:	b	4077a0 <__fxstatat@plt+0x4670>
  40779c:	mov	w0, #0x1                   	// #1
  4077a0:	str	w0, [sp, #712]
  4077a4:	ldr	w1, [sp, #712]
  4077a8:	ldr	x0, [sp, #240]
  4077ac:	bl	40dd2c <__fxstatat@plt+0xabfc>
  4077b0:	str	w0, [sp, #756]
  4077b4:	bl	403070 <__errno_location@plt>
  4077b8:	ldr	w0, [x0]
  4077bc:	str	w0, [sp, #752]
  4077c0:	ldr	x0, [sp, #232]
  4077c4:	ldrb	w0, [x0, #33]
  4077c8:	cmp	w0, #0x0
  4077cc:	b.ne	4077e0 <__fxstatat@plt+0x46b0>  // b.any
  4077d0:	ldr	x0, [sp, #232]
  4077d4:	ldrb	w0, [x0, #37]
  4077d8:	cmp	w0, #0x0
  4077dc:	b.eq	407834 <__fxstatat@plt+0x4704>  // b.none
  4077e0:	ldr	w0, [sp, #756]
  4077e4:	cmp	w0, #0x0
  4077e8:	b.lt	407834 <__fxstatat@plt+0x4704>  // b.tstop
  4077ec:	ldr	x0, [sp, #232]
  4077f0:	ldrb	w0, [x0, #37]
  4077f4:	ldr	x3, [sp, #232]
  4077f8:	mov	w2, #0x0                   	// #0
  4077fc:	mov	w1, w0
  407800:	ldr	x0, [sp, #240]
  407804:	bl	4073e8 <__fxstatat@plt+0x42b8>
  407808:	and	w0, w0, #0xff
  40780c:	eor	w0, w0, #0x1
  407810:	and	w0, w0, #0xff
  407814:	cmp	w0, #0x0
  407818:	b.eq	407834 <__fxstatat@plt+0x4704>  // b.none
  40781c:	ldr	x0, [sp, #232]
  407820:	ldrb	w0, [x0, #38]
  407824:	cmp	w0, #0x0
  407828:	b.eq	407834 <__fxstatat@plt+0x4704>  // b.none
  40782c:	strb	wzr, [sp, #747]
  407830:	b	408378 <__fxstatat@plt+0x5248>
  407834:	ldr	w0, [sp, #756]
  407838:	cmp	w0, #0x0
  40783c:	b.ge	407930 <__fxstatat@plt+0x4800>  // b.tcont
  407840:	ldr	x0, [sp, #232]
  407844:	ldrb	w0, [x0, #22]
  407848:	cmp	w0, #0x0
  40784c:	b.eq	407930 <__fxstatat@plt+0x4800>  // b.none
  407850:	ldr	x0, [sp, #240]
  407854:	bl	4030a0 <unlink@plt>
  407858:	cmp	w0, #0x0
  40785c:	b.eq	4078a0 <__fxstatat@plt+0x4770>  // b.none
  407860:	bl	403070 <__errno_location@plt>
  407864:	ldr	w19, [x0]
  407868:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40786c:	add	x0, x0, #0x1b8
  407870:	bl	4030b0 <gettext@plt>
  407874:	mov	x20, x0
  407878:	ldr	x1, [sp, #240]
  40787c:	mov	w0, #0x4                   	// #4
  407880:	bl	41222c <__fxstatat@plt+0xf0fc>
  407884:	mov	x3, x0
  407888:	mov	x2, x20
  40788c:	mov	w1, w19
  407890:	mov	w0, #0x0                   	// #0
  407894:	bl	402980 <error@plt>
  407898:	strb	wzr, [sp, #747]
  40789c:	b	4083cc <__fxstatat@plt+0x529c>
  4078a0:	ldr	x0, [sp, #232]
  4078a4:	ldrb	w0, [x0, #46]
  4078a8:	cmp	w0, #0x0
  4078ac:	b.eq	4078d8 <__fxstatat@plt+0x47a8>  // b.none
  4078b0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4078b4:	add	x0, x0, #0x1d0
  4078b8:	bl	4030b0 <gettext@plt>
  4078bc:	mov	x19, x0
  4078c0:	ldr	x1, [sp, #240]
  4078c4:	mov	w0, #0x4                   	// #4
  4078c8:	bl	41222c <__fxstatat@plt+0xf0fc>
  4078cc:	mov	x1, x0
  4078d0:	mov	x0, x19
  4078d4:	bl	403050 <printf@plt>
  4078d8:	ldr	x0, [sp, #216]
  4078dc:	mov	w1, #0x1                   	// #1
  4078e0:	strb	w1, [x0]
  4078e4:	ldr	x0, [sp, #232]
  4078e8:	ldrb	w0, [x0, #33]
  4078ec:	cmp	w0, #0x0
  4078f0:	b.eq	407930 <__fxstatat@plt+0x4800>  // b.none
  4078f4:	ldr	x0, [sp, #216]
  4078f8:	ldrb	w0, [x0]
  4078fc:	ldr	x4, [sp, #232]
  407900:	mov	w3, w0
  407904:	ldr	w2, [sp, #228]
  407908:	ldr	x1, [sp, #240]
  40790c:	ldr	x0, [sp, #248]
  407910:	bl	40714c <__fxstatat@plt+0x401c>
  407914:	and	w0, w0, #0xff
  407918:	eor	w0, w0, #0x1
  40791c:	and	w0, w0, #0xff
  407920:	cmp	w0, #0x0
  407924:	b.eq	407930 <__fxstatat@plt+0x4800>  // b.none
  407928:	strb	wzr, [sp, #747]
  40792c:	b	4083cc <__fxstatat@plt+0x529c>
  407930:	ldr	x0, [sp, #216]
  407934:	ldrb	w0, [x0]
  407938:	cmp	w0, #0x0
  40793c:	b.eq	407aac <__fxstatat@plt+0x497c>  // b.none
  407940:	nop
  407944:	mov	w0, #0x41                  	// #65
  407948:	str	w0, [sp, #708]
  40794c:	ldr	w0, [sp, #708]
  407950:	orr	w3, w0, #0x80
  407954:	ldr	w0, [sp, #224]
  407958:	mvn	w1, w0
  40795c:	ldr	w0, [sp, #228]
  407960:	and	w0, w1, w0
  407964:	mov	w2, w0
  407968:	mov	w1, w3
  40796c:	ldr	x0, [sp, #240]
  407970:	bl	40dd2c <__fxstatat@plt+0xabfc>
  407974:	str	w0, [sp, #756]
  407978:	bl	403070 <__errno_location@plt>
  40797c:	ldr	w0, [x0]
  407980:	str	w0, [sp, #752]
  407984:	ldr	w0, [sp, #756]
  407988:	cmp	w0, #0x0
  40798c:	b.ge	407a58 <__fxstatat@plt+0x4928>  // b.tcont
  407990:	ldr	w0, [sp, #752]
  407994:	cmp	w0, #0x11
  407998:	b.ne	407a58 <__fxstatat@plt+0x4928>  // b.any
  40799c:	ldr	x0, [sp, #232]
  4079a0:	ldrb	w0, [x0, #24]
  4079a4:	eor	w0, w0, #0x1
  4079a8:	and	w0, w0, #0xff
  4079ac:	cmp	w0, #0x0
  4079b0:	b.eq	407a58 <__fxstatat@plt+0x4928>  // b.none
  4079b4:	add	x0, sp, #0x100
  4079b8:	mov	x1, x0
  4079bc:	ldr	x0, [sp, #240]
  4079c0:	bl	41cca0 <__fxstatat@plt+0x19b70>
  4079c4:	cmp	w0, #0x0
  4079c8:	b.ne	407a58 <__fxstatat@plt+0x4928>  // b.any
  4079cc:	ldr	w0, [sp, #272]
  4079d0:	and	w0, w0, #0xf000
  4079d4:	cmp	w0, #0xa, lsl #12
  4079d8:	b.ne	407a58 <__fxstatat@plt+0x4928>  // b.any
  4079dc:	ldr	x0, [sp, #232]
  4079e0:	ldrb	w0, [x0, #48]
  4079e4:	cmp	w0, #0x0
  4079e8:	b.eq	407a20 <__fxstatat@plt+0x48f0>  // b.none
  4079ec:	ldr	w0, [sp, #224]
  4079f0:	mvn	w1, w0
  4079f4:	ldr	w0, [sp, #228]
  4079f8:	and	w0, w1, w0
  4079fc:	mov	w2, w0
  407a00:	ldr	w1, [sp, #708]
  407a04:	ldr	x0, [sp, #240]
  407a08:	bl	40dd2c <__fxstatat@plt+0xabfc>
  407a0c:	str	w0, [sp, #756]
  407a10:	bl	403070 <__errno_location@plt>
  407a14:	ldr	w0, [x0]
  407a18:	str	w0, [sp, #752]
  407a1c:	b	407a58 <__fxstatat@plt+0x4928>
  407a20:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  407a24:	add	x0, x0, #0x1e0
  407a28:	bl	4030b0 <gettext@plt>
  407a2c:	mov	x19, x0
  407a30:	ldr	x1, [sp, #240]
  407a34:	mov	w0, #0x4                   	// #4
  407a38:	bl	41222c <__fxstatat@plt+0xf0fc>
  407a3c:	mov	x3, x0
  407a40:	mov	x2, x19
  407a44:	mov	w1, #0x0                   	// #0
  407a48:	mov	w0, #0x0                   	// #0
  407a4c:	bl	402980 <error@plt>
  407a50:	strb	wzr, [sp, #747]
  407a54:	b	4083cc <__fxstatat@plt+0x529c>
  407a58:	ldr	w0, [sp, #756]
  407a5c:	cmp	w0, #0x0
  407a60:	b.ge	407ab0 <__fxstatat@plt+0x4980>  // b.tcont
  407a64:	ldr	w0, [sp, #752]
  407a68:	cmp	w0, #0x15
  407a6c:	b.ne	407ab0 <__fxstatat@plt+0x4980>  // b.any
  407a70:	ldr	x0, [sp, #240]
  407a74:	ldrb	w0, [x0]
  407a78:	cmp	w0, #0x0
  407a7c:	b.eq	407ab0 <__fxstatat@plt+0x4980>  // b.none
  407a80:	ldr	x0, [sp, #240]
  407a84:	bl	402950 <strlen@plt>
  407a88:	sub	x0, x0, #0x1
  407a8c:	ldr	x1, [sp, #240]
  407a90:	add	x0, x1, x0
  407a94:	ldrb	w0, [x0]
  407a98:	cmp	w0, #0x2f
  407a9c:	b.ne	407ab0 <__fxstatat@plt+0x4980>  // b.any
  407aa0:	mov	w0, #0x14                  	// #20
  407aa4:	str	w0, [sp, #752]
  407aa8:	b	407ab0 <__fxstatat@plt+0x4980>
  407aac:	str	wzr, [sp, #224]
  407ab0:	ldr	w0, [sp, #756]
  407ab4:	cmp	w0, #0x0
  407ab8:	b.ge	407b40 <__fxstatat@plt+0x4a10>  // b.tcont
  407abc:	ldr	w0, [sp, #752]
  407ac0:	cmp	w0, #0x2
  407ac4:	b.ne	407b08 <__fxstatat@plt+0x49d8>  // b.any
  407ac8:	ldr	x0, [sp, #216]
  407acc:	ldrb	w0, [x0]
  407ad0:	eor	w0, w0, #0x1
  407ad4:	and	w0, w0, #0xff
  407ad8:	cmp	w0, #0x0
  407adc:	b.eq	407b08 <__fxstatat@plt+0x49d8>  // b.none
  407ae0:	ldr	x0, [sp, #232]
  407ae4:	ldrb	w0, [x0, #24]
  407ae8:	eor	w0, w0, #0x1
  407aec:	and	w0, w0, #0xff
  407af0:	cmp	w0, #0x0
  407af4:	b.eq	407b08 <__fxstatat@plt+0x49d8>  // b.none
  407af8:	ldr	x0, [sp, #216]
  407afc:	mov	w1, #0x1                   	// #1
  407b00:	strb	w1, [x0]
  407b04:	b	407944 <__fxstatat@plt+0x4814>
  407b08:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  407b0c:	add	x0, x0, #0x208
  407b10:	bl	4030b0 <gettext@plt>
  407b14:	mov	x19, x0
  407b18:	ldr	x1, [sp, #240]
  407b1c:	mov	w0, #0x4                   	// #4
  407b20:	bl	41222c <__fxstatat@plt+0xf0fc>
  407b24:	mov	x3, x0
  407b28:	mov	x2, x19
  407b2c:	ldr	w1, [sp, #752]
  407b30:	mov	w0, #0x0                   	// #0
  407b34:	bl	402980 <error@plt>
  407b38:	strb	wzr, [sp, #747]
  407b3c:	b	4083cc <__fxstatat@plt+0x529c>
  407b40:	add	x0, sp, #0x210
  407b44:	mov	x1, x0
  407b48:	ldr	w0, [sp, #756]
  407b4c:	bl	41cc90 <__fxstatat@plt+0x19b60>
  407b50:	cmp	w0, #0x0
  407b54:	b.eq	407b98 <__fxstatat@plt+0x4a68>  // b.none
  407b58:	bl	403070 <__errno_location@plt>
  407b5c:	ldr	w19, [x0]
  407b60:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  407b64:	add	x0, x0, #0x170
  407b68:	bl	4030b0 <gettext@plt>
  407b6c:	mov	x20, x0
  407b70:	ldr	x1, [sp, #240]
  407b74:	mov	w0, #0x4                   	// #4
  407b78:	bl	41222c <__fxstatat@plt+0xf0fc>
  407b7c:	mov	x3, x0
  407b80:	mov	x2, x20
  407b84:	mov	w1, w19
  407b88:	mov	w0, #0x0                   	// #0
  407b8c:	bl	402980 <error@plt>
  407b90:	strb	wzr, [sp, #747]
  407b94:	b	408378 <__fxstatat@plt+0x5248>
  407b98:	ldrb	w0, [sp, #746]
  407b9c:	cmp	w0, #0x0
  407ba0:	b.eq	407c5c <__fxstatat@plt+0x4b2c>  // b.none
  407ba4:	ldr	x0, [sp, #232]
  407ba8:	ldr	w0, [x0, #56]
  407bac:	cmp	w0, #0x0
  407bb0:	b.eq	407c5c <__fxstatat@plt+0x4b2c>  // b.none
  407bb4:	ldr	w1, [sp, #716]
  407bb8:	ldr	w0, [sp, #756]
  407bbc:	bl	406070 <__fxstatat@plt+0x2f40>
  407bc0:	cmp	w0, #0x0
  407bc4:	cset	w0, eq  // eq = none
  407bc8:	strb	w0, [sp, #707]
  407bcc:	ldrb	w0, [sp, #707]
  407bd0:	cmp	w0, #0x0
  407bd4:	b.ne	407be8 <__fxstatat@plt+0x4ab8>  // b.any
  407bd8:	ldr	x0, [sp, #232]
  407bdc:	ldr	w0, [x0, #56]
  407be0:	cmp	w0, #0x2
  407be4:	b.ne	407c5c <__fxstatat@plt+0x4b2c>  // b.any
  407be8:	ldrb	w0, [sp, #707]
  407bec:	eor	w0, w0, #0x1
  407bf0:	and	w0, w0, #0xff
  407bf4:	cmp	w0, #0x0
  407bf8:	b.eq	407c58 <__fxstatat@plt+0x4b28>  // b.none
  407bfc:	bl	403070 <__errno_location@plt>
  407c00:	ldr	w19, [x0]
  407c04:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  407c08:	add	x0, x0, #0x228
  407c0c:	bl	4030b0 <gettext@plt>
  407c10:	mov	x20, x0
  407c14:	ldr	x2, [sp, #240]
  407c18:	mov	w1, #0x4                   	// #4
  407c1c:	mov	w0, #0x0                   	// #0
  407c20:	bl	4121a0 <__fxstatat@plt+0xf070>
  407c24:	mov	x21, x0
  407c28:	ldr	x2, [sp, #248]
  407c2c:	mov	w1, #0x4                   	// #4
  407c30:	mov	w0, #0x1                   	// #1
  407c34:	bl	4121a0 <__fxstatat@plt+0xf070>
  407c38:	mov	x4, x0
  407c3c:	mov	x3, x21
  407c40:	mov	x2, x20
  407c44:	mov	w1, w19
  407c48:	mov	w0, #0x0                   	// #0
  407c4c:	bl	402980 <error@plt>
  407c50:	strb	wzr, [sp, #747]
  407c54:	b	408378 <__fxstatat@plt+0x5248>
  407c58:	strb	wzr, [sp, #746]
  407c5c:	ldrb	w0, [sp, #746]
  407c60:	cmp	w0, #0x0
  407c64:	b.eq	408008 <__fxstatat@plt+0x4ed8>  // b.none
  407c68:	bl	402c90 <getpagesize@plt>
  407c6c:	sxtw	x0, w0
  407c70:	str	x0, [sp, #696]
  407c74:	add	x0, sp, #0x50
  407c78:	add	x1, sp, #0x210
  407c7c:	ldp	x2, x3, [x1]
  407c80:	stp	x2, x3, [x0]
  407c84:	ldp	x2, x3, [x1, #16]
  407c88:	stp	x2, x3, [x0, #16]
  407c8c:	ldp	x2, x3, [x1, #32]
  407c90:	stp	x2, x3, [x0, #32]
  407c94:	ldp	x2, x3, [x1, #48]
  407c98:	stp	x2, x3, [x0, #48]
  407c9c:	ldp	x2, x3, [x1, #64]
  407ca0:	stp	x2, x3, [x0, #64]
  407ca4:	ldp	x2, x3, [x1, #80]
  407ca8:	stp	x2, x3, [x0, #80]
  407cac:	ldp	x2, x3, [x1, #96]
  407cb0:	stp	x2, x3, [x0, #96]
  407cb4:	ldp	x2, x3, [x1, #112]
  407cb8:	stp	x2, x3, [x0, #112]
  407cbc:	add	x0, sp, #0x50
  407cc0:	bl	40598c <__fxstatat@plt+0x285c>
  407cc4:	str	x0, [sp, #736]
  407cc8:	ldr	w0, [sp, #584]
  407ccc:	cmp	w0, #0x0
  407cd0:	b.le	407cec <__fxstatat@plt+0x4bbc>
  407cd4:	ldr	w0, [sp, #584]
  407cd8:	cmp	w0, #0x0
  407cdc:	b.lt	407cec <__fxstatat@plt+0x4bbc>  // b.tstop
  407ce0:	ldr	w0, [sp, #584]
  407ce4:	sxtw	x0, w0
  407ce8:	b	407cf0 <__fxstatat@plt+0x4bc0>
  407cec:	mov	x0, #0x200                 	// #512
  407cf0:	str	x0, [sp, #688]
  407cf4:	mov	w3, #0x2                   	// #2
  407cf8:	mov	x2, #0x0                   	// #0
  407cfc:	mov	x1, #0x0                   	// #0
  407d00:	ldr	w0, [sp, #716]
  407d04:	bl	40dcac <__fxstatat@plt+0xab7c>
  407d08:	strb	wzr, [sp, #735]
  407d0c:	add	x0, sp, #0x190
  407d10:	bl	407584 <__fxstatat@plt+0x4454>
  407d14:	strb	w0, [sp, #687]
  407d18:	ldr	w0, [sp, #544]
  407d1c:	and	w0, w0, #0xf000
  407d20:	cmp	w0, #0x8, lsl #12
  407d24:	b.ne	407d64 <__fxstatat@plt+0x4c34>  // b.any
  407d28:	ldr	x0, [sp, #232]
  407d2c:	ldr	w0, [x0, #12]
  407d30:	cmp	w0, #0x3
  407d34:	b.ne	407d40 <__fxstatat@plt+0x4c10>  // b.any
  407d38:	mov	w0, #0x1                   	// #1
  407d3c:	strb	w0, [sp, #735]
  407d40:	ldr	x0, [sp, #232]
  407d44:	ldr	w0, [x0, #12]
  407d48:	cmp	w0, #0x2
  407d4c:	b.ne	407d64 <__fxstatat@plt+0x4c34>  // b.any
  407d50:	ldrb	w0, [sp, #687]
  407d54:	cmp	w0, #0x0
  407d58:	b.eq	407d64 <__fxstatat@plt+0x4c34>  // b.none
  407d5c:	mov	w0, #0x1                   	// #1
  407d60:	strb	w0, [sp, #735]
  407d64:	ldrb	w0, [sp, #735]
  407d68:	eor	w0, w0, #0x1
  407d6c:	and	w0, w0, #0xff
  407d70:	cmp	w0, #0x0
  407d74:	b.eq	407e74 <__fxstatat@plt+0x4d44>  // b.none
  407d78:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  407d7c:	ldr	x0, [sp, #696]
  407d80:	sub	x0, x1, x0
  407d84:	str	x0, [sp, #672]
  407d88:	add	x0, sp, #0x50
  407d8c:	add	x1, sp, #0x190
  407d90:	ldp	x2, x3, [x1]
  407d94:	stp	x2, x3, [x0]
  407d98:	ldp	x2, x3, [x1, #16]
  407d9c:	stp	x2, x3, [x0, #16]
  407da0:	ldp	x2, x3, [x1, #32]
  407da4:	stp	x2, x3, [x0, #32]
  407da8:	ldp	x2, x3, [x1, #48]
  407dac:	stp	x2, x3, [x0, #48]
  407db0:	ldp	x2, x3, [x1, #64]
  407db4:	stp	x2, x3, [x0, #64]
  407db8:	ldp	x2, x3, [x1, #80]
  407dbc:	stp	x2, x3, [x0, #80]
  407dc0:	ldp	x2, x3, [x1, #96]
  407dc4:	stp	x2, x3, [x0, #96]
  407dc8:	ldp	x2, x3, [x1, #112]
  407dcc:	stp	x2, x3, [x0, #112]
  407dd0:	add	x0, sp, #0x50
  407dd4:	bl	40598c <__fxstatat@plt+0x285c>
  407dd8:	ldr	x2, [sp, #672]
  407ddc:	ldr	x1, [sp, #736]
  407de0:	bl	40d5f0 <__fxstatat@plt+0xa4c0>
  407de4:	str	x0, [sp, #664]
  407de8:	ldr	w0, [sp, #416]
  407dec:	and	w0, w0, #0xf000
  407df0:	cmp	w0, #0x8, lsl #12
  407df4:	b.ne	407e18 <__fxstatat@plt+0x4ce8>  // b.any
  407df8:	ldr	x0, [sp, #448]
  407dfc:	mov	x1, x0
  407e00:	ldr	x0, [sp, #736]
  407e04:	cmp	x0, x1
  407e08:	b.ls	407e18 <__fxstatat@plt+0x4ce8>  // b.plast
  407e0c:	ldr	x0, [sp, #448]
  407e10:	add	x0, x0, #0x1
  407e14:	str	x0, [sp, #736]
  407e18:	ldr	x1, [sp, #664]
  407e1c:	ldr	x0, [sp, #736]
  407e20:	add	x0, x1, x0
  407e24:	sub	x0, x0, #0x1
  407e28:	str	x0, [sp, #736]
  407e2c:	ldr	x0, [sp, #736]
  407e30:	ldr	x1, [sp, #664]
  407e34:	udiv	x2, x0, x1
  407e38:	ldr	x1, [sp, #664]
  407e3c:	mul	x1, x2, x1
  407e40:	sub	x0, x0, x1
  407e44:	ldr	x1, [sp, #736]
  407e48:	sub	x0, x1, x0
  407e4c:	str	x0, [sp, #736]
  407e50:	ldr	x0, [sp, #736]
  407e54:	cmp	x0, #0x0
  407e58:	b.eq	407e6c <__fxstatat@plt+0x4d3c>  // b.none
  407e5c:	ldr	x1, [sp, #672]
  407e60:	ldr	x0, [sp, #736]
  407e64:	cmp	x1, x0
  407e68:	b.cs	407e74 <__fxstatat@plt+0x4d44>  // b.hs, b.nlast
  407e6c:	ldr	x0, [sp, #664]
  407e70:	str	x0, [sp, #736]
  407e74:	ldr	x1, [sp, #736]
  407e78:	ldr	x0, [sp, #696]
  407e7c:	add	x0, x1, x0
  407e80:	bl	415a20 <__fxstatat@plt+0x128f0>
  407e84:	str	x0, [sp, #760]
  407e88:	ldr	x1, [sp, #696]
  407e8c:	ldr	x0, [sp, #760]
  407e90:	bl	40582c <__fxstatat@plt+0x26fc>
  407e94:	str	x0, [sp, #656]
  407e98:	ldrb	w0, [sp, #687]
  407e9c:	cmp	w0, #0x0
  407ea0:	b.eq	407f20 <__fxstatat@plt+0x4df0>  // b.none
  407ea4:	ldr	x2, [sp, #448]
  407ea8:	ldrb	w0, [sp, #735]
  407eac:	cmp	w0, #0x0
  407eb0:	b.eq	407ec0 <__fxstatat@plt+0x4d90>  // b.none
  407eb4:	ldr	x0, [sp, #232]
  407eb8:	ldr	w0, [x0, #12]
  407ebc:	b	407ec4 <__fxstatat@plt+0x4d94>
  407ec0:	mov	w0, #0x1                   	// #1
  407ec4:	add	x1, sp, #0x186
  407ec8:	str	x1, [sp, #8]
  407ecc:	ldr	x1, [sp, #240]
  407ed0:	str	x1, [sp]
  407ed4:	ldr	x7, [sp, #248]
  407ed8:	mov	w6, w0
  407edc:	mov	x5, x2
  407ee0:	ldr	x4, [sp, #688]
  407ee4:	ldr	x3, [sp, #736]
  407ee8:	ldr	x2, [sp, #656]
  407eec:	ldr	w1, [sp, #756]
  407ef0:	ldr	w0, [sp, #716]
  407ef4:	bl	406198 <__fxstatat@plt+0x3068>
  407ef8:	and	w0, w0, #0xff
  407efc:	cmp	w0, #0x0
  407f00:	b.ne	40800c <__fxstatat@plt+0x4edc>  // b.any
  407f04:	ldrb	w0, [sp, #390]
  407f08:	eor	w0, w0, #0x1
  407f0c:	and	w0, w0, #0xff
  407f10:	cmp	w0, #0x0
  407f14:	b.eq	407f20 <__fxstatat@plt+0x4df0>  // b.none
  407f18:	strb	wzr, [sp, #747]
  407f1c:	b	408378 <__fxstatat@plt+0x5248>
  407f20:	ldrb	w0, [sp, #735]
  407f24:	cmp	w0, #0x0
  407f28:	b.eq	407f34 <__fxstatat@plt+0x4e04>  // b.none
  407f2c:	ldr	x0, [sp, #688]
  407f30:	b	407f38 <__fxstatat@plt+0x4e08>
  407f34:	mov	x0, #0x0                   	// #0
  407f38:	ldr	x1, [sp, #232]
  407f3c:	ldr	w1, [x1, #12]
  407f40:	cmp	w1, #0x3
  407f44:	cset	w1, eq  // eq = none
  407f48:	and	w2, w1, #0xff
  407f4c:	add	x1, sp, #0x187
  407f50:	str	x1, [sp, #16]
  407f54:	add	x1, sp, #0x188
  407f58:	str	x1, [sp, #8]
  407f5c:	mov	x1, #0xffffffffffffffff    	// #-1
  407f60:	str	x1, [sp]
  407f64:	ldr	x7, [sp, #240]
  407f68:	ldr	x6, [sp, #248]
  407f6c:	mov	w5, w2
  407f70:	mov	x4, x0
  407f74:	ldr	x3, [sp, #736]
  407f78:	ldr	x2, [sp, #656]
  407f7c:	ldr	w1, [sp, #756]
  407f80:	ldr	w0, [sp, #716]
  407f84:	bl	405c48 <__fxstatat@plt+0x2b18>
  407f88:	and	w0, w0, #0xff
  407f8c:	eor	w0, w0, #0x1
  407f90:	and	w0, w0, #0xff
  407f94:	cmp	w0, #0x0
  407f98:	b.eq	407fa4 <__fxstatat@plt+0x4e74>  // b.none
  407f9c:	strb	wzr, [sp, #747]
  407fa0:	b	408378 <__fxstatat@plt+0x5248>
  407fa4:	ldrb	w0, [sp, #391]
  407fa8:	cmp	w0, #0x0
  407fac:	b.eq	40800c <__fxstatat@plt+0x4edc>  // b.none
  407fb0:	ldr	x0, [sp, #392]
  407fb4:	mov	x1, x0
  407fb8:	ldr	w0, [sp, #756]
  407fbc:	bl	402fe0 <ftruncate@plt>
  407fc0:	cmp	w0, #0x0
  407fc4:	b.ge	40800c <__fxstatat@plt+0x4edc>  // b.tcont
  407fc8:	bl	403070 <__errno_location@plt>
  407fcc:	ldr	w19, [x0]
  407fd0:	adrp	x0, 41d000 <__fxstatat@plt+0x19ed0>
  407fd4:	add	x0, x0, #0xff8
  407fd8:	bl	4030b0 <gettext@plt>
  407fdc:	mov	x20, x0
  407fe0:	ldr	x1, [sp, #240]
  407fe4:	mov	w0, #0x4                   	// #4
  407fe8:	bl	41222c <__fxstatat@plt+0xf0fc>
  407fec:	mov	x3, x0
  407ff0:	mov	x2, x20
  407ff4:	mov	w1, w19
  407ff8:	mov	w0, #0x0                   	// #0
  407ffc:	bl	402980 <error@plt>
  408000:	strb	wzr, [sp, #747]
  408004:	b	408378 <__fxstatat@plt+0x5248>
  408008:	nop
  40800c:	ldr	x0, [sp, #232]
  408010:	ldrb	w0, [x0, #31]
  408014:	cmp	w0, #0x0
  408018:	b.eq	4080a0 <__fxstatat@plt+0x4f70>  // b.none
  40801c:	ldr	x0, [sp, #208]
  408020:	bl	41333c <__fxstatat@plt+0x1020c>
  408024:	stp	x0, x1, [sp, #256]
  408028:	ldr	x0, [sp, #208]
  40802c:	bl	41336c <__fxstatat@plt+0x1023c>
  408030:	stp	x0, x1, [sp, #272]
  408034:	add	x0, sp, #0x100
  408038:	mov	x2, x0
  40803c:	ldr	x1, [sp, #240]
  408040:	ldr	w0, [sp, #756]
  408044:	bl	4145c4 <__fxstatat@plt+0x11494>
  408048:	cmp	w0, #0x0
  40804c:	b.eq	4080a0 <__fxstatat@plt+0x4f70>  // b.none
  408050:	bl	403070 <__errno_location@plt>
  408054:	ldr	w19, [x0]
  408058:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40805c:	add	x0, x0, #0x248
  408060:	bl	4030b0 <gettext@plt>
  408064:	mov	x20, x0
  408068:	ldr	x1, [sp, #240]
  40806c:	mov	w0, #0x4                   	// #4
  408070:	bl	41222c <__fxstatat@plt+0xf0fc>
  408074:	mov	x3, x0
  408078:	mov	x2, x20
  40807c:	mov	w1, w19
  408080:	mov	w0, #0x0                   	// #0
  408084:	bl	402980 <error@plt>
  408088:	ldr	x0, [sp, #232]
  40808c:	ldrb	w0, [x0, #36]
  408090:	cmp	w0, #0x0
  408094:	b.eq	4080a0 <__fxstatat@plt+0x4f70>  // b.none
  408098:	strb	wzr, [sp, #747]
  40809c:	b	408378 <__fxstatat@plt+0x5248>
  4080a0:	ldr	x0, [sp, #232]
  4080a4:	ldrb	w0, [x0, #29]
  4080a8:	cmp	w0, #0x0
  4080ac:	b.eq	40812c <__fxstatat@plt+0x4ffc>  // b.none
  4080b0:	ldr	x0, [sp, #208]
  4080b4:	ldr	w1, [x0, #24]
  4080b8:	ldr	w0, [sp, #552]
  4080bc:	cmp	w1, w0
  4080c0:	b.ne	4080d8 <__fxstatat@plt+0x4fa8>  // b.any
  4080c4:	ldr	x0, [sp, #208]
  4080c8:	ldr	w1, [x0, #28]
  4080cc:	ldr	w0, [sp, #556]
  4080d0:	cmp	w1, w0
  4080d4:	b.eq	40812c <__fxstatat@plt+0x4ffc>  // b.none
  4080d8:	ldr	x0, [sp, #216]
  4080dc:	ldrb	w1, [x0]
  4080e0:	add	x0, sp, #0x210
  4080e4:	mov	x5, x0
  4080e8:	mov	w4, w1
  4080ec:	ldr	x3, [sp, #208]
  4080f0:	ldr	w2, [sp, #756]
  4080f4:	ldr	x1, [sp, #240]
  4080f8:	ldr	x0, [sp, #232]
  4080fc:	bl	406e70 <__fxstatat@plt+0x3d40>
  408100:	cmn	w0, #0x1
  408104:	b.eq	408114 <__fxstatat@plt+0x4fe4>  // b.none
  408108:	cmp	w0, #0x0
  40810c:	b.eq	40811c <__fxstatat@plt+0x4fec>  // b.none
  408110:	b	408130 <__fxstatat@plt+0x5000>
  408114:	strb	wzr, [sp, #747]
  408118:	b	408378 <__fxstatat@plt+0x5248>
  40811c:	ldr	w0, [sp, #748]
  408120:	and	w0, w0, #0xfffff1ff
  408124:	str	w0, [sp, #748]
  408128:	b	408130 <__fxstatat@plt+0x5000>
  40812c:	nop
  408130:	ldr	x0, [sp, #232]
  408134:	ldrb	w0, [x0, #39]
  408138:	cmp	w0, #0x0
  40813c:	b.eq	4081e8 <__fxstatat@plt+0x50b8>  // b.none
  408140:	strb	wzr, [sp, #734]
  408144:	ldr	w0, [sp, #544]
  408148:	and	w0, w0, #0x80
  40814c:	cmp	w0, #0x0
  408150:	b.ne	40817c <__fxstatat@plt+0x504c>  // b.any
  408154:	bl	4029c0 <geteuid@plt>
  408158:	cmp	w0, #0x0
  40815c:	b.eq	40817c <__fxstatat@plt+0x504c>  // b.none
  408160:	mov	w2, #0x180                 	// #384
  408164:	ldr	x1, [sp, #240]
  408168:	ldr	w0, [sp, #756]
  40816c:	bl	407540 <__fxstatat@plt+0x4410>
  408170:	cmp	w0, #0x0
  408174:	cset	w0, eq  // eq = none
  408178:	strb	w0, [sp, #734]
  40817c:	ldr	x4, [sp, #232]
  408180:	ldr	w3, [sp, #756]
  408184:	ldr	x2, [sp, #240]
  408188:	ldr	w1, [sp, #716]
  40818c:	ldr	x0, [sp, #248]
  408190:	bl	406a3c <__fxstatat@plt+0x390c>
  408194:	and	w0, w0, #0xff
  408198:	eor	w0, w0, #0x1
  40819c:	and	w0, w0, #0xff
  4081a0:	cmp	w0, #0x0
  4081a4:	b.eq	4081bc <__fxstatat@plt+0x508c>  // b.none
  4081a8:	ldr	x0, [sp, #232]
  4081ac:	ldrb	w0, [x0, #40]
  4081b0:	cmp	w0, #0x0
  4081b4:	b.eq	4081bc <__fxstatat@plt+0x508c>  // b.none
  4081b8:	strb	wzr, [sp, #747]
  4081bc:	ldrb	w0, [sp, #734]
  4081c0:	cmp	w0, #0x0
  4081c4:	b.eq	4081e8 <__fxstatat@plt+0x50b8>  // b.none
  4081c8:	ldr	w0, [sp, #224]
  4081cc:	mvn	w1, w0
  4081d0:	ldr	w0, [sp, #228]
  4081d4:	and	w0, w1, w0
  4081d8:	mov	w2, w0
  4081dc:	ldr	x1, [sp, #240]
  4081e0:	ldr	w0, [sp, #756]
  4081e4:	bl	407540 <__fxstatat@plt+0x4410>
  4081e8:	ldr	x2, [sp, #208]
  4081ec:	ldr	w1, [sp, #756]
  4081f0:	ldr	x0, [sp, #240]
  4081f4:	bl	407130 <__fxstatat@plt+0x4000>
  4081f8:	ldr	x0, [sp, #232]
  4081fc:	ldrb	w0, [x0, #30]
  408200:	cmp	w0, #0x0
  408204:	b.ne	408218 <__fxstatat@plt+0x50e8>  // b.any
  408208:	ldr	x0, [sp, #232]
  40820c:	ldrb	w0, [x0, #24]
  408210:	cmp	w0, #0x0
  408214:	b.eq	408250 <__fxstatat@plt+0x5120>  // b.none
  408218:	ldr	w4, [sp, #748]
  40821c:	ldr	w3, [sp, #756]
  408220:	ldr	x2, [sp, #240]
  408224:	ldr	w1, [sp, #716]
  408228:	ldr	x0, [sp, #248]
  40822c:	bl	40c82c <__fxstatat@plt+0x96fc>
  408230:	cmp	w0, #0x0
  408234:	b.eq	40836c <__fxstatat@plt+0x523c>  // b.none
  408238:	ldr	x0, [sp, #232]
  40823c:	ldrb	w0, [x0, #36]
  408240:	cmp	w0, #0x0
  408244:	b.eq	40836c <__fxstatat@plt+0x523c>  // b.none
  408248:	strb	wzr, [sp, #747]
  40824c:	b	40836c <__fxstatat@plt+0x523c>
  408250:	ldr	x0, [sp, #232]
  408254:	ldrb	w0, [x0, #43]
  408258:	cmp	w0, #0x0
  40825c:	b.eq	408288 <__fxstatat@plt+0x5158>  // b.none
  408260:	ldr	x0, [sp, #232]
  408264:	ldr	w0, [x0, #16]
  408268:	mov	w2, w0
  40826c:	ldr	w1, [sp, #756]
  408270:	ldr	x0, [sp, #240]
  408274:	bl	40c8f8 <__fxstatat@plt+0x97c8>
  408278:	cmp	w0, #0x0
  40827c:	b.eq	408378 <__fxstatat@plt+0x5248>  // b.none
  408280:	strb	wzr, [sp, #747]
  408284:	b	408378 <__fxstatat@plt+0x5248>
  408288:	ldr	x0, [sp, #232]
  40828c:	ldrb	w0, [x0, #32]
  408290:	cmp	w0, #0x0
  408294:	b.eq	4082d8 <__fxstatat@plt+0x51a8>  // b.none
  408298:	ldr	x0, [sp, #216]
  40829c:	ldrb	w0, [x0]
  4082a0:	cmp	w0, #0x0
  4082a4:	b.eq	4082d8 <__fxstatat@plt+0x51a8>  // b.none
  4082a8:	bl	40b9cc <__fxstatat@plt+0x889c>
  4082ac:	mvn	w1, w0
  4082b0:	mov	w0, #0x1b6                 	// #438
  4082b4:	and	w0, w1, w0
  4082b8:	mov	w2, w0
  4082bc:	ldr	w1, [sp, #756]
  4082c0:	ldr	x0, [sp, #240]
  4082c4:	bl	40c8f8 <__fxstatat@plt+0x97c8>
  4082c8:	cmp	w0, #0x0
  4082cc:	b.eq	408378 <__fxstatat@plt+0x5248>  // b.none
  4082d0:	strb	wzr, [sp, #747]
  4082d4:	b	408378 <__fxstatat@plt+0x5248>
  4082d8:	ldr	w0, [sp, #224]
  4082dc:	cmp	w0, #0x0
  4082e0:	b.eq	408374 <__fxstatat@plt+0x5244>  // b.none
  4082e4:	bl	40b9cc <__fxstatat@plt+0x889c>
  4082e8:	mvn	w0, w0
  4082ec:	ldr	w1, [sp, #224]
  4082f0:	and	w0, w1, w0
  4082f4:	str	w0, [sp, #224]
  4082f8:	ldr	w0, [sp, #224]
  4082fc:	cmp	w0, #0x0
  408300:	b.eq	408374 <__fxstatat@plt+0x5244>  // b.none
  408304:	ldr	w2, [sp, #228]
  408308:	ldr	x1, [sp, #240]
  40830c:	ldr	w0, [sp, #756]
  408310:	bl	407540 <__fxstatat@plt+0x4410>
  408314:	cmp	w0, #0x0
  408318:	b.eq	408374 <__fxstatat@plt+0x5244>  // b.none
  40831c:	bl	403070 <__errno_location@plt>
  408320:	ldr	w19, [x0]
  408324:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408328:	add	x0, x0, #0x260
  40832c:	bl	4030b0 <gettext@plt>
  408330:	mov	x20, x0
  408334:	ldr	x1, [sp, #240]
  408338:	mov	w0, #0x4                   	// #4
  40833c:	bl	41222c <__fxstatat@plt+0xf0fc>
  408340:	mov	x3, x0
  408344:	mov	x2, x20
  408348:	mov	w1, w19
  40834c:	mov	w0, #0x0                   	// #0
  408350:	bl	402980 <error@plt>
  408354:	ldr	x0, [sp, #232]
  408358:	ldrb	w0, [x0, #36]
  40835c:	cmp	w0, #0x0
  408360:	b.eq	408374 <__fxstatat@plt+0x5244>  // b.none
  408364:	strb	wzr, [sp, #747]
  408368:	b	408378 <__fxstatat@plt+0x5248>
  40836c:	nop
  408370:	b	408378 <__fxstatat@plt+0x5248>
  408374:	nop
  408378:	ldr	w0, [sp, #756]
  40837c:	bl	402cd0 <close@plt>
  408380:	cmp	w0, #0x0
  408384:	b.ge	4083c8 <__fxstatat@plt+0x5298>  // b.tcont
  408388:	bl	403070 <__errno_location@plt>
  40838c:	ldr	w19, [x0]
  408390:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408394:	add	x0, x0, #0x280
  408398:	bl	4030b0 <gettext@plt>
  40839c:	mov	x20, x0
  4083a0:	ldr	x1, [sp, #240]
  4083a4:	mov	w0, #0x4                   	// #4
  4083a8:	bl	41222c <__fxstatat@plt+0xf0fc>
  4083ac:	mov	x3, x0
  4083b0:	mov	x2, x20
  4083b4:	mov	w1, w19
  4083b8:	mov	w0, #0x0                   	// #0
  4083bc:	bl	402980 <error@plt>
  4083c0:	strb	wzr, [sp, #747]
  4083c4:	b	4083cc <__fxstatat@plt+0x529c>
  4083c8:	nop
  4083cc:	ldr	w0, [sp, #716]
  4083d0:	bl	402cd0 <close@plt>
  4083d4:	cmp	w0, #0x0
  4083d8:	b.ge	408418 <__fxstatat@plt+0x52e8>  // b.tcont
  4083dc:	bl	403070 <__errno_location@plt>
  4083e0:	ldr	w19, [x0]
  4083e4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4083e8:	add	x0, x0, #0x280
  4083ec:	bl	4030b0 <gettext@plt>
  4083f0:	mov	x20, x0
  4083f4:	ldr	x1, [sp, #248]
  4083f8:	mov	w0, #0x4                   	// #4
  4083fc:	bl	41222c <__fxstatat@plt+0xf0fc>
  408400:	mov	x3, x0
  408404:	mov	x2, x20
  408408:	mov	w1, w19
  40840c:	mov	w0, #0x0                   	// #0
  408410:	bl	402980 <error@plt>
  408414:	strb	wzr, [sp, #747]
  408418:	ldr	x0, [sp, #760]
  40841c:	bl	402e30 <free@plt>
  408420:	ldr	x0, [sp, #720]
  408424:	bl	402e30 <free@plt>
  408428:	ldrb	w0, [sp, #747]
  40842c:	ldp	x19, x20, [sp, #48]
  408430:	ldr	x21, [sp, #64]
  408434:	ldp	x29, x30, [sp, #32]
  408438:	add	sp, sp, #0x300
  40843c:	ret
  408440:	stp	x29, x30, [sp, #-368]!
  408444:	mov	x29, sp
  408448:	str	x0, [sp, #56]
  40844c:	str	x1, [sp, #48]
  408450:	str	x2, [sp, #40]
  408454:	str	x3, [sp, #32]
  408458:	str	x4, [sp, #24]
  40845c:	str	x5, [sp, #16]
  408460:	ldr	x0, [sp, #48]
  408464:	ldr	x1, [x0, #8]
  408468:	ldr	x0, [sp, #32]
  40846c:	ldr	x0, [x0, #8]
  408470:	cmp	x1, x0
  408474:	b.ne	408498 <__fxstatat@plt+0x5368>  // b.any
  408478:	ldr	x0, [sp, #48]
  40847c:	ldr	x1, [x0]
  408480:	ldr	x0, [sp, #32]
  408484:	ldr	x0, [x0]
  408488:	cmp	x1, x0
  40848c:	b.ne	408498 <__fxstatat@plt+0x5368>  // b.any
  408490:	mov	w0, #0x1                   	// #1
  408494:	b	40849c <__fxstatat@plt+0x536c>
  408498:	mov	w0, #0x0                   	// #0
  40849c:	strb	w0, [sp, #350]
  4084a0:	ldrb	w0, [sp, #350]
  4084a4:	and	w0, w0, #0x1
  4084a8:	strb	w0, [sp, #350]
  4084ac:	ldr	x0, [sp, #16]
  4084b0:	strb	wzr, [x0]
  4084b4:	ldrb	w0, [sp, #350]
  4084b8:	cmp	w0, #0x0
  4084bc:	b.eq	4084e4 <__fxstatat@plt+0x53b4>  // b.none
  4084c0:	ldr	x0, [sp, #24]
  4084c4:	ldrb	w0, [x0, #23]
  4084c8:	cmp	w0, #0x0
  4084cc:	b.eq	4084e4 <__fxstatat@plt+0x53b4>  // b.none
  4084d0:	ldr	x0, [sp, #16]
  4084d4:	mov	w1, #0x1                   	// #1
  4084d8:	strb	w1, [x0]
  4084dc:	mov	w0, #0x1                   	// #1
  4084e0:	b	408ad0 <__fxstatat@plt+0x59a0>
  4084e4:	ldr	x0, [sp, #24]
  4084e8:	ldr	w0, [x0, #4]
  4084ec:	cmp	w0, #0x2
  4084f0:	b.ne	4085d8 <__fxstatat@plt+0x54a8>  // b.any
  4084f4:	ldrb	w0, [sp, #350]
  4084f8:	strb	w0, [sp, #351]
  4084fc:	ldr	x0, [sp, #48]
  408500:	ldr	w0, [x0, #16]
  408504:	and	w0, w0, #0xf000
  408508:	cmp	w0, #0xa, lsl #12
  40850c:	b.ne	4085c4 <__fxstatat@plt+0x5494>  // b.any
  408510:	ldr	x0, [sp, #32]
  408514:	ldr	w0, [x0, #16]
  408518:	and	w0, w0, #0xf000
  40851c:	cmp	w0, #0xa, lsl #12
  408520:	b.ne	4085c4 <__fxstatat@plt+0x5494>  // b.any
  408524:	ldr	x1, [sp, #40]
  408528:	ldr	x0, [sp, #56]
  40852c:	bl	4129d4 <__fxstatat@plt+0xf8a4>
  408530:	strb	w0, [sp, #349]
  408534:	ldrb	w0, [sp, #349]
  408538:	eor	w0, w0, #0x1
  40853c:	and	w0, w0, #0xff
  408540:	cmp	w0, #0x0
  408544:	b.eq	4085a0 <__fxstatat@plt+0x5470>  // b.none
  408548:	ldr	x0, [sp, #24]
  40854c:	ldr	w0, [x0]
  408550:	cmp	w0, #0x0
  408554:	b.eq	408560 <__fxstatat@plt+0x5430>  // b.none
  408558:	mov	w0, #0x1                   	// #1
  40855c:	b	408ad0 <__fxstatat@plt+0x59a0>
  408560:	ldrb	w0, [sp, #351]
  408564:	cmp	w0, #0x0
  408568:	b.eq	4085a0 <__fxstatat@plt+0x5470>  // b.none
  40856c:	ldr	x0, [sp, #16]
  408570:	mov	w1, #0x1                   	// #1
  408574:	strb	w1, [x0]
  408578:	ldr	x0, [sp, #24]
  40857c:	ldrb	w0, [x0, #24]
  408580:	cmp	w0, #0x0
  408584:	cset	w0, ne  // ne = any
  408588:	and	w0, w0, #0xff
  40858c:	eor	w0, w0, #0x1
  408590:	and	w0, w0, #0xff
  408594:	and	w0, w0, #0x1
  408598:	and	w0, w0, #0xff
  40859c:	b	408ad0 <__fxstatat@plt+0x59a0>
  4085a0:	ldrb	w0, [sp, #349]
  4085a4:	cmp	w0, #0x0
  4085a8:	cset	w0, ne  // ne = any
  4085ac:	and	w0, w0, #0xff
  4085b0:	eor	w0, w0, #0x1
  4085b4:	and	w0, w0, #0xff
  4085b8:	and	w0, w0, #0x1
  4085bc:	and	w0, w0, #0xff
  4085c0:	b	408ad0 <__fxstatat@plt+0x59a0>
  4085c4:	ldr	x0, [sp, #48]
  4085c8:	str	x0, [sp, #360]
  4085cc:	ldr	x0, [sp, #32]
  4085d0:	str	x0, [sp, #352]
  4085d4:	b	4086c8 <__fxstatat@plt+0x5598>
  4085d8:	ldrb	w0, [sp, #350]
  4085dc:	eor	w0, w0, #0x1
  4085e0:	and	w0, w0, #0xff
  4085e4:	cmp	w0, #0x0
  4085e8:	b.eq	4085f4 <__fxstatat@plt+0x54c4>  // b.none
  4085ec:	mov	w0, #0x1                   	// #1
  4085f0:	b	408ad0 <__fxstatat@plt+0x59a0>
  4085f4:	add	x0, sp, #0xc8
  4085f8:	mov	x1, x0
  4085fc:	ldr	x0, [sp, #40]
  408600:	bl	41cca0 <__fxstatat@plt+0x19b70>
  408604:	cmp	w0, #0x0
  408608:	b.ne	408624 <__fxstatat@plt+0x54f4>  // b.any
  40860c:	add	x0, sp, #0x48
  408610:	mov	x1, x0
  408614:	ldr	x0, [sp, #56]
  408618:	bl	41cca0 <__fxstatat@plt+0x19b70>
  40861c:	cmp	w0, #0x0
  408620:	b.eq	40862c <__fxstatat@plt+0x54fc>  // b.none
  408624:	mov	w0, #0x1                   	// #1
  408628:	b	408ad0 <__fxstatat@plt+0x59a0>
  40862c:	add	x0, sp, #0x48
  408630:	str	x0, [sp, #360]
  408634:	add	x0, sp, #0xc8
  408638:	str	x0, [sp, #352]
  40863c:	ldr	x0, [sp, #360]
  408640:	ldr	x1, [x0, #8]
  408644:	ldr	x0, [sp, #352]
  408648:	ldr	x0, [x0, #8]
  40864c:	cmp	x1, x0
  408650:	b.ne	408674 <__fxstatat@plt+0x5544>  // b.any
  408654:	ldr	x0, [sp, #360]
  408658:	ldr	x1, [x0]
  40865c:	ldr	x0, [sp, #352]
  408660:	ldr	x0, [x0]
  408664:	cmp	x1, x0
  408668:	b.ne	408674 <__fxstatat@plt+0x5544>  // b.any
  40866c:	mov	w0, #0x1                   	// #1
  408670:	b	408678 <__fxstatat@plt+0x5548>
  408674:	mov	w0, #0x0                   	// #0
  408678:	strb	w0, [sp, #351]
  40867c:	ldrb	w0, [sp, #351]
  408680:	and	w0, w0, #0x1
  408684:	strb	w0, [sp, #351]
  408688:	ldr	x0, [sp, #360]
  40868c:	ldr	w0, [x0, #16]
  408690:	and	w0, w0, #0xf000
  408694:	cmp	w0, #0xa, lsl #12
  408698:	b.ne	4086c8 <__fxstatat@plt+0x5598>  // b.any
  40869c:	ldr	x0, [sp, #352]
  4086a0:	ldr	w0, [x0, #16]
  4086a4:	and	w0, w0, #0xf000
  4086a8:	cmp	w0, #0xa, lsl #12
  4086ac:	b.ne	4086c8 <__fxstatat@plt+0x5598>  // b.any
  4086b0:	ldr	x0, [sp, #24]
  4086b4:	ldrb	w0, [x0, #21]
  4086b8:	cmp	w0, #0x0
  4086bc:	b.eq	4086c8 <__fxstatat@plt+0x5598>  // b.none
  4086c0:	mov	w0, #0x1                   	// #1
  4086c4:	b	408ad0 <__fxstatat@plt+0x59a0>
  4086c8:	ldr	x0, [sp, #24]
  4086cc:	ldr	w0, [x0]
  4086d0:	cmp	w0, #0x0
  4086d4:	b.eq	40877c <__fxstatat@plt+0x564c>  // b.none
  4086d8:	ldrb	w0, [sp, #351]
  4086dc:	eor	w0, w0, #0x1
  4086e0:	and	w0, w0, #0xff
  4086e4:	cmp	w0, #0x0
  4086e8:	b.eq	40874c <__fxstatat@plt+0x561c>  // b.none
  4086ec:	ldr	x0, [sp, #24]
  4086f0:	ldrb	w0, [x0, #24]
  4086f4:	eor	w0, w0, #0x1
  4086f8:	and	w0, w0, #0xff
  4086fc:	cmp	w0, #0x0
  408700:	b.eq	408744 <__fxstatat@plt+0x5614>  // b.none
  408704:	ldr	x0, [sp, #24]
  408708:	ldr	w0, [x0, #4]
  40870c:	cmp	w0, #0x2
  408710:	b.eq	408744 <__fxstatat@plt+0x5614>  // b.none
  408714:	ldr	x0, [sp, #360]
  408718:	ldr	w0, [x0, #16]
  40871c:	and	w0, w0, #0xf000
  408720:	cmp	w0, #0xa, lsl #12
  408724:	b.ne	408744 <__fxstatat@plt+0x5614>  // b.any
  408728:	ldr	x0, [sp, #352]
  40872c:	ldr	w0, [x0, #16]
  408730:	and	w0, w0, #0xf000
  408734:	cmp	w0, #0xa, lsl #12
  408738:	b.eq	408744 <__fxstatat@plt+0x5614>  // b.none
  40873c:	mov	w0, #0x0                   	// #0
  408740:	b	408ad0 <__fxstatat@plt+0x59a0>
  408744:	mov	w0, #0x1                   	// #1
  408748:	b	408ad0 <__fxstatat@plt+0x59a0>
  40874c:	ldr	x1, [sp, #40]
  408750:	ldr	x0, [sp, #56]
  408754:	bl	4129d4 <__fxstatat@plt+0xf8a4>
  408758:	and	w0, w0, #0xff
  40875c:	cmp	w0, #0x0
  408760:	cset	w0, ne  // ne = any
  408764:	and	w0, w0, #0xff
  408768:	eor	w0, w0, #0x1
  40876c:	and	w0, w0, #0xff
  408770:	and	w0, w0, #0x1
  408774:	and	w0, w0, #0xff
  408778:	b	408ad0 <__fxstatat@plt+0x59a0>
  40877c:	ldr	x0, [sp, #24]
  408780:	ldrb	w0, [x0, #24]
  408784:	cmp	w0, #0x0
  408788:	b.ne	40879c <__fxstatat@plt+0x566c>  // b.any
  40878c:	ldr	x0, [sp, #24]
  408790:	ldrb	w0, [x0, #21]
  408794:	cmp	w0, #0x0
  408798:	b.eq	40881c <__fxstatat@plt+0x56ec>  // b.none
  40879c:	ldr	x0, [sp, #352]
  4087a0:	ldr	w0, [x0, #16]
  4087a4:	and	w0, w0, #0xf000
  4087a8:	cmp	w0, #0xa, lsl #12
  4087ac:	b.ne	4087b8 <__fxstatat@plt+0x5688>  // b.any
  4087b0:	mov	w0, #0x1                   	// #1
  4087b4:	b	408ad0 <__fxstatat@plt+0x59a0>
  4087b8:	ldrb	w0, [sp, #351]
  4087bc:	cmp	w0, #0x0
  4087c0:	b.eq	40881c <__fxstatat@plt+0x56ec>  // b.none
  4087c4:	ldr	x0, [sp, #352]
  4087c8:	ldr	w0, [x0, #20]
  4087cc:	cmp	w0, #0x1
  4087d0:	b.ls	40881c <__fxstatat@plt+0x56ec>  // b.plast
  4087d4:	ldr	x1, [sp, #40]
  4087d8:	ldr	x0, [sp, #56]
  4087dc:	bl	4129d4 <__fxstatat@plt+0xf8a4>
  4087e0:	and	w0, w0, #0xff
  4087e4:	eor	w0, w0, #0x1
  4087e8:	and	w0, w0, #0xff
  4087ec:	cmp	w0, #0x0
  4087f0:	b.eq	40881c <__fxstatat@plt+0x56ec>  // b.none
  4087f4:	ldr	x0, [sp, #24]
  4087f8:	ldrb	w0, [x0, #24]
  4087fc:	cmp	w0, #0x0
  408800:	cset	w0, ne  // ne = any
  408804:	and	w0, w0, #0xff
  408808:	eor	w0, w0, #0x1
  40880c:	and	w0, w0, #0xff
  408810:	and	w0, w0, #0x1
  408814:	and	w0, w0, #0xff
  408818:	b	408ad0 <__fxstatat@plt+0x59a0>
  40881c:	ldr	x0, [sp, #360]
  408820:	ldr	w0, [x0, #16]
  408824:	and	w0, w0, #0xf000
  408828:	cmp	w0, #0xa, lsl #12
  40882c:	b.eq	4088a0 <__fxstatat@plt+0x5770>  // b.none
  408830:	ldr	x0, [sp, #352]
  408834:	ldr	w0, [x0, #16]
  408838:	and	w0, w0, #0xf000
  40883c:	cmp	w0, #0xa, lsl #12
  408840:	b.eq	4088a0 <__fxstatat@plt+0x5770>  // b.none
  408844:	ldr	x0, [sp, #360]
  408848:	ldr	x1, [x0, #8]
  40884c:	ldr	x0, [sp, #352]
  408850:	ldr	x0, [x0, #8]
  408854:	cmp	x1, x0
  408858:	b.ne	408874 <__fxstatat@plt+0x5744>  // b.any
  40885c:	ldr	x0, [sp, #360]
  408860:	ldr	x1, [x0]
  408864:	ldr	x0, [sp, #352]
  408868:	ldr	x0, [x0]
  40886c:	cmp	x1, x0
  408870:	b.eq	40887c <__fxstatat@plt+0x574c>  // b.none
  408874:	mov	w0, #0x1                   	// #1
  408878:	b	408ad0 <__fxstatat@plt+0x59a0>
  40887c:	ldr	x0, [sp, #24]
  408880:	ldrb	w0, [x0, #23]
  408884:	cmp	w0, #0x0
  408888:	b.eq	4088a0 <__fxstatat@plt+0x5770>  // b.none
  40888c:	ldr	x0, [sp, #16]
  408890:	mov	w1, #0x1                   	// #1
  408894:	strb	w1, [x0]
  408898:	mov	w0, #0x1                   	// #1
  40889c:	b	408ad0 <__fxstatat@plt+0x59a0>
  4088a0:	ldr	x0, [sp, #24]
  4088a4:	ldrb	w0, [x0, #24]
  4088a8:	cmp	w0, #0x0
  4088ac:	b.eq	408930 <__fxstatat@plt+0x5800>  // b.none
  4088b0:	ldr	x0, [sp, #48]
  4088b4:	ldr	w0, [x0, #16]
  4088b8:	and	w0, w0, #0xf000
  4088bc:	cmp	w0, #0xa, lsl #12
  4088c0:	b.ne	408930 <__fxstatat@plt+0x5800>  // b.any
  4088c4:	ldr	x0, [sp, #352]
  4088c8:	ldr	w0, [x0, #20]
  4088cc:	cmp	w0, #0x1
  4088d0:	b.ls	408930 <__fxstatat@plt+0x5800>  // b.plast
  4088d4:	ldr	x0, [sp, #56]
  4088d8:	bl	402d70 <canonicalize_file_name@plt>
  4088dc:	str	x0, [sp, #336]
  4088e0:	ldr	x0, [sp, #336]
  4088e4:	cmp	x0, #0x0
  4088e8:	b.eq	408930 <__fxstatat@plt+0x5800>  // b.none
  4088ec:	ldr	x1, [sp, #40]
  4088f0:	ldr	x0, [sp, #336]
  4088f4:	bl	4129d4 <__fxstatat@plt+0xf8a4>
  4088f8:	and	w0, w0, #0xff
  4088fc:	cmp	w0, #0x0
  408900:	cset	w0, ne  // ne = any
  408904:	and	w0, w0, #0xff
  408908:	eor	w0, w0, #0x1
  40890c:	and	w0, w0, #0xff
  408910:	strb	w0, [sp, #335]
  408914:	ldrb	w0, [sp, #335]
  408918:	and	w0, w0, #0x1
  40891c:	strb	w0, [sp, #335]
  408920:	ldr	x0, [sp, #336]
  408924:	bl	402e30 <free@plt>
  408928:	ldrb	w0, [sp, #335]
  40892c:	b	408ad0 <__fxstatat@plt+0x59a0>
  408930:	ldr	x0, [sp, #24]
  408934:	ldrb	w0, [x0, #44]
  408938:	cmp	w0, #0x0
  40893c:	b.eq	40895c <__fxstatat@plt+0x582c>  // b.none
  408940:	ldr	x0, [sp, #352]
  408944:	ldr	w0, [x0, #16]
  408948:	and	w0, w0, #0xf000
  40894c:	cmp	w0, #0xa, lsl #12
  408950:	b.ne	40895c <__fxstatat@plt+0x582c>  // b.any
  408954:	mov	w0, #0x1                   	// #1
  408958:	b	408ad0 <__fxstatat@plt+0x59a0>
  40895c:	ldr	x0, [sp, #24]
  408960:	ldr	w0, [x0, #4]
  408964:	cmp	w0, #0x2
  408968:	b.ne	408acc <__fxstatat@plt+0x599c>  // b.any
  40896c:	ldr	x0, [sp, #360]
  408970:	ldr	w0, [x0, #16]
  408974:	and	w0, w0, #0xf000
  408978:	cmp	w0, #0xa, lsl #12
  40897c:	b.eq	4089cc <__fxstatat@plt+0x589c>  // b.none
  408980:	ldr	x1, [sp, #360]
  408984:	add	x0, sp, #0x48
  408988:	ldp	x2, x3, [x1]
  40898c:	stp	x2, x3, [x0]
  408990:	ldp	x2, x3, [x1, #16]
  408994:	stp	x2, x3, [x0, #16]
  408998:	ldp	x2, x3, [x1, #32]
  40899c:	stp	x2, x3, [x0, #32]
  4089a0:	ldp	x2, x3, [x1, #48]
  4089a4:	stp	x2, x3, [x0, #48]
  4089a8:	ldp	x2, x3, [x1, #64]
  4089ac:	stp	x2, x3, [x0, #64]
  4089b0:	ldp	x2, x3, [x1, #80]
  4089b4:	stp	x2, x3, [x0, #80]
  4089b8:	ldp	x2, x3, [x1, #96]
  4089bc:	stp	x2, x3, [x0, #96]
  4089c0:	ldp	x2, x3, [x1, #112]
  4089c4:	stp	x2, x3, [x0, #112]
  4089c8:	b	4089ec <__fxstatat@plt+0x58bc>
  4089cc:	add	x0, sp, #0x48
  4089d0:	mov	x1, x0
  4089d4:	ldr	x0, [sp, #56]
  4089d8:	bl	41cc80 <__fxstatat@plt+0x19b50>
  4089dc:	cmp	w0, #0x0
  4089e0:	b.eq	4089ec <__fxstatat@plt+0x58bc>  // b.none
  4089e4:	mov	w0, #0x1                   	// #1
  4089e8:	b	408ad0 <__fxstatat@plt+0x59a0>
  4089ec:	ldr	x0, [sp, #352]
  4089f0:	ldr	w0, [x0, #16]
  4089f4:	and	w0, w0, #0xf000
  4089f8:	cmp	w0, #0xa, lsl #12
  4089fc:	b.eq	408a4c <__fxstatat@plt+0x591c>  // b.none
  408a00:	ldr	x1, [sp, #352]
  408a04:	add	x0, sp, #0xc8
  408a08:	ldp	x2, x3, [x1]
  408a0c:	stp	x2, x3, [x0]
  408a10:	ldp	x2, x3, [x1, #16]
  408a14:	stp	x2, x3, [x0, #16]
  408a18:	ldp	x2, x3, [x1, #32]
  408a1c:	stp	x2, x3, [x0, #32]
  408a20:	ldp	x2, x3, [x1, #48]
  408a24:	stp	x2, x3, [x0, #48]
  408a28:	ldp	x2, x3, [x1, #64]
  408a2c:	stp	x2, x3, [x0, #64]
  408a30:	ldp	x2, x3, [x1, #80]
  408a34:	stp	x2, x3, [x0, #80]
  408a38:	ldp	x2, x3, [x1, #96]
  408a3c:	stp	x2, x3, [x0, #96]
  408a40:	ldp	x2, x3, [x1, #112]
  408a44:	stp	x2, x3, [x0, #112]
  408a48:	b	408a6c <__fxstatat@plt+0x593c>
  408a4c:	add	x0, sp, #0xc8
  408a50:	mov	x1, x0
  408a54:	ldr	x0, [sp, #40]
  408a58:	bl	41cc80 <__fxstatat@plt+0x19b50>
  408a5c:	cmp	w0, #0x0
  408a60:	b.eq	408a6c <__fxstatat@plt+0x593c>  // b.none
  408a64:	mov	w0, #0x1                   	// #1
  408a68:	b	408ad0 <__fxstatat@plt+0x59a0>
  408a6c:	ldr	x1, [sp, #80]
  408a70:	ldr	x0, [sp, #208]
  408a74:	cmp	x1, x0
  408a78:	b.ne	408a8c <__fxstatat@plt+0x595c>  // b.any
  408a7c:	ldr	x1, [sp, #72]
  408a80:	ldr	x0, [sp, #200]
  408a84:	cmp	x1, x0
  408a88:	b.eq	408a94 <__fxstatat@plt+0x5964>  // b.none
  408a8c:	mov	w0, #0x1                   	// #1
  408a90:	b	408ad0 <__fxstatat@plt+0x59a0>
  408a94:	ldr	x0, [sp, #24]
  408a98:	ldrb	w0, [x0, #23]
  408a9c:	cmp	w0, #0x0
  408aa0:	b.eq	408acc <__fxstatat@plt+0x599c>  // b.none
  408aa4:	ldr	x0, [sp, #352]
  408aa8:	ldr	w0, [x0, #16]
  408aac:	and	w0, w0, #0xf000
  408ab0:	cmp	w0, #0xa, lsl #12
  408ab4:	cset	w0, ne  // ne = any
  408ab8:	and	w1, w0, #0xff
  408abc:	ldr	x0, [sp, #16]
  408ac0:	strb	w1, [x0]
  408ac4:	mov	w0, #0x1                   	// #1
  408ac8:	b	408ad0 <__fxstatat@plt+0x59a0>
  408acc:	mov	w0, #0x0                   	// #0
  408ad0:	ldp	x29, x30, [sp], #368
  408ad4:	ret
  408ad8:	stp	x29, x30, [sp, #-32]!
  408adc:	mov	x29, sp
  408ae0:	str	x0, [sp, #24]
  408ae4:	str	w1, [sp, #20]
  408ae8:	ldr	w0, [sp, #20]
  408aec:	and	w0, w0, #0xf000
  408af0:	cmp	w0, #0xa, lsl #12
  408af4:	b.eq	408b1c <__fxstatat@plt+0x59ec>  // b.none
  408af8:	bl	415780 <__fxstatat@plt+0x12650>
  408afc:	and	w0, w0, #0xff
  408b00:	cmp	w0, #0x0
  408b04:	b.ne	408b1c <__fxstatat@plt+0x59ec>  // b.any
  408b08:	mov	w1, #0x2                   	// #2
  408b0c:	ldr	x0, [sp, #24]
  408b10:	bl	402a90 <euidaccess@plt>
  408b14:	cmp	w0, #0x0
  408b18:	b.ne	408b24 <__fxstatat@plt+0x59f4>  // b.any
  408b1c:	mov	w0, #0x1                   	// #1
  408b20:	b	408b28 <__fxstatat@plt+0x59f8>
  408b24:	mov	w0, #0x0                   	// #0
  408b28:	and	w0, w0, #0x1
  408b2c:	and	w0, w0, #0xff
  408b30:	ldp	x29, x30, [sp], #32
  408b34:	ret
  408b38:	stp	x29, x30, [sp, #-96]!
  408b3c:	mov	x29, sp
  408b40:	stp	x19, x20, [sp, #16]
  408b44:	str	x21, [sp, #32]
  408b48:	str	x0, [sp, #72]
  408b4c:	str	x1, [sp, #64]
  408b50:	str	x2, [sp, #56]
  408b54:	ldr	x0, [sp, #56]
  408b58:	ldr	w0, [x0, #16]
  408b5c:	mov	w1, w0
  408b60:	ldr	x0, [sp, #64]
  408b64:	bl	408ad8 <__fxstatat@plt+0x59a8>
  408b68:	and	w0, w0, #0xff
  408b6c:	eor	w0, w0, #0x1
  408b70:	and	w0, w0, #0xff
  408b74:	cmp	w0, #0x0
  408b78:	b.eq	408c44 <__fxstatat@plt+0x5b14>  // b.none
  408b7c:	ldr	x0, [sp, #56]
  408b80:	ldr	w0, [x0, #16]
  408b84:	add	x1, sp, #0x50
  408b88:	bl	40e130 <__fxstatat@plt+0xb000>
  408b8c:	strb	wzr, [sp, #90]
  408b90:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  408b94:	add	x0, x0, #0x4b0
  408b98:	ldr	x20, [x0]
  408b9c:	ldr	x0, [sp, #72]
  408ba0:	ldrb	w0, [x0, #24]
  408ba4:	cmp	w0, #0x0
  408ba8:	b.ne	408bcc <__fxstatat@plt+0x5a9c>  // b.any
  408bac:	ldr	x0, [sp, #72]
  408bb0:	ldrb	w0, [x0, #21]
  408bb4:	cmp	w0, #0x0
  408bb8:	b.ne	408bcc <__fxstatat@plt+0x5a9c>  // b.any
  408bbc:	ldr	x0, [sp, #72]
  408bc0:	ldrb	w0, [x0, #22]
  408bc4:	cmp	w0, #0x0
  408bc8:	b.eq	408be0 <__fxstatat@plt+0x5ab0>  // b.none
  408bcc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408bd0:	add	x0, x0, #0x298
  408bd4:	bl	4030b0 <gettext@plt>
  408bd8:	mov	x19, x0
  408bdc:	b	408bf0 <__fxstatat@plt+0x5ac0>
  408be0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408be4:	add	x0, x0, #0x2c8
  408be8:	bl	4030b0 <gettext@plt>
  408bec:	mov	x19, x0
  408bf0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  408bf4:	add	x0, x0, #0x940
  408bf8:	ldr	x21, [x0]
  408bfc:	ldr	x1, [sp, #64]
  408c00:	mov	w0, #0x4                   	// #4
  408c04:	bl	41222c <__fxstatat@plt+0xf0fc>
  408c08:	mov	x2, x0
  408c0c:	ldr	x0, [sp, #56]
  408c10:	ldr	w0, [x0, #16]
  408c14:	mov	w0, w0
  408c18:	and	x1, x0, #0xfff
  408c1c:	add	x0, sp, #0x50
  408c20:	add	x0, x0, #0x1
  408c24:	mov	x5, x0
  408c28:	mov	x4, x1
  408c2c:	mov	x3, x2
  408c30:	mov	x2, x21
  408c34:	mov	x1, x19
  408c38:	mov	x0, x20
  408c3c:	bl	4030f0 <fprintf@plt>
  408c40:	b	408c8c <__fxstatat@plt+0x5b5c>
  408c44:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  408c48:	add	x0, x0, #0x4b0
  408c4c:	ldr	x19, [x0]
  408c50:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408c54:	add	x0, x0, #0x300
  408c58:	bl	4030b0 <gettext@plt>
  408c5c:	mov	x21, x0
  408c60:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  408c64:	add	x0, x0, #0x940
  408c68:	ldr	x20, [x0]
  408c6c:	ldr	x1, [sp, #64]
  408c70:	mov	w0, #0x4                   	// #4
  408c74:	bl	41222c <__fxstatat@plt+0xf0fc>
  408c78:	mov	x3, x0
  408c7c:	mov	x2, x20
  408c80:	mov	x1, x21
  408c84:	mov	x0, x19
  408c88:	bl	4030f0 <fprintf@plt>
  408c8c:	bl	416024 <__fxstatat@plt+0x12ef4>
  408c90:	and	w0, w0, #0xff
  408c94:	ldp	x19, x20, [sp, #16]
  408c98:	ldr	x21, [sp, #32]
  408c9c:	ldp	x29, x30, [sp], #96
  408ca0:	ret
  408ca4:	stp	x29, x30, [sp, #-32]!
  408ca8:	mov	x29, sp
  408cac:	str	x0, [sp, #24]
  408cb0:	adrp	x0, 410000 <__fxstatat@plt+0xced0>
  408cb4:	add	x4, x0, #0xac
  408cb8:	adrp	x0, 40f000 <__fxstatat@plt+0xbed0>
  408cbc:	add	x3, x0, #0xf88
  408cc0:	adrp	x0, 40f000 <__fxstatat@plt+0xbed0>
  408cc4:	add	x2, x0, #0xef8
  408cc8:	mov	x1, #0x0                   	// #0
  408ccc:	mov	x0, #0x3d                  	// #61
  408cd0:	bl	40f068 <__fxstatat@plt+0xbf38>
  408cd4:	mov	x1, x0
  408cd8:	ldr	x0, [sp, #24]
  408cdc:	str	x1, [x0, #64]
  408ce0:	nop
  408ce4:	ldp	x29, x30, [sp], #32
  408ce8:	ret
  408cec:	stp	x29, x30, [sp, #-32]!
  408cf0:	mov	x29, sp
  408cf4:	str	x0, [sp, #24]
  408cf8:	adrp	x0, 410000 <__fxstatat@plt+0xced0>
  408cfc:	add	x4, x0, #0xac
  408d00:	adrp	x0, 40f000 <__fxstatat@plt+0xbed0>
  408d04:	add	x3, x0, #0xf88
  408d08:	adrp	x0, 40f000 <__fxstatat@plt+0xbed0>
  408d0c:	add	x2, x0, #0xf50
  408d10:	mov	x1, #0x0                   	// #0
  408d14:	mov	x0, #0x3d                  	// #61
  408d18:	bl	40f068 <__fxstatat@plt+0xbf38>
  408d1c:	mov	x1, x0
  408d20:	ldr	x0, [sp, #24]
  408d24:	str	x1, [x0, #72]
  408d28:	nop
  408d2c:	ldp	x29, x30, [sp], #32
  408d30:	ret
  408d34:	stp	x29, x30, [sp, #-48]!
  408d38:	mov	x29, sp
  408d3c:	str	x0, [sp, #40]
  408d40:	str	x1, [sp, #32]
  408d44:	str	x2, [sp, #24]
  408d48:	ldr	x0, [sp, #40]
  408d4c:	ldrb	w0, [x0, #24]
  408d50:	cmp	w0, #0x0
  408d54:	b.ne	408d78 <__fxstatat@plt+0x5c48>  // b.any
  408d58:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408d5c:	add	x3, x0, #0xa00
  408d60:	mov	w2, #0x6d2                 	// #1746
  408d64:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408d68:	add	x1, x0, #0x318
  408d6c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408d70:	add	x0, x0, #0x328
  408d74:	bl	403060 <__assert_fail@plt>
  408d78:	ldr	x0, [sp, #40]
  408d7c:	ldr	w0, [x0, #8]
  408d80:	cmp	w0, #0x2
  408d84:	b.eq	408e04 <__fxstatat@plt+0x5cd4>  // b.none
  408d88:	ldr	x0, [sp, #40]
  408d8c:	ldr	w0, [x0, #8]
  408d90:	cmp	w0, #0x3
  408d94:	b.eq	408de0 <__fxstatat@plt+0x5cb0>  // b.none
  408d98:	ldr	x0, [sp, #40]
  408d9c:	ldr	w0, [x0, #8]
  408da0:	cmp	w0, #0x4
  408da4:	b.ne	408e0c <__fxstatat@plt+0x5cdc>  // b.any
  408da8:	ldr	x0, [sp, #40]
  408dac:	ldrb	w0, [x0, #47]
  408db0:	cmp	w0, #0x0
  408db4:	b.eq	408e0c <__fxstatat@plt+0x5cdc>  // b.none
  408db8:	ldr	x0, [sp, #24]
  408dbc:	ldr	w0, [x0, #16]
  408dc0:	mov	w1, w0
  408dc4:	ldr	x0, [sp, #32]
  408dc8:	bl	408ad8 <__fxstatat@plt+0x59a8>
  408dcc:	and	w0, w0, #0xff
  408dd0:	eor	w0, w0, #0x1
  408dd4:	and	w0, w0, #0xff
  408dd8:	cmp	w0, #0x0
  408ddc:	b.eq	408e0c <__fxstatat@plt+0x5cdc>  // b.none
  408de0:	ldr	x2, [sp, #24]
  408de4:	ldr	x1, [sp, #32]
  408de8:	ldr	x0, [sp, #40]
  408dec:	bl	408b38 <__fxstatat@plt+0x5a08>
  408df0:	and	w0, w0, #0xff
  408df4:	eor	w0, w0, #0x1
  408df8:	and	w0, w0, #0xff
  408dfc:	cmp	w0, #0x0
  408e00:	b.eq	408e0c <__fxstatat@plt+0x5cdc>  // b.none
  408e04:	mov	w0, #0x1                   	// #1
  408e08:	b	408e10 <__fxstatat@plt+0x5ce0>
  408e0c:	mov	w0, #0x0                   	// #0
  408e10:	and	w0, w0, #0x1
  408e14:	and	w0, w0, #0xff
  408e18:	ldp	x29, x30, [sp], #48
  408e1c:	ret
  408e20:	stp	x29, x30, [sp, #-64]!
  408e24:	mov	x29, sp
  408e28:	str	x19, [sp, #16]
  408e2c:	str	x0, [sp, #56]
  408e30:	str	x1, [sp, #48]
  408e34:	str	x2, [sp, #40]
  408e38:	ldr	x2, [sp, #56]
  408e3c:	mov	w1, #0x4                   	// #4
  408e40:	mov	w0, #0x0                   	// #0
  408e44:	bl	4121a0 <__fxstatat@plt+0xf070>
  408e48:	mov	x19, x0
  408e4c:	ldr	x2, [sp, #48]
  408e50:	mov	w1, #0x4                   	// #4
  408e54:	mov	w0, #0x1                   	// #1
  408e58:	bl	4121a0 <__fxstatat@plt+0xf070>
  408e5c:	mov	x2, x0
  408e60:	mov	x1, x19
  408e64:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408e68:	add	x0, x0, #0x338
  408e6c:	bl	403050 <printf@plt>
  408e70:	ldr	x0, [sp, #40]
  408e74:	cmp	x0, #0x0
  408e78:	b.eq	408ea4 <__fxstatat@plt+0x5d74>  // b.none
  408e7c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408e80:	add	x0, x0, #0x348
  408e84:	bl	4030b0 <gettext@plt>
  408e88:	mov	x19, x0
  408e8c:	ldr	x1, [sp, #40]
  408e90:	mov	w0, #0x4                   	// #4
  408e94:	bl	41222c <__fxstatat@plt+0xf0fc>
  408e98:	mov	x1, x0
  408e9c:	mov	x0, x19
  408ea0:	bl	403050 <printf@plt>
  408ea4:	mov	w0, #0xa                   	// #10
  408ea8:	bl	402c40 <putchar_unlocked@plt>
  408eac:	nop
  408eb0:	ldr	x19, [sp, #16]
  408eb4:	ldp	x29, x30, [sp], #64
  408eb8:	ret
  408ebc:	stp	x29, x30, [sp, #-32]!
  408ec0:	mov	x29, sp
  408ec4:	str	x19, [sp, #16]
  408ec8:	mov	x0, #0x0                   	// #0
  408ecc:	bl	413080 <__fxstatat@plt+0xff50>
  408ed0:	cmp	w0, #0x0
  408ed4:	b.eq	408efc <__fxstatat@plt+0x5dcc>  // b.none
  408ed8:	bl	403070 <__errno_location@plt>
  408edc:	ldr	w19, [x0]
  408ee0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408ee4:	add	x0, x0, #0x358
  408ee8:	bl	4030b0 <gettext@plt>
  408eec:	mov	x2, x0
  408ef0:	mov	w1, w19
  408ef4:	mov	w0, #0x1                   	// #1
  408ef8:	bl	402980 <error@plt>
  408efc:	nop
  408f00:	ldr	x19, [sp, #16]
  408f04:	ldp	x29, x30, [sp], #32
  408f08:	ret
  408f0c:	stp	x29, x30, [sp, #-80]!
  408f10:	mov	x29, sp
  408f14:	stp	x19, x20, [sp, #16]
  408f18:	str	x0, [sp, #56]
  408f1c:	str	x1, [sp, #48]
  408f20:	strb	w2, [sp, #47]
  408f24:	strb	w3, [sp, #46]
  408f28:	strb	w4, [sp, #45]
  408f2c:	ldrb	w0, [sp, #45]
  408f30:	cmp	w0, #0x0
  408f34:	b.eq	408f40 <__fxstatat@plt+0x5e10>  // b.none
  408f38:	mov	w0, #0x400                 	// #1024
  408f3c:	b	408f44 <__fxstatat@plt+0x5e14>
  408f40:	mov	w0, #0x0                   	// #0
  408f44:	mov	w6, #0xffffffff            	// #-1
  408f48:	ldrb	w5, [sp, #47]
  408f4c:	mov	w4, w0
  408f50:	ldr	x3, [sp, #48]
  408f54:	mov	w2, #0xffffff9c            	// #-100
  408f58:	ldr	x1, [sp, #56]
  408f5c:	mov	w0, #0xffffff9c            	// #-100
  408f60:	bl	40c520 <__fxstatat@plt+0x93f0>
  408f64:	str	w0, [sp, #76]
  408f68:	ldr	w0, [sp, #76]
  408f6c:	cmp	w0, #0x0
  408f70:	b.le	408fc8 <__fxstatat@plt+0x5e98>
  408f74:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408f78:	add	x0, x0, #0x390
  408f7c:	bl	4030b0 <gettext@plt>
  408f80:	mov	x19, x0
  408f84:	ldr	x2, [sp, #48]
  408f88:	mov	w1, #0x4                   	// #4
  408f8c:	mov	w0, #0x0                   	// #0
  408f90:	bl	4121a0 <__fxstatat@plt+0xf070>
  408f94:	mov	x20, x0
  408f98:	ldr	x2, [sp, #56]
  408f9c:	mov	w1, #0x4                   	// #4
  408fa0:	mov	w0, #0x1                   	// #1
  408fa4:	bl	4121a0 <__fxstatat@plt+0xf070>
  408fa8:	mov	x4, x0
  408fac:	mov	x3, x20
  408fb0:	mov	x2, x19
  408fb4:	ldr	w1, [sp, #76]
  408fb8:	mov	w0, #0x0                   	// #0
  408fbc:	bl	402980 <error@plt>
  408fc0:	mov	w0, #0x0                   	// #0
  408fc4:	b	40900c <__fxstatat@plt+0x5edc>
  408fc8:	ldr	w0, [sp, #76]
  408fcc:	cmp	w0, #0x0
  408fd0:	b.ge	409008 <__fxstatat@plt+0x5ed8>  // b.tcont
  408fd4:	ldrb	w0, [sp, #46]
  408fd8:	cmp	w0, #0x0
  408fdc:	b.eq	409008 <__fxstatat@plt+0x5ed8>  // b.none
  408fe0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  408fe4:	add	x0, x0, #0x1d0
  408fe8:	bl	4030b0 <gettext@plt>
  408fec:	mov	x19, x0
  408ff0:	ldr	x1, [sp, #48]
  408ff4:	mov	w0, #0x4                   	// #4
  408ff8:	bl	41222c <__fxstatat@plt+0xf0fc>
  408ffc:	mov	x1, x0
  409000:	mov	x0, x19
  409004:	bl	403050 <printf@plt>
  409008:	mov	w0, #0x1                   	// #1
  40900c:	ldp	x19, x20, [sp, #16]
  409010:	ldp	x29, x30, [sp], #80
  409014:	ret
  409018:	sub	sp, sp, #0x10
  40901c:	str	x0, [sp, #8]
  409020:	strb	w1, [sp, #7]
  409024:	ldr	x0, [sp, #8]
  409028:	ldr	w0, [x0, #4]
  40902c:	cmp	w0, #0x4
  409030:	b.eq	409050 <__fxstatat@plt+0x5f20>  // b.none
  409034:	ldr	x0, [sp, #8]
  409038:	ldr	w0, [x0, #4]
  40903c:	cmp	w0, #0x3
  409040:	b.ne	409058 <__fxstatat@plt+0x5f28>  // b.any
  409044:	ldrb	w0, [sp, #7]
  409048:	cmp	w0, #0x0
  40904c:	b.eq	409058 <__fxstatat@plt+0x5f28>  // b.none
  409050:	mov	w0, #0x1                   	// #1
  409054:	b	40905c <__fxstatat@plt+0x5f2c>
  409058:	mov	w0, #0x0                   	// #0
  40905c:	and	w0, w0, #0x1
  409060:	and	w0, w0, #0xff
  409064:	add	sp, sp, #0x10
  409068:	ret
  40906c:	stp	x29, x30, [sp, #-240]!
  409070:	mov	x29, sp
  409074:	str	x0, [sp, #40]
  409078:	str	x1, [sp, #32]
  40907c:	str	x2, [sp, #24]
  409080:	ldr	x0, [sp, #40]
  409084:	bl	402950 <strlen@plt>
  409088:	str	x0, [sp, #232]
  40908c:	ldr	x0, [sp, #24]
  409090:	bl	40db40 <__fxstatat@plt+0xaa10>
  409094:	str	x0, [sp, #224]
  409098:	ldr	x0, [sp, #224]
  40909c:	bl	402950 <strlen@plt>
  4090a0:	str	x0, [sp, #216]
  4090a4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4090a8:	add	x0, x0, #0x920
  4090ac:	ldr	x0, [x0]
  4090b0:	bl	402950 <strlen@plt>
  4090b4:	str	x0, [sp, #208]
  4090b8:	ldr	x1, [sp, #216]
  4090bc:	ldr	x0, [sp, #208]
  4090c0:	add	x0, x1, x0
  4090c4:	ldr	x1, [sp, #232]
  4090c8:	cmp	x1, x0
  4090cc:	b.ne	409114 <__fxstatat@plt+0x5fe4>  // b.any
  4090d0:	ldr	x2, [sp, #216]
  4090d4:	ldr	x1, [sp, #224]
  4090d8:	ldr	x0, [sp, #40]
  4090dc:	bl	402d80 <memcmp@plt>
  4090e0:	cmp	w0, #0x0
  4090e4:	b.ne	409114 <__fxstatat@plt+0x5fe4>  // b.any
  4090e8:	ldr	x1, [sp, #40]
  4090ec:	ldr	x0, [sp, #216]
  4090f0:	add	x2, x1, x0
  4090f4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4090f8:	add	x0, x0, #0x920
  4090fc:	ldr	x0, [x0]
  409100:	mov	x1, x0
  409104:	mov	x0, x2
  409108:	bl	402db0 <strcmp@plt>
  40910c:	cmp	w0, #0x0
  409110:	b.eq	40911c <__fxstatat@plt+0x5fec>  // b.none
  409114:	mov	w0, #0x0                   	// #0
  409118:	b	4091d0 <__fxstatat@plt+0x60a0>
  40911c:	ldr	x0, [sp, #24]
  409120:	bl	402950 <strlen@plt>
  409124:	str	x0, [sp, #200]
  409128:	ldr	x1, [sp, #200]
  40912c:	ldr	x0, [sp, #208]
  409130:	add	x0, x1, x0
  409134:	add	x0, x0, #0x1
  409138:	bl	415a20 <__fxstatat@plt+0x128f0>
  40913c:	str	x0, [sp, #192]
  409140:	ldr	x2, [sp, #200]
  409144:	ldr	x1, [sp, #24]
  409148:	ldr	x0, [sp, #192]
  40914c:	bl	402e90 <mempcpy@plt>
  409150:	mov	x2, x0
  409154:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  409158:	add	x0, x0, #0x920
  40915c:	ldr	x0, [x0]
  409160:	mov	x1, x0
  409164:	mov	x0, x2
  409168:	bl	402f40 <strcpy@plt>
  40916c:	add	x0, sp, #0x38
  409170:	mov	x1, x0
  409174:	ldr	x0, [sp, #192]
  409178:	bl	41cc80 <__fxstatat@plt+0x19b50>
  40917c:	str	w0, [sp, #188]
  409180:	ldr	x0, [sp, #192]
  409184:	bl	402e30 <free@plt>
  409188:	ldr	w0, [sp, #188]
  40918c:	cmp	w0, #0x0
  409190:	b.ne	4091c4 <__fxstatat@plt+0x6094>  // b.any
  409194:	ldr	x0, [sp, #32]
  409198:	ldr	x1, [x0, #8]
  40919c:	ldr	x0, [sp, #64]
  4091a0:	cmp	x1, x0
  4091a4:	b.ne	4091c4 <__fxstatat@plt+0x6094>  // b.any
  4091a8:	ldr	x0, [sp, #32]
  4091ac:	ldr	x1, [x0]
  4091b0:	ldr	x0, [sp, #56]
  4091b4:	cmp	x1, x0
  4091b8:	b.ne	4091c4 <__fxstatat@plt+0x6094>  // b.any
  4091bc:	mov	w0, #0x1                   	// #1
  4091c0:	b	4091c8 <__fxstatat@plt+0x6098>
  4091c4:	mov	w0, #0x0                   	// #0
  4091c8:	and	w0, w0, #0x1
  4091cc:	and	w0, w0, #0xff
  4091d0:	ldp	x29, x30, [sp], #240
  4091d4:	ret
  4091d8:	sub	sp, sp, #0x340
  4091dc:	stp	x29, x30, [sp]
  4091e0:	mov	x29, sp
  4091e4:	stp	x19, x20, [sp, #16]
  4091e8:	str	x21, [sp, #32]
  4091ec:	str	x0, [x29, #104]
  4091f0:	str	x1, [x29, #96]
  4091f4:	strb	w2, [x29, #95]
  4091f8:	str	x3, [x29, #80]
  4091fc:	str	x4, [x29, #72]
  409200:	str	x5, [x29, #64]
  409204:	strb	w6, [x29, #94]
  409208:	str	x7, [x29, #56]
  40920c:	strb	wzr, [x29, #819]
  409210:	str	xzr, [x29, #808]
  409214:	str	xzr, [x29, #800]
  409218:	strb	wzr, [x29, #798]
  40921c:	strb	wzr, [x29, #797]
  409220:	strb	wzr, [x29, #796]
  409224:	ldr	x0, [x29, #832]
  409228:	strb	wzr, [x0]
  40922c:	ldr	x0, [x29, #64]
  409230:	ldr	w0, [x0, #52]
  409234:	str	w0, [x29, #792]
  409238:	ldr	x0, [x29, #64]
  40923c:	ldrb	w0, [x0, #24]
  409240:	cmp	w0, #0x0
  409244:	b.eq	4092b4 <__fxstatat@plt+0x6184>  // b.none
  409248:	ldr	w0, [x29, #792]
  40924c:	cmp	w0, #0x0
  409250:	b.ge	409288 <__fxstatat@plt+0x6158>  // b.tcont
  409254:	mov	w4, #0x1                   	// #1
  409258:	ldr	x3, [x29, #96]
  40925c:	mov	w2, #0xffffff9c            	// #-100
  409260:	ldr	x1, [x29, #104]
  409264:	mov	w0, #0xffffff9c            	// #-100
  409268:	bl	4125c4 <__fxstatat@plt+0xf494>
  40926c:	cmp	w0, #0x0
  409270:	b.eq	409280 <__fxstatat@plt+0x6150>  // b.none
  409274:	bl	403070 <__errno_location@plt>
  409278:	ldr	w0, [x0]
  40927c:	b	409284 <__fxstatat@plt+0x6154>
  409280:	mov	w0, #0x0                   	// #0
  409284:	str	w0, [x29, #792]
  409288:	ldr	w0, [x29, #792]
  40928c:	cmp	w0, #0x0
  409290:	cset	w0, eq  // eq = none
  409294:	and	w0, w0, #0xff
  409298:	strb	w0, [x29, #95]
  40929c:	ldr	x0, [x29, #840]
  4092a0:	cmp	x0, #0x0
  4092a4:	b.eq	4092b4 <__fxstatat@plt+0x6184>  // b.none
  4092a8:	ldrb	w1, [x29, #95]
  4092ac:	ldr	x0, [x29, #840]
  4092b0:	strb	w1, [x0]
  4092b4:	ldr	w0, [x29, #792]
  4092b8:	cmp	w0, #0x0
  4092bc:	b.ne	4092d4 <__fxstatat@plt+0x61a4>  // b.any
  4092c0:	ldr	x0, [x29, #64]
  4092c4:	ldrb	w0, [x0, #49]
  4092c8:	eor	w0, w0, #0x1
  4092cc:	and	w0, w0, #0xff
  4092d0:	b	409304 <__fxstatat@plt+0x61d4>
  4092d4:	ldr	w0, [x29, #792]
  4092d8:	cmp	w0, #0x11
  4092dc:	b.ne	4092f0 <__fxstatat@plt+0x61c0>  // b.any
  4092e0:	ldr	x0, [x29, #64]
  4092e4:	ldr	w0, [x0, #8]
  4092e8:	cmp	w0, #0x2
  4092ec:	b.eq	4092f8 <__fxstatat@plt+0x61c8>  // b.none
  4092f0:	mov	w0, #0x1                   	// #1
  4092f4:	b	4092fc <__fxstatat@plt+0x61cc>
  4092f8:	mov	w0, #0x0                   	// #0
  4092fc:	and	w0, w0, #0x1
  409300:	and	w0, w0, #0xff
  409304:	cmp	w0, #0x0
  409308:	b.eq	409450 <__fxstatat@plt+0x6320>  // b.none
  40930c:	ldr	w0, [x29, #792]
  409310:	cmp	w0, #0x0
  409314:	b.ne	409320 <__fxstatat@plt+0x61f0>  // b.any
  409318:	ldr	x0, [x29, #96]
  40931c:	b	409324 <__fxstatat@plt+0x61f4>
  409320:	ldr	x0, [x29, #104]
  409324:	str	x0, [x29, #760]
  409328:	ldr	x0, [x29, #64]
  40932c:	ldr	w0, [x0, #4]
  409330:	cmp	w0, #0x2
  409334:	b.ne	409358 <__fxstatat@plt+0x6228>  // b.any
  409338:	add	x0, x29, #0x1f8
  40933c:	mov	x1, x0
  409340:	ldr	x0, [x29, #760]
  409344:	bl	41cca0 <__fxstatat@plt+0x19b70>
  409348:	cmp	w0, #0x0
  40934c:	cset	w0, ne  // ne = any
  409350:	and	w0, w0, #0xff
  409354:	b	409374 <__fxstatat@plt+0x6244>
  409358:	add	x0, x29, #0x1f8
  40935c:	mov	x1, x0
  409360:	ldr	x0, [x29, #760]
  409364:	bl	41cc80 <__fxstatat@plt+0x19b50>
  409368:	cmp	w0, #0x0
  40936c:	cset	w0, ne  // ne = any
  409370:	and	w0, w0, #0xff
  409374:	cmp	w0, #0x0
  409378:	b.eq	4093bc <__fxstatat@plt+0x628c>  // b.none
  40937c:	bl	403070 <__errno_location@plt>
  409380:	ldr	w19, [x0]
  409384:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409388:	add	x0, x0, #0x3b8
  40938c:	bl	4030b0 <gettext@plt>
  409390:	mov	x20, x0
  409394:	ldr	x1, [x29, #760]
  409398:	mov	w0, #0x4                   	// #4
  40939c:	bl	41222c <__fxstatat@plt+0xf0fc>
  4093a0:	mov	x3, x0
  4093a4:	mov	x2, x20
  4093a8:	mov	w1, w19
  4093ac:	mov	w0, #0x0                   	// #0
  4093b0:	bl	402980 <error@plt>
  4093b4:	mov	w0, #0x0                   	// #0
  4093b8:	b	40b630 <__fxstatat@plt+0x8500>
  4093bc:	ldr	w0, [x29, #520]
  4093c0:	str	w0, [x29, #828]
  4093c4:	ldr	w0, [x29, #828]
  4093c8:	and	w0, w0, #0xf000
  4093cc:	cmp	w0, #0x4, lsl #12
  4093d0:	b.ne	409450 <__fxstatat@plt+0x6320>  // b.any
  4093d4:	ldr	x0, [x29, #64]
  4093d8:	ldrb	w0, [x0, #42]
  4093dc:	eor	w0, w0, #0x1
  4093e0:	and	w0, w0, #0xff
  4093e4:	cmp	w0, #0x0
  4093e8:	b.eq	409450 <__fxstatat@plt+0x6320>  // b.none
  4093ec:	ldr	x0, [x29, #64]
  4093f0:	ldrb	w0, [x0, #25]
  4093f4:	eor	w0, w0, #0x1
  4093f8:	and	w0, w0, #0xff
  4093fc:	cmp	w0, #0x0
  409400:	b.eq	409418 <__fxstatat@plt+0x62e8>  // b.none
  409404:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409408:	add	x0, x0, #0x3c8
  40940c:	bl	4030b0 <gettext@plt>
  409410:	mov	x19, x0
  409414:	b	409428 <__fxstatat@plt+0x62f8>
  409418:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40941c:	add	x0, x0, #0x3f0
  409420:	bl	4030b0 <gettext@plt>
  409424:	mov	x19, x0
  409428:	ldr	x1, [x29, #104]
  40942c:	mov	w0, #0x4                   	// #4
  409430:	bl	41222c <__fxstatat@plt+0xf0fc>
  409434:	mov	x3, x0
  409438:	mov	x2, x19
  40943c:	mov	w1, #0x0                   	// #0
  409440:	mov	w0, #0x0                   	// #0
  409444:	bl	402980 <error@plt>
  409448:	mov	w0, #0x0                   	// #0
  40944c:	b	40b630 <__fxstatat@plt+0x8500>
  409450:	ldrb	w0, [x29, #94]
  409454:	cmp	w0, #0x0
  409458:	b.eq	409500 <__fxstatat@plt+0x63d0>  // b.none
  40945c:	ldr	x0, [x29, #64]
  409460:	ldr	x0, [x0, #72]
  409464:	cmp	x0, #0x0
  409468:	b.eq	409500 <__fxstatat@plt+0x63d0>  // b.none
  40946c:	ldr	w0, [x29, #828]
  409470:	and	w0, w0, #0xf000
  409474:	cmp	w0, #0x4, lsl #12
  409478:	b.eq	4094e8 <__fxstatat@plt+0x63b8>  // b.none
  40947c:	ldr	x0, [x29, #64]
  409480:	ldr	w0, [x0]
  409484:	cmp	w0, #0x0
  409488:	b.ne	4094e8 <__fxstatat@plt+0x63b8>  // b.any
  40948c:	ldr	x0, [x29, #64]
  409490:	ldr	x0, [x0, #72]
  409494:	add	x1, x29, #0x1f8
  409498:	mov	x2, x1
  40949c:	ldr	x1, [x29, #104]
  4094a0:	bl	40decc <__fxstatat@plt+0xad9c>
  4094a4:	and	w0, w0, #0xff
  4094a8:	cmp	w0, #0x0
  4094ac:	b.eq	4094e8 <__fxstatat@plt+0x63b8>  // b.none
  4094b0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4094b4:	add	x0, x0, #0x408
  4094b8:	bl	4030b0 <gettext@plt>
  4094bc:	mov	x19, x0
  4094c0:	ldr	x1, [x29, #104]
  4094c4:	mov	w0, #0x4                   	// #4
  4094c8:	bl	41222c <__fxstatat@plt+0xf0fc>
  4094cc:	mov	x3, x0
  4094d0:	mov	x2, x19
  4094d4:	mov	w1, #0x0                   	// #0
  4094d8:	mov	w0, #0x0                   	// #0
  4094dc:	bl	402980 <error@plt>
  4094e0:	mov	w0, #0x1                   	// #1
  4094e4:	b	40b630 <__fxstatat@plt+0x8500>
  4094e8:	ldr	x0, [x29, #64]
  4094ec:	ldr	x0, [x0, #72]
  4094f0:	add	x1, x29, #0x1f8
  4094f4:	mov	x2, x1
  4094f8:	ldr	x1, [x29, #104]
  4094fc:	bl	40de24 <__fxstatat@plt+0xacf4>
  409500:	ldrb	w1, [x29, #94]
  409504:	ldr	x0, [x29, #64]
  409508:	bl	409018 <__fxstatat@plt+0x5ee8>
  40950c:	strb	w0, [x29, #759]
  409510:	ldrb	w0, [x29, #95]
  409514:	eor	w0, w0, #0x1
  409518:	and	w0, w0, #0xff
  40951c:	cmp	w0, #0x0
  409520:	b.eq	409e60 <__fxstatat@plt+0x6d30>  // b.none
  409524:	ldr	w0, [x29, #792]
  409528:	cmp	w0, #0x11
  40952c:	b.ne	409540 <__fxstatat@plt+0x6410>  // b.any
  409530:	ldr	x0, [x29, #64]
  409534:	ldr	w0, [x0, #8]
  409538:	cmp	w0, #0x2
  40953c:	b.eq	4096bc <__fxstatat@plt+0x658c>  // b.none
  409540:	ldr	w0, [x29, #828]
  409544:	and	w0, w0, #0xf000
  409548:	cmp	w0, #0x8, lsl #12
  40954c:	b.eq	409588 <__fxstatat@plt+0x6458>  // b.none
  409550:	ldr	x0, [x29, #64]
  409554:	ldrb	w0, [x0, #20]
  409558:	eor	w0, w0, #0x1
  40955c:	and	w0, w0, #0xff
  409560:	cmp	w0, #0x0
  409564:	b.ne	4095d8 <__fxstatat@plt+0x64a8>  // b.any
  409568:	ldr	w0, [x29, #828]
  40956c:	and	w0, w0, #0xf000
  409570:	cmp	w0, #0x4, lsl #12
  409574:	b.eq	4095d8 <__fxstatat@plt+0x64a8>  // b.none
  409578:	ldr	w0, [x29, #828]
  40957c:	and	w0, w0, #0xf000
  409580:	cmp	w0, #0xa, lsl #12
  409584:	b.eq	4095d8 <__fxstatat@plt+0x64a8>  // b.none
  409588:	ldr	x0, [x29, #64]
  40958c:	ldrb	w0, [x0, #24]
  409590:	cmp	w0, #0x0
  409594:	b.ne	4095d8 <__fxstatat@plt+0x64a8>  // b.any
  409598:	ldr	x0, [x29, #64]
  40959c:	ldrb	w0, [x0, #44]
  4095a0:	cmp	w0, #0x0
  4095a4:	b.ne	4095d8 <__fxstatat@plt+0x64a8>  // b.any
  4095a8:	ldr	x0, [x29, #64]
  4095ac:	ldrb	w0, [x0, #23]
  4095b0:	cmp	w0, #0x0
  4095b4:	b.ne	4095d8 <__fxstatat@plt+0x64a8>  // b.any
  4095b8:	ldr	x0, [x29, #64]
  4095bc:	ldr	w0, [x0]
  4095c0:	cmp	w0, #0x0
  4095c4:	b.ne	4095d8 <__fxstatat@plt+0x64a8>  // b.any
  4095c8:	ldr	x0, [x29, #64]
  4095cc:	ldrb	w0, [x0, #21]
  4095d0:	cmp	w0, #0x0
  4095d4:	b.eq	4095e0 <__fxstatat@plt+0x64b0>  // b.none
  4095d8:	mov	w0, #0x1                   	// #1
  4095dc:	b	4095e4 <__fxstatat@plt+0x64b4>
  4095e0:	mov	w0, #0x0                   	// #0
  4095e4:	strb	w0, [x29, #758]
  4095e8:	ldrb	w0, [x29, #758]
  4095ec:	and	w0, w0, #0x1
  4095f0:	strb	w0, [x29, #758]
  4095f4:	ldrb	w0, [x29, #758]
  4095f8:	cmp	w0, #0x0
  4095fc:	b.eq	409608 <__fxstatat@plt+0x64d8>  // b.none
  409600:	mov	w0, #0x100                 	// #256
  409604:	b	40960c <__fxstatat@plt+0x64dc>
  409608:	mov	w0, #0x0                   	// #0
  40960c:	str	w0, [x29, #752]
  409610:	add	x0, x29, #0x178
  409614:	ldr	w3, [x29, #752]
  409618:	mov	x2, x0
  40961c:	ldr	x1, [x29, #96]
  409620:	mov	w0, #0xffffff9c            	// #-100
  409624:	bl	41ccb0 <__fxstatat@plt+0x19b80>
  409628:	cmp	w0, #0x0
  40962c:	b.ne	409644 <__fxstatat@plt+0x6514>  // b.any
  409630:	ldrb	w0, [x29, #758]
  409634:	strb	w0, [x29, #796]
  409638:	mov	w0, #0x11                  	// #17
  40963c:	str	w0, [x29, #792]
  409640:	b	4096bc <__fxstatat@plt+0x658c>
  409644:	bl	403070 <__errno_location@plt>
  409648:	ldr	w0, [x0]
  40964c:	cmp	w0, #0x28
  409650:	b.ne	409664 <__fxstatat@plt+0x6534>  // b.any
  409654:	ldr	x0, [x29, #64]
  409658:	ldrb	w0, [x0, #22]
  40965c:	cmp	w0, #0x0
  409660:	b.ne	4096bc <__fxstatat@plt+0x658c>  // b.any
  409664:	bl	403070 <__errno_location@plt>
  409668:	ldr	w0, [x0]
  40966c:	cmp	w0, #0x2
  409670:	b.eq	4096b4 <__fxstatat@plt+0x6584>  // b.none
  409674:	bl	403070 <__errno_location@plt>
  409678:	ldr	w19, [x0]
  40967c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409680:	add	x0, x0, #0x3b8
  409684:	bl	4030b0 <gettext@plt>
  409688:	mov	x20, x0
  40968c:	ldr	x1, [x29, #96]
  409690:	mov	w0, #0x4                   	// #4
  409694:	bl	41222c <__fxstatat@plt+0xf0fc>
  409698:	mov	x3, x0
  40969c:	mov	x2, x20
  4096a0:	mov	w1, w19
  4096a4:	mov	w0, #0x0                   	// #0
  4096a8:	bl	402980 <error@plt>
  4096ac:	mov	w0, #0x0                   	// #0
  4096b0:	b	40b630 <__fxstatat@plt+0x8500>
  4096b4:	mov	w0, #0x1                   	// #1
  4096b8:	strb	w0, [x29, #95]
  4096bc:	ldr	w0, [x29, #792]
  4096c0:	cmp	w0, #0x11
  4096c4:	b.ne	409e60 <__fxstatat@plt+0x6d30>  // b.any
  4096c8:	strb	wzr, [x29, #375]
  4096cc:	ldr	x0, [x29, #64]
  4096d0:	ldr	w0, [x0, #8]
  4096d4:	cmp	w0, #0x2
  4096d8:	b.eq	40976c <__fxstatat@plt+0x663c>  // b.none
  4096dc:	add	x2, x29, #0x177
  4096e0:	add	x1, x29, #0x178
  4096e4:	add	x0, x29, #0x1f8
  4096e8:	mov	x5, x2
  4096ec:	ldr	x4, [x29, #64]
  4096f0:	mov	x3, x1
  4096f4:	ldr	x2, [x29, #96]
  4096f8:	mov	x1, x0
  4096fc:	ldr	x0, [x29, #104]
  409700:	bl	408440 <__fxstatat@plt+0x5310>
  409704:	and	w0, w0, #0xff
  409708:	eor	w0, w0, #0x1
  40970c:	and	w0, w0, #0xff
  409710:	cmp	w0, #0x0
  409714:	b.eq	40976c <__fxstatat@plt+0x663c>  // b.none
  409718:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40971c:	add	x0, x0, #0x440
  409720:	bl	4030b0 <gettext@plt>
  409724:	mov	x19, x0
  409728:	ldr	x2, [x29, #104]
  40972c:	mov	w1, #0x4                   	// #4
  409730:	mov	w0, #0x0                   	// #0
  409734:	bl	4121a0 <__fxstatat@plt+0xf070>
  409738:	mov	x20, x0
  40973c:	ldr	x2, [x29, #96]
  409740:	mov	w1, #0x4                   	// #4
  409744:	mov	w0, #0x1                   	// #1
  409748:	bl	4121a0 <__fxstatat@plt+0xf070>
  40974c:	mov	x4, x0
  409750:	mov	x3, x20
  409754:	mov	x2, x19
  409758:	mov	w1, #0x0                   	// #0
  40975c:	mov	w0, #0x0                   	// #0
  409760:	bl	402980 <error@plt>
  409764:	mov	w0, #0x0                   	// #0
  409768:	b	40b630 <__fxstatat@plt+0x8500>
  40976c:	ldr	x0, [x29, #64]
  409770:	ldrb	w0, [x0, #45]
  409774:	cmp	w0, #0x0
  409778:	b.eq	409874 <__fxstatat@plt+0x6744>  // b.none
  40977c:	ldr	w0, [x29, #828]
  409780:	and	w0, w0, #0xf000
  409784:	cmp	w0, #0x4, lsl #12
  409788:	b.eq	409874 <__fxstatat@plt+0x6744>  // b.none
  40978c:	ldr	x0, [x29, #64]
  409790:	ldrb	w0, [x0, #31]
  409794:	cmp	w0, #0x0
  409798:	b.eq	4097cc <__fxstatat@plt+0x669c>  // b.none
  40979c:	ldr	x0, [x29, #64]
  4097a0:	ldrb	w0, [x0, #24]
  4097a4:	eor	w0, w0, #0x1
  4097a8:	and	w0, w0, #0xff
  4097ac:	cmp	w0, #0x0
  4097b0:	b.ne	4097c4 <__fxstatat@plt+0x6694>  // b.any
  4097b4:	ldr	x1, [x29, #376]
  4097b8:	ldr	x0, [x29, #504]
  4097bc:	cmp	x1, x0
  4097c0:	b.eq	4097cc <__fxstatat@plt+0x669c>  // b.none
  4097c4:	mov	w0, #0x1                   	// #1
  4097c8:	b	4097d0 <__fxstatat@plt+0x66a0>
  4097cc:	mov	w0, #0x0                   	// #0
  4097d0:	str	w0, [x29, #748]
  4097d4:	add	x1, x29, #0x1f8
  4097d8:	add	x0, x29, #0x178
  4097dc:	ldr	w3, [x29, #748]
  4097e0:	mov	x2, x1
  4097e4:	mov	x1, x0
  4097e8:	ldr	x0, [x29, #96]
  4097ec:	bl	413950 <__fxstatat@plt+0x10820>
  4097f0:	cmp	w0, #0x0
  4097f4:	b.lt	409874 <__fxstatat@plt+0x6744>  // b.tstop
  4097f8:	ldr	x0, [x29, #840]
  4097fc:	cmp	x0, #0x0
  409800:	b.eq	409810 <__fxstatat@plt+0x66e0>  // b.none
  409804:	ldr	x0, [x29, #840]
  409808:	mov	w1, #0x1                   	// #1
  40980c:	strb	w1, [x0]
  409810:	ldr	x0, [x29, #512]
  409814:	ldr	x1, [x29, #504]
  409818:	mov	x2, x1
  40981c:	mov	x1, x0
  409820:	ldr	x0, [x29, #96]
  409824:	bl	40bbb0 <__fxstatat@plt+0x8a80>
  409828:	str	x0, [x29, #808]
  40982c:	ldr	x0, [x29, #808]
  409830:	cmp	x0, #0x0
  409834:	b.eq	40986c <__fxstatat@plt+0x673c>  // b.none
  409838:	ldr	x0, [x29, #64]
  40983c:	ldrb	w0, [x0, #46]
  409840:	ldrb	w4, [x29, #759]
  409844:	mov	w3, w0
  409848:	mov	w2, #0x1                   	// #1
  40984c:	ldr	x1, [x29, #96]
  409850:	ldr	x0, [x29, #808]
  409854:	bl	408f0c <__fxstatat@plt+0x5ddc>
  409858:	and	w0, w0, #0xff
  40985c:	eor	w0, w0, #0x1
  409860:	and	w0, w0, #0xff
  409864:	cmp	w0, #0x0
  409868:	b.ne	40b534 <__fxstatat@plt+0x8404>  // b.any
  40986c:	mov	w0, #0x1                   	// #1
  409870:	b	40b630 <__fxstatat@plt+0x8500>
  409874:	ldr	x0, [x29, #64]
  409878:	ldrb	w0, [x0, #24]
  40987c:	cmp	w0, #0x0
  409880:	b.eq	4098c4 <__fxstatat@plt+0x6794>  // b.none
  409884:	add	x0, x29, #0x178
  409888:	mov	x2, x0
  40988c:	ldr	x1, [x29, #96]
  409890:	ldr	x0, [x29, #64]
  409894:	bl	408d34 <__fxstatat@plt+0x5c04>
  409898:	and	w0, w0, #0xff
  40989c:	cmp	w0, #0x0
  4098a0:	b.eq	409924 <__fxstatat@plt+0x67f4>  // b.none
  4098a4:	ldr	x0, [x29, #840]
  4098a8:	cmp	x0, #0x0
  4098ac:	b.eq	4098bc <__fxstatat@plt+0x678c>  // b.none
  4098b0:	ldr	x0, [x29, #840]
  4098b4:	mov	w1, #0x1                   	// #1
  4098b8:	strb	w1, [x0]
  4098bc:	mov	w0, #0x1                   	// #1
  4098c0:	b	40b630 <__fxstatat@plt+0x8500>
  4098c4:	ldr	w0, [x29, #828]
  4098c8:	and	w0, w0, #0xf000
  4098cc:	cmp	w0, #0x4, lsl #12
  4098d0:	b.eq	409924 <__fxstatat@plt+0x67f4>  // b.none
  4098d4:	ldr	x0, [x29, #64]
  4098d8:	ldr	w0, [x0, #8]
  4098dc:	cmp	w0, #0x2
  4098e0:	b.eq	40991c <__fxstatat@plt+0x67ec>  // b.none
  4098e4:	ldr	x0, [x29, #64]
  4098e8:	ldr	w0, [x0, #8]
  4098ec:	cmp	w0, #0x3
  4098f0:	b.ne	409924 <__fxstatat@plt+0x67f4>  // b.any
  4098f4:	add	x0, x29, #0x178
  4098f8:	mov	x2, x0
  4098fc:	ldr	x1, [x29, #96]
  409900:	ldr	x0, [x29, #64]
  409904:	bl	408b38 <__fxstatat@plt+0x5a08>
  409908:	and	w0, w0, #0xff
  40990c:	eor	w0, w0, #0x1
  409910:	and	w0, w0, #0xff
  409914:	cmp	w0, #0x0
  409918:	b.eq	409924 <__fxstatat@plt+0x67f4>  // b.none
  40991c:	mov	w0, #0x1                   	// #1
  409920:	b	40b630 <__fxstatat@plt+0x8500>
  409924:	ldrb	w0, [x29, #375]
  409928:	cmp	w0, #0x0
  40992c:	b.eq	409938 <__fxstatat@plt+0x6808>  // b.none
  409930:	mov	w0, #0x1                   	// #1
  409934:	b	40b630 <__fxstatat@plt+0x8500>
  409938:	ldr	w0, [x29, #392]
  40993c:	and	w0, w0, #0xf000
  409940:	cmp	w0, #0x4, lsl #12
  409944:	b.eq	409a60 <__fxstatat@plt+0x6930>  // b.none
  409948:	ldr	w0, [x29, #828]
  40994c:	and	w0, w0, #0xf000
  409950:	cmp	w0, #0x4, lsl #12
  409954:	b.ne	4099cc <__fxstatat@plt+0x689c>  // b.any
  409958:	ldr	x0, [x29, #64]
  40995c:	ldrb	w0, [x0, #24]
  409960:	cmp	w0, #0x0
  409964:	b.eq	409978 <__fxstatat@plt+0x6848>  // b.none
  409968:	ldr	x0, [x29, #64]
  40996c:	ldr	w0, [x0]
  409970:	cmp	w0, #0x0
  409974:	b.ne	4099cc <__fxstatat@plt+0x689c>  // b.any
  409978:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40997c:	add	x0, x0, #0x460
  409980:	bl	4030b0 <gettext@plt>
  409984:	mov	x19, x0
  409988:	ldr	x2, [x29, #96]
  40998c:	mov	w1, #0x4                   	// #4
  409990:	mov	w0, #0x0                   	// #0
  409994:	bl	4121a0 <__fxstatat@plt+0xf070>
  409998:	mov	x20, x0
  40999c:	ldr	x2, [x29, #104]
  4099a0:	mov	w1, #0x4                   	// #4
  4099a4:	mov	w0, #0x1                   	// #1
  4099a8:	bl	4121a0 <__fxstatat@plt+0xf070>
  4099ac:	mov	x4, x0
  4099b0:	mov	x3, x20
  4099b4:	mov	x2, x19
  4099b8:	mov	w1, #0x0                   	// #0
  4099bc:	mov	w0, #0x0                   	// #0
  4099c0:	bl	402980 <error@plt>
  4099c4:	mov	w0, #0x0                   	// #0
  4099c8:	b	40b630 <__fxstatat@plt+0x8500>
  4099cc:	ldrb	w0, [x29, #94]
  4099d0:	cmp	w0, #0x0
  4099d4:	b.eq	409a60 <__fxstatat@plt+0x6930>  // b.none
  4099d8:	ldr	x0, [x29, #64]
  4099dc:	ldr	w0, [x0]
  4099e0:	cmp	w0, #0x3
  4099e4:	b.eq	409a60 <__fxstatat@plt+0x6930>  // b.none
  4099e8:	ldr	x0, [x29, #64]
  4099ec:	ldr	x0, [x0, #64]
  4099f0:	add	x1, x29, #0x178
  4099f4:	mov	x2, x1
  4099f8:	ldr	x1, [x29, #96]
  4099fc:	bl	40decc <__fxstatat@plt+0xad9c>
  409a00:	and	w0, w0, #0xff
  409a04:	cmp	w0, #0x0
  409a08:	b.eq	409a60 <__fxstatat@plt+0x6930>  // b.none
  409a0c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409a10:	add	x0, x0, #0x498
  409a14:	bl	4030b0 <gettext@plt>
  409a18:	mov	x19, x0
  409a1c:	ldr	x2, [x29, #96]
  409a20:	mov	w1, #0x4                   	// #4
  409a24:	mov	w0, #0x0                   	// #0
  409a28:	bl	4121a0 <__fxstatat@plt+0xf070>
  409a2c:	mov	x20, x0
  409a30:	ldr	x2, [x29, #104]
  409a34:	mov	w1, #0x4                   	// #4
  409a38:	mov	w0, #0x1                   	// #1
  409a3c:	bl	4121a0 <__fxstatat@plt+0xf070>
  409a40:	mov	x4, x0
  409a44:	mov	x3, x20
  409a48:	mov	x2, x19
  409a4c:	mov	w1, #0x0                   	// #0
  409a50:	mov	w0, #0x0                   	// #0
  409a54:	bl	402980 <error@plt>
  409a58:	mov	w0, #0x0                   	// #0
  409a5c:	b	40b630 <__fxstatat@plt+0x8500>
  409a60:	ldr	w0, [x29, #828]
  409a64:	and	w0, w0, #0xf000
  409a68:	cmp	w0, #0x4, lsl #12
  409a6c:	b.eq	409ad8 <__fxstatat@plt+0x69a8>  // b.none
  409a70:	ldr	w0, [x29, #392]
  409a74:	and	w0, w0, #0xf000
  409a78:	cmp	w0, #0x4, lsl #12
  409a7c:	b.ne	409ad8 <__fxstatat@plt+0x69a8>  // b.any
  409a80:	ldr	x0, [x29, #64]
  409a84:	ldrb	w0, [x0, #24]
  409a88:	cmp	w0, #0x0
  409a8c:	b.eq	409aa0 <__fxstatat@plt+0x6970>  // b.none
  409a90:	ldr	x0, [x29, #64]
  409a94:	ldr	w0, [x0]
  409a98:	cmp	w0, #0x0
  409a9c:	b.ne	409ad8 <__fxstatat@plt+0x69a8>  // b.any
  409aa0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409aa4:	add	x0, x0, #0x4c8
  409aa8:	bl	4030b0 <gettext@plt>
  409aac:	mov	x19, x0
  409ab0:	ldr	x1, [x29, #96]
  409ab4:	mov	w0, #0x4                   	// #4
  409ab8:	bl	41222c <__fxstatat@plt+0xf0fc>
  409abc:	mov	x3, x0
  409ac0:	mov	x2, x19
  409ac4:	mov	w1, #0x0                   	// #0
  409ac8:	mov	w0, #0x0                   	// #0
  409acc:	bl	402980 <error@plt>
  409ad0:	mov	w0, #0x0                   	// #0
  409ad4:	b	40b630 <__fxstatat@plt+0x8500>
  409ad8:	ldr	x0, [x29, #64]
  409adc:	ldrb	w0, [x0, #24]
  409ae0:	cmp	w0, #0x0
  409ae4:	b.eq	409b6c <__fxstatat@plt+0x6a3c>  // b.none
  409ae8:	ldr	w0, [x29, #520]
  409aec:	and	w0, w0, #0xf000
  409af0:	cmp	w0, #0x4, lsl #12
  409af4:	b.ne	409b6c <__fxstatat@plt+0x6a3c>  // b.any
  409af8:	ldr	w0, [x29, #392]
  409afc:	and	w0, w0, #0xf000
  409b00:	cmp	w0, #0x4, lsl #12
  409b04:	b.eq	409b6c <__fxstatat@plt+0x6a3c>  // b.none
  409b08:	ldr	x0, [x29, #64]
  409b0c:	ldr	w0, [x0]
  409b10:	cmp	w0, #0x0
  409b14:	b.ne	409b6c <__fxstatat@plt+0x6a3c>  // b.any
  409b18:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409b1c:	add	x0, x0, #0x500
  409b20:	bl	4030b0 <gettext@plt>
  409b24:	mov	x19, x0
  409b28:	ldr	x2, [x29, #104]
  409b2c:	mov	w1, #0x3                   	// #3
  409b30:	mov	w0, #0x0                   	// #0
  409b34:	bl	412364 <__fxstatat@plt+0xf234>
  409b38:	mov	x20, x0
  409b3c:	ldr	x2, [x29, #96]
  409b40:	mov	w1, #0x3                   	// #3
  409b44:	mov	w0, #0x0                   	// #0
  409b48:	bl	412364 <__fxstatat@plt+0xf234>
  409b4c:	mov	x4, x0
  409b50:	mov	x3, x20
  409b54:	mov	x2, x19
  409b58:	mov	w1, #0x0                   	// #0
  409b5c:	mov	w0, #0x0                   	// #0
  409b60:	bl	402980 <error@plt>
  409b64:	mov	w0, #0x0                   	// #0
  409b68:	b	40b630 <__fxstatat@plt+0x8500>
  409b6c:	ldr	x0, [x29, #64]
  409b70:	ldr	w0, [x0]
  409b74:	cmp	w0, #0x0
  409b78:	b.eq	409d4c <__fxstatat@plt+0x6c1c>  // b.none
  409b7c:	ldr	x0, [x29, #104]
  409b80:	bl	40db40 <__fxstatat@plt+0xaa10>
  409b84:	str	x0, [x29, #736]
  409b88:	ldr	x0, [x29, #736]
  409b8c:	bl	4057a8 <__fxstatat@plt+0x2678>
  409b90:	and	w0, w0, #0xff
  409b94:	eor	w0, w0, #0x1
  409b98:	and	w0, w0, #0xff
  409b9c:	cmp	w0, #0x0
  409ba0:	b.eq	409d4c <__fxstatat@plt+0x6c1c>  // b.none
  409ba4:	ldr	x0, [x29, #64]
  409ba8:	ldrb	w0, [x0, #24]
  409bac:	cmp	w0, #0x0
  409bb0:	b.ne	409bc4 <__fxstatat@plt+0x6a94>  // b.any
  409bb4:	ldr	w0, [x29, #392]
  409bb8:	and	w0, w0, #0xf000
  409bbc:	cmp	w0, #0x4, lsl #12
  409bc0:	b.eq	409d4c <__fxstatat@plt+0x6c1c>  // b.none
  409bc4:	ldr	x0, [x29, #64]
  409bc8:	ldr	w0, [x0]
  409bcc:	cmp	w0, #0x3
  409bd0:	b.eq	409c68 <__fxstatat@plt+0x6b38>  // b.none
  409bd4:	add	x0, x29, #0x1f8
  409bd8:	ldr	x2, [x29, #96]
  409bdc:	mov	x1, x0
  409be0:	ldr	x0, [x29, #736]
  409be4:	bl	40906c <__fxstatat@plt+0x5f3c>
  409be8:	and	w0, w0, #0xff
  409bec:	cmp	w0, #0x0
  409bf0:	b.eq	409c68 <__fxstatat@plt+0x6b38>  // b.none
  409bf4:	ldr	x0, [x29, #64]
  409bf8:	ldrb	w0, [x0, #24]
  409bfc:	cmp	w0, #0x0
  409c00:	b.eq	409c14 <__fxstatat@plt+0x6ae4>  // b.none
  409c04:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409c08:	add	x0, x0, #0x538
  409c0c:	bl	4030b0 <gettext@plt>
  409c10:	b	409c20 <__fxstatat@plt+0x6af0>
  409c14:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409c18:	add	x0, x0, #0x570
  409c1c:	bl	4030b0 <gettext@plt>
  409c20:	str	x0, [x29, #728]
  409c24:	ldr	x2, [x29, #96]
  409c28:	mov	w1, #0x4                   	// #4
  409c2c:	mov	w0, #0x0                   	// #0
  409c30:	bl	4121a0 <__fxstatat@plt+0xf070>
  409c34:	mov	x19, x0
  409c38:	ldr	x2, [x29, #104]
  409c3c:	mov	w1, #0x4                   	// #4
  409c40:	mov	w0, #0x1                   	// #1
  409c44:	bl	4121a0 <__fxstatat@plt+0xf070>
  409c48:	mov	x4, x0
  409c4c:	mov	x3, x19
  409c50:	ldr	x2, [x29, #728]
  409c54:	mov	w1, #0x0                   	// #0
  409c58:	mov	w0, #0x0                   	// #0
  409c5c:	bl	402980 <error@plt>
  409c60:	mov	w0, #0x0                   	// #0
  409c64:	b	40b630 <__fxstatat@plt+0x8500>
  409c68:	ldr	x0, [x29, #64]
  409c6c:	ldr	w0, [x0]
  409c70:	mov	w2, w0
  409c74:	ldr	x1, [x29, #96]
  409c78:	mov	w0, #0xffffff9c            	// #-100
  409c7c:	bl	40d49c <__fxstatat@plt+0xa36c>
  409c80:	str	x0, [x29, #720]
  409c84:	ldr	x0, [x29, #720]
  409c88:	cmp	x0, #0x0
  409c8c:	b.eq	409cf0 <__fxstatat@plt+0x6bc0>  // b.none
  409c90:	ldr	x0, [x29, #720]
  409c94:	str	x0, [x29, #712]
  409c98:	ldr	x0, [x29, #712]
  409c9c:	bl	402950 <strlen@plt>
  409ca0:	add	x0, x0, #0x1
  409ca4:	str	x0, [x29, #704]
  409ca8:	ldr	x0, [x29, #704]
  409cac:	add	x0, x0, #0xf
  409cb0:	lsr	x0, x0, #4
  409cb4:	lsl	x0, x0, #4
  409cb8:	sub	sp, sp, x0
  409cbc:	mov	x0, sp
  409cc0:	add	x0, x0, #0xf
  409cc4:	lsr	x0, x0, #4
  409cc8:	lsl	x0, x0, #4
  409ccc:	str	x0, [x29, #696]
  409cd0:	ldr	x2, [x29, #704]
  409cd4:	ldr	x1, [x29, #712]
  409cd8:	ldr	x0, [x29, #696]
  409cdc:	bl	402920 <memcpy@plt>
  409ce0:	str	x0, [x29, #800]
  409ce4:	ldr	x0, [x29, #720]
  409ce8:	bl	402e30 <free@plt>
  409cec:	b	409d40 <__fxstatat@plt+0x6c10>
  409cf0:	bl	403070 <__errno_location@plt>
  409cf4:	ldr	w0, [x0]
  409cf8:	cmp	w0, #0x2
  409cfc:	b.eq	409d40 <__fxstatat@plt+0x6c10>  // b.none
  409d00:	bl	403070 <__errno_location@plt>
  409d04:	ldr	w19, [x0]
  409d08:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409d0c:	add	x0, x0, #0x5a8
  409d10:	bl	4030b0 <gettext@plt>
  409d14:	mov	x20, x0
  409d18:	ldr	x1, [x29, #96]
  409d1c:	mov	w0, #0x4                   	// #4
  409d20:	bl	41222c <__fxstatat@plt+0xf0fc>
  409d24:	mov	x3, x0
  409d28:	mov	x2, x20
  409d2c:	mov	w1, w19
  409d30:	mov	w0, #0x0                   	// #0
  409d34:	bl	402980 <error@plt>
  409d38:	mov	w0, #0x0                   	// #0
  409d3c:	b	40b630 <__fxstatat@plt+0x8500>
  409d40:	mov	w0, #0x1                   	// #1
  409d44:	strb	w0, [x29, #95]
  409d48:	b	409e60 <__fxstatat@plt+0x6d30>
  409d4c:	ldr	w0, [x29, #392]
  409d50:	and	w0, w0, #0xf000
  409d54:	cmp	w0, #0x4, lsl #12
  409d58:	b.eq	409e60 <__fxstatat@plt+0x6d30>  // b.none
  409d5c:	ldr	x0, [x29, #64]
  409d60:	ldrb	w0, [x0, #24]
  409d64:	eor	w0, w0, #0x1
  409d68:	and	w0, w0, #0xff
  409d6c:	cmp	w0, #0x0
  409d70:	b.eq	409e60 <__fxstatat@plt+0x6d30>  // b.none
  409d74:	ldr	x0, [x29, #64]
  409d78:	ldrb	w0, [x0, #21]
  409d7c:	cmp	w0, #0x0
  409d80:	b.ne	409dc0 <__fxstatat@plt+0x6c90>  // b.any
  409d84:	ldr	x0, [x29, #64]
  409d88:	ldrb	w0, [x0, #34]
  409d8c:	cmp	w0, #0x0
  409d90:	b.eq	409da0 <__fxstatat@plt+0x6c70>  // b.none
  409d94:	ldr	w0, [x29, #396]
  409d98:	cmp	w0, #0x1
  409d9c:	b.hi	409dc0 <__fxstatat@plt+0x6c90>  // b.pmore
  409da0:	ldr	x0, [x29, #64]
  409da4:	ldr	w0, [x0, #4]
  409da8:	cmp	w0, #0x2
  409dac:	b.ne	409e60 <__fxstatat@plt+0x6d30>  // b.any
  409db0:	ldr	w0, [x29, #520]
  409db4:	and	w0, w0, #0xf000
  409db8:	cmp	w0, #0x8, lsl #12
  409dbc:	b.eq	409e60 <__fxstatat@plt+0x6d30>  // b.none
  409dc0:	ldr	x0, [x29, #96]
  409dc4:	bl	4030a0 <unlink@plt>
  409dc8:	cmp	w0, #0x0
  409dcc:	b.eq	409e20 <__fxstatat@plt+0x6cf0>  // b.none
  409dd0:	bl	403070 <__errno_location@plt>
  409dd4:	ldr	w0, [x0]
  409dd8:	cmp	w0, #0x2
  409ddc:	b.eq	409e20 <__fxstatat@plt+0x6cf0>  // b.none
  409de0:	bl	403070 <__errno_location@plt>
  409de4:	ldr	w19, [x0]
  409de8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409dec:	add	x0, x0, #0x1b8
  409df0:	bl	4030b0 <gettext@plt>
  409df4:	mov	x20, x0
  409df8:	ldr	x1, [x29, #96]
  409dfc:	mov	w0, #0x4                   	// #4
  409e00:	bl	41222c <__fxstatat@plt+0xf0fc>
  409e04:	mov	x3, x0
  409e08:	mov	x2, x20
  409e0c:	mov	w1, w19
  409e10:	mov	w0, #0x0                   	// #0
  409e14:	bl	402980 <error@plt>
  409e18:	mov	w0, #0x0                   	// #0
  409e1c:	b	40b630 <__fxstatat@plt+0x8500>
  409e20:	mov	w0, #0x1                   	// #1
  409e24:	strb	w0, [x29, #95]
  409e28:	ldr	x0, [x29, #64]
  409e2c:	ldrb	w0, [x0, #46]
  409e30:	cmp	w0, #0x0
  409e34:	b.eq	409e60 <__fxstatat@plt+0x6d30>  // b.none
  409e38:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409e3c:	add	x0, x0, #0x1d0
  409e40:	bl	4030b0 <gettext@plt>
  409e44:	mov	x19, x0
  409e48:	ldr	x1, [x29, #96]
  409e4c:	mov	w0, #0x4                   	// #4
  409e50:	bl	41222c <__fxstatat@plt+0xf0fc>
  409e54:	mov	x1, x0
  409e58:	mov	x0, x19
  409e5c:	bl	403050 <printf@plt>
  409e60:	ldrb	w0, [x29, #94]
  409e64:	cmp	w0, #0x0
  409e68:	b.eq	409f80 <__fxstatat@plt+0x6e50>  // b.none
  409e6c:	ldr	x0, [x29, #64]
  409e70:	ldr	x0, [x0, #64]
  409e74:	cmp	x0, #0x0
  409e78:	b.eq	409f80 <__fxstatat@plt+0x6e50>  // b.none
  409e7c:	ldr	x0, [x29, #64]
  409e80:	ldrb	w0, [x0, #24]
  409e84:	eor	w0, w0, #0x1
  409e88:	and	w0, w0, #0xff
  409e8c:	cmp	w0, #0x0
  409e90:	b.eq	409f80 <__fxstatat@plt+0x6e50>  // b.none
  409e94:	ldr	x0, [x29, #64]
  409e98:	ldr	w0, [x0]
  409e9c:	cmp	w0, #0x0
  409ea0:	b.ne	409f80 <__fxstatat@plt+0x6e50>  // b.any
  409ea4:	mov	w0, #0x1                   	// #1
  409ea8:	strb	w0, [x29, #791]
  409eac:	ldrb	w0, [x29, #796]
  409eb0:	cmp	w0, #0x0
  409eb4:	b.eq	409ec4 <__fxstatat@plt+0x6d94>  // b.none
  409eb8:	add	x0, x29, #0x178
  409ebc:	str	x0, [x29, #776]
  409ec0:	b	409eec <__fxstatat@plt+0x6dbc>
  409ec4:	add	x0, x29, #0xf0
  409ec8:	mov	x1, x0
  409ecc:	ldr	x0, [x29, #96]
  409ed0:	bl	41cca0 <__fxstatat@plt+0x19b70>
  409ed4:	cmp	w0, #0x0
  409ed8:	b.ne	409ee8 <__fxstatat@plt+0x6db8>  // b.any
  409edc:	add	x0, x29, #0xf0
  409ee0:	str	x0, [x29, #776]
  409ee4:	b	409eec <__fxstatat@plt+0x6dbc>
  409ee8:	strb	wzr, [x29, #791]
  409eec:	ldrb	w0, [x29, #791]
  409ef0:	cmp	w0, #0x0
  409ef4:	b.eq	409f80 <__fxstatat@plt+0x6e50>  // b.none
  409ef8:	ldr	x0, [x29, #776]
  409efc:	ldr	w0, [x0, #16]
  409f00:	and	w0, w0, #0xf000
  409f04:	cmp	w0, #0xa, lsl #12
  409f08:	b.ne	409f80 <__fxstatat@plt+0x6e50>  // b.any
  409f0c:	ldr	x0, [x29, #64]
  409f10:	ldr	x0, [x0, #64]
  409f14:	ldr	x2, [x29, #776]
  409f18:	ldr	x1, [x29, #96]
  409f1c:	bl	40decc <__fxstatat@plt+0xad9c>
  409f20:	and	w0, w0, #0xff
  409f24:	cmp	w0, #0x0
  409f28:	b.eq	409f80 <__fxstatat@plt+0x6e50>  // b.none
  409f2c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  409f30:	add	x0, x0, #0x5c0
  409f34:	bl	4030b0 <gettext@plt>
  409f38:	mov	x19, x0
  409f3c:	ldr	x2, [x29, #104]
  409f40:	mov	w1, #0x4                   	// #4
  409f44:	mov	w0, #0x0                   	// #0
  409f48:	bl	4121a0 <__fxstatat@plt+0xf070>
  409f4c:	mov	x20, x0
  409f50:	ldr	x2, [x29, #96]
  409f54:	mov	w1, #0x4                   	// #4
  409f58:	mov	w0, #0x1                   	// #1
  409f5c:	bl	4121a0 <__fxstatat@plt+0xf070>
  409f60:	mov	x4, x0
  409f64:	mov	x3, x20
  409f68:	mov	x2, x19
  409f6c:	mov	w1, #0x0                   	// #0
  409f70:	mov	w0, #0x0                   	// #0
  409f74:	bl	402980 <error@plt>
  409f78:	mov	w0, #0x0                   	// #0
  409f7c:	b	40b630 <__fxstatat@plt+0x8500>
  409f80:	ldr	x0, [x29, #64]
  409f84:	ldrb	w0, [x0, #46]
  409f88:	cmp	w0, #0x0
  409f8c:	b.eq	409fc8 <__fxstatat@plt+0x6e98>  // b.none
  409f90:	ldr	x0, [x29, #64]
  409f94:	ldrb	w0, [x0, #24]
  409f98:	eor	w0, w0, #0x1
  409f9c:	and	w0, w0, #0xff
  409fa0:	cmp	w0, #0x0
  409fa4:	b.eq	409fc8 <__fxstatat@plt+0x6e98>  // b.none
  409fa8:	ldr	w0, [x29, #828]
  409fac:	and	w0, w0, #0xf000
  409fb0:	cmp	w0, #0x4, lsl #12
  409fb4:	b.eq	409fc8 <__fxstatat@plt+0x6e98>  // b.none
  409fb8:	ldr	x2, [x29, #800]
  409fbc:	ldr	x1, [x29, #96]
  409fc0:	ldr	x0, [x29, #104]
  409fc4:	bl	408e20 <__fxstatat@plt+0x5cf0>
  409fc8:	ldr	w0, [x29, #792]
  409fcc:	cmp	w0, #0x0
  409fd0:	b.ne	409fdc <__fxstatat@plt+0x6eac>  // b.any
  409fd4:	str	xzr, [x29, #808]
  409fd8:	b	40a0e8 <__fxstatat@plt+0x6fb8>
  409fdc:	ldr	x0, [x29, #64]
  409fe0:	ldrb	w0, [x0, #42]
  409fe4:	cmp	w0, #0x0
  409fe8:	b.eq	40a03c <__fxstatat@plt+0x6f0c>  // b.none
  409fec:	ldr	w0, [x29, #828]
  409ff0:	and	w0, w0, #0xf000
  409ff4:	cmp	w0, #0x4, lsl #12
  409ff8:	b.ne	40a03c <__fxstatat@plt+0x6f0c>  // b.any
  409ffc:	ldrb	w0, [x29, #94]
  40a000:	cmp	w0, #0x0
  40a004:	b.eq	40a028 <__fxstatat@plt+0x6ef8>  // b.none
  40a008:	ldr	x0, [x29, #512]
  40a00c:	ldr	x1, [x29, #504]
  40a010:	mov	x2, x1
  40a014:	mov	x1, x0
  40a018:	ldr	x0, [x29, #96]
  40a01c:	bl	40bbb0 <__fxstatat@plt+0x8a80>
  40a020:	str	x0, [x29, #808]
  40a024:	b	40a0e8 <__fxstatat@plt+0x6fb8>
  40a028:	ldr	x0, [x29, #512]
  40a02c:	ldr	x1, [x29, #504]
  40a030:	bl	40bb54 <__fxstatat@plt+0x8a24>
  40a034:	str	x0, [x29, #808]
  40a038:	b	40a0e8 <__fxstatat@plt+0x6fb8>
  40a03c:	ldr	x0, [x29, #64]
  40a040:	ldrb	w0, [x0, #24]
  40a044:	cmp	w0, #0x0
  40a048:	b.eq	40a06c <__fxstatat@plt+0x6f3c>  // b.none
  40a04c:	ldr	w0, [x29, #524]
  40a050:	cmp	w0, #0x1
  40a054:	b.ne	40a06c <__fxstatat@plt+0x6f3c>  // b.any
  40a058:	ldr	x0, [x29, #512]
  40a05c:	ldr	x1, [x29, #504]
  40a060:	bl	40bb54 <__fxstatat@plt+0x8a24>
  40a064:	str	x0, [x29, #808]
  40a068:	b	40a0e8 <__fxstatat@plt+0x6fb8>
  40a06c:	ldr	x0, [x29, #64]
  40a070:	ldrb	w0, [x0, #34]
  40a074:	cmp	w0, #0x0
  40a078:	b.eq	40a0e8 <__fxstatat@plt+0x6fb8>  // b.none
  40a07c:	ldr	x0, [x29, #64]
  40a080:	ldrb	w0, [x0, #23]
  40a084:	eor	w0, w0, #0x1
  40a088:	and	w0, w0, #0xff
  40a08c:	cmp	w0, #0x0
  40a090:	b.eq	40a0e8 <__fxstatat@plt+0x6fb8>  // b.none
  40a094:	ldr	w0, [x29, #524]
  40a098:	cmp	w0, #0x1
  40a09c:	b.hi	40a0cc <__fxstatat@plt+0x6f9c>  // b.pmore
  40a0a0:	ldrb	w0, [x29, #94]
  40a0a4:	cmp	w0, #0x0
  40a0a8:	b.eq	40a0bc <__fxstatat@plt+0x6f8c>  // b.none
  40a0ac:	ldr	x0, [x29, #64]
  40a0b0:	ldr	w0, [x0, #4]
  40a0b4:	cmp	w0, #0x3
  40a0b8:	b.eq	40a0cc <__fxstatat@plt+0x6f9c>  // b.none
  40a0bc:	ldr	x0, [x29, #64]
  40a0c0:	ldr	w0, [x0, #4]
  40a0c4:	cmp	w0, #0x4
  40a0c8:	b.ne	40a0e8 <__fxstatat@plt+0x6fb8>  // b.any
  40a0cc:	ldr	x0, [x29, #512]
  40a0d0:	ldr	x1, [x29, #504]
  40a0d4:	mov	x2, x1
  40a0d8:	mov	x1, x0
  40a0dc:	ldr	x0, [x29, #96]
  40a0e0:	bl	40bbb0 <__fxstatat@plt+0x8a80>
  40a0e4:	str	x0, [x29, #808]
  40a0e8:	ldr	x0, [x29, #808]
  40a0ec:	cmp	x0, #0x0
  40a0f0:	b.eq	40a2cc <__fxstatat@plt+0x719c>  // b.none
  40a0f4:	ldr	w0, [x29, #828]
  40a0f8:	and	w0, w0, #0xf000
  40a0fc:	cmp	w0, #0x4, lsl #12
  40a100:	b.ne	40a290 <__fxstatat@plt+0x7160>  // b.any
  40a104:	ldr	x1, [x29, #808]
  40a108:	ldr	x0, [x29, #104]
  40a10c:	bl	4129d4 <__fxstatat@plt+0xf8a4>
  40a110:	and	w0, w0, #0xff
  40a114:	cmp	w0, #0x0
  40a118:	b.eq	40a190 <__fxstatat@plt+0x7060>  // b.none
  40a11c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a120:	add	x0, x0, #0x5f8
  40a124:	bl	4030b0 <gettext@plt>
  40a128:	mov	x19, x0
  40a12c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40a130:	add	x0, x0, #0x500
  40a134:	ldr	x0, [x0]
  40a138:	mov	x2, x0
  40a13c:	mov	w1, #0x4                   	// #4
  40a140:	mov	w0, #0x0                   	// #0
  40a144:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a148:	mov	x20, x0
  40a14c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40a150:	add	x0, x0, #0x508
  40a154:	ldr	x0, [x0]
  40a158:	mov	x2, x0
  40a15c:	mov	w1, #0x4                   	// #4
  40a160:	mov	w0, #0x1                   	// #1
  40a164:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a168:	mov	x4, x0
  40a16c:	mov	x3, x20
  40a170:	mov	x2, x19
  40a174:	mov	w1, #0x0                   	// #0
  40a178:	mov	w0, #0x0                   	// #0
  40a17c:	bl	402980 <error@plt>
  40a180:	ldr	x0, [x29, #832]
  40a184:	mov	w1, #0x1                   	// #1
  40a188:	strb	w1, [x0]
  40a18c:	b	40b550 <__fxstatat@plt+0x8420>
  40a190:	ldr	x1, [x29, #808]
  40a194:	ldr	x0, [x29, #96]
  40a198:	bl	4129d4 <__fxstatat@plt+0xf8a4>
  40a19c:	and	w0, w0, #0xff
  40a1a0:	cmp	w0, #0x0
  40a1a4:	b.eq	40a214 <__fxstatat@plt+0x70e4>  // b.none
  40a1a8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a1ac:	add	x0, x0, #0x628
  40a1b0:	bl	4030b0 <gettext@plt>
  40a1b4:	mov	x19, x0
  40a1b8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40a1bc:	add	x0, x0, #0x500
  40a1c0:	ldr	x0, [x0]
  40a1c4:	mov	x1, x0
  40a1c8:	mov	w0, #0x4                   	// #4
  40a1cc:	bl	41222c <__fxstatat@plt+0xf0fc>
  40a1d0:	mov	x3, x0
  40a1d4:	mov	x2, x19
  40a1d8:	mov	w1, #0x0                   	// #0
  40a1dc:	mov	w0, #0x0                   	// #0
  40a1e0:	bl	402980 <error@plt>
  40a1e4:	ldr	x0, [x29, #64]
  40a1e8:	ldrb	w0, [x0, #24]
  40a1ec:	cmp	w0, #0x0
  40a1f0:	b.eq	40a20c <__fxstatat@plt+0x70dc>  // b.none
  40a1f4:	ldr	x0, [x29, #840]
  40a1f8:	cmp	x0, #0x0
  40a1fc:	b.eq	40a20c <__fxstatat@plt+0x70dc>  // b.none
  40a200:	ldr	x0, [x29, #840]
  40a204:	mov	w1, #0x1                   	// #1
  40a208:	strb	w1, [x0]
  40a20c:	mov	w0, #0x1                   	// #1
  40a210:	b	40b630 <__fxstatat@plt+0x8500>
  40a214:	ldr	x0, [x29, #64]
  40a218:	ldr	w0, [x0, #4]
  40a21c:	cmp	w0, #0x4
  40a220:	b.eq	40a2cc <__fxstatat@plt+0x719c>  // b.none
  40a224:	ldrb	w0, [x29, #94]
  40a228:	cmp	w0, #0x0
  40a22c:	b.eq	40a240 <__fxstatat@plt+0x7110>  // b.none
  40a230:	ldr	x0, [x29, #64]
  40a234:	ldr	w0, [x0, #4]
  40a238:	cmp	w0, #0x3
  40a23c:	b.eq	40a2cc <__fxstatat@plt+0x719c>  // b.none
  40a240:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a244:	add	x0, x0, #0x660
  40a248:	bl	4030b0 <gettext@plt>
  40a24c:	mov	x19, x0
  40a250:	ldr	x2, [x29, #96]
  40a254:	mov	w1, #0x4                   	// #4
  40a258:	mov	w0, #0x0                   	// #0
  40a25c:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a260:	mov	x20, x0
  40a264:	ldr	x2, [x29, #808]
  40a268:	mov	w1, #0x4                   	// #4
  40a26c:	mov	w0, #0x1                   	// #1
  40a270:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a274:	mov	x4, x0
  40a278:	mov	x3, x20
  40a27c:	mov	x2, x19
  40a280:	mov	w1, #0x0                   	// #0
  40a284:	mov	w0, #0x0                   	// #0
  40a288:	bl	402980 <error@plt>
  40a28c:	b	40b550 <__fxstatat@plt+0x8420>
  40a290:	ldr	x0, [x29, #64]
  40a294:	ldrb	w0, [x0, #46]
  40a298:	ldrb	w4, [x29, #759]
  40a29c:	mov	w3, w0
  40a2a0:	mov	w2, #0x1                   	// #1
  40a2a4:	ldr	x1, [x29, #96]
  40a2a8:	ldr	x0, [x29, #808]
  40a2ac:	bl	408f0c <__fxstatat@plt+0x5ddc>
  40a2b0:	and	w0, w0, #0xff
  40a2b4:	eor	w0, w0, #0x1
  40a2b8:	and	w0, w0, #0xff
  40a2bc:	cmp	w0, #0x0
  40a2c0:	b.ne	40b53c <__fxstatat@plt+0x840c>  // b.any
  40a2c4:	mov	w0, #0x1                   	// #1
  40a2c8:	b	40b630 <__fxstatat@plt+0x8500>
  40a2cc:	ldr	x0, [x29, #64]
  40a2d0:	ldrb	w0, [x0, #24]
  40a2d4:	cmp	w0, #0x0
  40a2d8:	b.eq	40a5c0 <__fxstatat@plt+0x7490>  // b.none
  40a2dc:	ldr	w0, [x29, #792]
  40a2e0:	cmp	w0, #0x11
  40a2e4:	b.ne	40a310 <__fxstatat@plt+0x71e0>  // b.any
  40a2e8:	ldr	x1, [x29, #96]
  40a2ec:	ldr	x0, [x29, #104]
  40a2f0:	bl	402ee0 <rename@plt>
  40a2f4:	cmp	w0, #0x0
  40a2f8:	b.eq	40a308 <__fxstatat@plt+0x71d8>  // b.none
  40a2fc:	bl	403070 <__errno_location@plt>
  40a300:	ldr	w0, [x0]
  40a304:	b	40a30c <__fxstatat@plt+0x71dc>
  40a308:	mov	w0, #0x0                   	// #0
  40a30c:	str	w0, [x29, #792]
  40a310:	ldr	w0, [x29, #792]
  40a314:	cmp	w0, #0x0
  40a318:	b.ne	40a3cc <__fxstatat@plt+0x729c>  // b.any
  40a31c:	ldr	x0, [x29, #64]
  40a320:	ldrb	w0, [x0, #46]
  40a324:	cmp	w0, #0x0
  40a328:	b.eq	40a34c <__fxstatat@plt+0x721c>  // b.none
  40a32c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a330:	add	x0, x0, #0x690
  40a334:	bl	4030b0 <gettext@plt>
  40a338:	bl	403050 <printf@plt>
  40a33c:	ldr	x2, [x29, #800]
  40a340:	ldr	x1, [x29, #96]
  40a344:	ldr	x0, [x29, #104]
  40a348:	bl	408e20 <__fxstatat@plt+0x5cf0>
  40a34c:	ldr	x0, [x29, #64]
  40a350:	ldrb	w0, [x0, #33]
  40a354:	cmp	w0, #0x0
  40a358:	b.eq	40a370 <__fxstatat@plt+0x7240>  // b.none
  40a35c:	ldr	x3, [x29, #64]
  40a360:	mov	w2, #0x1                   	// #1
  40a364:	mov	w1, #0x0                   	// #0
  40a368:	ldr	x0, [x29, #96]
  40a36c:	bl	4073e8 <__fxstatat@plt+0x42b8>
  40a370:	ldr	x0, [x29, #840]
  40a374:	cmp	x0, #0x0
  40a378:	b.eq	40a388 <__fxstatat@plt+0x7258>  // b.none
  40a37c:	ldr	x0, [x29, #840]
  40a380:	mov	w1, #0x1                   	// #1
  40a384:	strb	w1, [x0]
  40a388:	ldrb	w0, [x29, #94]
  40a38c:	cmp	w0, #0x0
  40a390:	b.eq	40a3c4 <__fxstatat@plt+0x7294>  // b.none
  40a394:	ldr	x0, [x29, #64]
  40a398:	ldrb	w0, [x0, #49]
  40a39c:	eor	w0, w0, #0x1
  40a3a0:	and	w0, w0, #0xff
  40a3a4:	cmp	w0, #0x0
  40a3a8:	b.eq	40a3c4 <__fxstatat@plt+0x7294>  // b.none
  40a3ac:	ldr	x0, [x29, #64]
  40a3b0:	ldr	x0, [x0, #64]
  40a3b4:	add	x1, x29, #0x1f8
  40a3b8:	mov	x2, x1
  40a3bc:	ldr	x1, [x29, #96]
  40a3c0:	bl	40de24 <__fxstatat@plt+0xacf4>
  40a3c4:	mov	w0, #0x1                   	// #1
  40a3c8:	b	40b630 <__fxstatat@plt+0x8500>
  40a3cc:	ldr	w0, [x29, #792]
  40a3d0:	cmp	w0, #0x16
  40a3d4:	b.ne	40a450 <__fxstatat@plt+0x7320>  // b.any
  40a3d8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a3dc:	add	x0, x0, #0x6a0
  40a3e0:	bl	4030b0 <gettext@plt>
  40a3e4:	mov	x19, x0
  40a3e8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40a3ec:	add	x0, x0, #0x500
  40a3f0:	ldr	x0, [x0]
  40a3f4:	mov	x2, x0
  40a3f8:	mov	w1, #0x4                   	// #4
  40a3fc:	mov	w0, #0x0                   	// #0
  40a400:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a404:	mov	x20, x0
  40a408:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40a40c:	add	x0, x0, #0x508
  40a410:	ldr	x0, [x0]
  40a414:	mov	x2, x0
  40a418:	mov	w1, #0x4                   	// #4
  40a41c:	mov	w0, #0x1                   	// #1
  40a420:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a424:	mov	x4, x0
  40a428:	mov	x3, x20
  40a42c:	mov	x2, x19
  40a430:	mov	w1, #0x0                   	// #0
  40a434:	mov	w0, #0x0                   	// #0
  40a438:	bl	402980 <error@plt>
  40a43c:	ldr	x0, [x29, #832]
  40a440:	mov	w1, #0x1                   	// #1
  40a444:	strb	w1, [x0]
  40a448:	mov	w0, #0x1                   	// #1
  40a44c:	b	40b630 <__fxstatat@plt+0x8500>
  40a450:	ldr	w0, [x29, #792]
  40a454:	cmp	w0, #0x12
  40a458:	b.eq	40a4bc <__fxstatat@plt+0x738c>  // b.none
  40a45c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a460:	add	x0, x0, #0x6d0
  40a464:	bl	4030b0 <gettext@plt>
  40a468:	mov	x19, x0
  40a46c:	ldr	x2, [x29, #104]
  40a470:	mov	w1, #0x4                   	// #4
  40a474:	mov	w0, #0x0                   	// #0
  40a478:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a47c:	mov	x20, x0
  40a480:	ldr	x2, [x29, #96]
  40a484:	mov	w1, #0x4                   	// #4
  40a488:	mov	w0, #0x1                   	// #1
  40a48c:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a490:	mov	x4, x0
  40a494:	mov	x3, x20
  40a498:	mov	x2, x19
  40a49c:	ldr	w1, [x29, #792]
  40a4a0:	mov	w0, #0x0                   	// #0
  40a4a4:	bl	402980 <error@plt>
  40a4a8:	ldr	x0, [x29, #512]
  40a4ac:	ldr	x1, [x29, #504]
  40a4b0:	bl	40baf8 <__fxstatat@plt+0x89c8>
  40a4b4:	mov	w0, #0x0                   	// #0
  40a4b8:	b	40b630 <__fxstatat@plt+0x8500>
  40a4bc:	ldr	w0, [x29, #828]
  40a4c0:	and	w0, w0, #0xf000
  40a4c4:	cmp	w0, #0x4, lsl #12
  40a4c8:	b.ne	40a4e4 <__fxstatat@plt+0x73b4>  // b.any
  40a4cc:	ldr	x0, [x29, #96]
  40a4d0:	bl	402de0 <rmdir@plt>
  40a4d4:	cmp	w0, #0x0
  40a4d8:	cset	w0, ne  // ne = any
  40a4dc:	and	w0, w0, #0xff
  40a4e0:	b	40a4f8 <__fxstatat@plt+0x73c8>
  40a4e4:	ldr	x0, [x29, #96]
  40a4e8:	bl	4030a0 <unlink@plt>
  40a4ec:	cmp	w0, #0x0
  40a4f0:	cset	w0, ne  // ne = any
  40a4f4:	and	w0, w0, #0xff
  40a4f8:	cmp	w0, #0x0
  40a4fc:	b.eq	40a578 <__fxstatat@plt+0x7448>  // b.none
  40a500:	bl	403070 <__errno_location@plt>
  40a504:	ldr	w0, [x0]
  40a508:	cmp	w0, #0x2
  40a50c:	b.eq	40a578 <__fxstatat@plt+0x7448>  // b.none
  40a510:	bl	403070 <__errno_location@plt>
  40a514:	ldr	w19, [x0]
  40a518:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a51c:	add	x0, x0, #0x6e8
  40a520:	bl	4030b0 <gettext@plt>
  40a524:	mov	x20, x0
  40a528:	ldr	x2, [x29, #104]
  40a52c:	mov	w1, #0x4                   	// #4
  40a530:	mov	w0, #0x0                   	// #0
  40a534:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a538:	mov	x21, x0
  40a53c:	ldr	x2, [x29, #96]
  40a540:	mov	w1, #0x4                   	// #4
  40a544:	mov	w0, #0x1                   	// #1
  40a548:	bl	4121a0 <__fxstatat@plt+0xf070>
  40a54c:	mov	x4, x0
  40a550:	mov	x3, x21
  40a554:	mov	x2, x20
  40a558:	mov	w1, w19
  40a55c:	mov	w0, #0x0                   	// #0
  40a560:	bl	402980 <error@plt>
  40a564:	ldr	x0, [x29, #512]
  40a568:	ldr	x1, [x29, #504]
  40a56c:	bl	40baf8 <__fxstatat@plt+0x89c8>
  40a570:	mov	w0, #0x0                   	// #0
  40a574:	b	40b630 <__fxstatat@plt+0x8500>
  40a578:	ldr	x0, [x29, #64]
  40a57c:	ldrb	w0, [x0, #46]
  40a580:	cmp	w0, #0x0
  40a584:	b.eq	40a5b8 <__fxstatat@plt+0x7488>  // b.none
  40a588:	ldr	w0, [x29, #828]
  40a58c:	and	w0, w0, #0xf000
  40a590:	cmp	w0, #0x4, lsl #12
  40a594:	b.eq	40a5b8 <__fxstatat@plt+0x7488>  // b.none
  40a598:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a59c:	add	x0, x0, #0x728
  40a5a0:	bl	4030b0 <gettext@plt>
  40a5a4:	bl	403050 <printf@plt>
  40a5a8:	ldr	x2, [x29, #800]
  40a5ac:	ldr	x1, [x29, #96]
  40a5b0:	ldr	x0, [x29, #104]
  40a5b4:	bl	408e20 <__fxstatat@plt+0x5cf0>
  40a5b8:	mov	w0, #0x1                   	// #1
  40a5bc:	strb	w0, [x29, #95]
  40a5c0:	ldr	x0, [x29, #64]
  40a5c4:	ldrb	w0, [x0, #43]
  40a5c8:	cmp	w0, #0x0
  40a5cc:	b.eq	40a5e0 <__fxstatat@plt+0x74b0>  // b.none
  40a5d0:	ldr	x0, [x29, #64]
  40a5d4:	ldr	w0, [x0, #16]
  40a5d8:	and	w0, w0, #0xfff
  40a5dc:	b	40a5e8 <__fxstatat@plt+0x74b8>
  40a5e0:	ldr	w0, [x29, #828]
  40a5e4:	and	w0, w0, #0xfff
  40a5e8:	str	w0, [x29, #692]
  40a5ec:	ldr	x0, [x29, #64]
  40a5f0:	ldrb	w0, [x0, #29]
  40a5f4:	eor	w0, w0, #0x1
  40a5f8:	and	w0, w0, #0xff
  40a5fc:	cmp	w0, #0x0
  40a600:	b.eq	40a624 <__fxstatat@plt+0x74f4>  // b.none
  40a604:	ldr	w0, [x29, #828]
  40a608:	and	w0, w0, #0xf000
  40a60c:	cmp	w0, #0x4, lsl #12
  40a610:	b.ne	40a61c <__fxstatat@plt+0x74ec>  // b.any
  40a614:	mov	w0, #0x12                  	// #18
  40a618:	b	40a628 <__fxstatat@plt+0x74f8>
  40a61c:	mov	w0, #0x0                   	// #0
  40a620:	b	40a628 <__fxstatat@plt+0x74f8>
  40a624:	mov	w0, #0x3f                  	// #63
  40a628:	ldr	w1, [x29, #692]
  40a62c:	and	w0, w0, w1
  40a630:	str	w0, [x29, #820]
  40a634:	mov	w0, #0x1                   	// #1
  40a638:	strb	w0, [x29, #799]
  40a63c:	ldrb	w0, [x29, #95]
  40a640:	ldr	x4, [x29, #64]
  40a644:	mov	w3, w0
  40a648:	ldr	w2, [x29, #828]
  40a64c:	ldr	x1, [x29, #96]
  40a650:	ldr	x0, [x29, #104]
  40a654:	bl	40714c <__fxstatat@plt+0x401c>
  40a658:	and	w0, w0, #0xff
  40a65c:	eor	w0, w0, #0x1
  40a660:	and	w0, w0, #0xff
  40a664:	cmp	w0, #0x0
  40a668:	b.eq	40a674 <__fxstatat@plt+0x7544>  // b.none
  40a66c:	mov	w0, #0x0                   	// #0
  40a670:	b	40b630 <__fxstatat@plt+0x8500>
  40a674:	ldr	w0, [x29, #828]
  40a678:	and	w0, w0, #0xf000
  40a67c:	cmp	w0, #0x4, lsl #12
  40a680:	b.ne	40a9b8 <__fxstatat@plt+0x7888>  // b.any
  40a684:	add	x0, x29, #0x1f8
  40a688:	ldr	x1, [x29, #72]
  40a68c:	bl	406774 <__fxstatat@plt+0x3644>
  40a690:	and	w0, w0, #0xff
  40a694:	cmp	w0, #0x0
  40a698:	b.eq	40a6d0 <__fxstatat@plt+0x75a0>  // b.none
  40a69c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a6a0:	add	x0, x0, #0x730
  40a6a4:	bl	4030b0 <gettext@plt>
  40a6a8:	mov	x19, x0
  40a6ac:	ldr	x1, [x29, #104]
  40a6b0:	mov	w0, #0x4                   	// #4
  40a6b4:	bl	41222c <__fxstatat@plt+0xf0fc>
  40a6b8:	mov	x3, x0
  40a6bc:	mov	x2, x19
  40a6c0:	mov	w1, #0x0                   	// #0
  40a6c4:	mov	w0, #0x0                   	// #0
  40a6c8:	bl	402980 <error@plt>
  40a6cc:	b	40b550 <__fxstatat@plt+0x8420>
  40a6d0:	sub	sp, sp, #0x20
  40a6d4:	mov	x0, sp
  40a6d8:	add	x0, x0, #0xf
  40a6dc:	lsr	x0, x0, #4
  40a6e0:	lsl	x0, x0, #4
  40a6e4:	str	x0, [x29, #640]
  40a6e8:	ldr	x0, [x29, #640]
  40a6ec:	ldr	x1, [x29, #72]
  40a6f0:	str	x1, [x0]
  40a6f4:	ldr	x1, [x29, #512]
  40a6f8:	ldr	x0, [x29, #640]
  40a6fc:	str	x1, [x0, #8]
  40a700:	ldr	x1, [x29, #504]
  40a704:	ldr	x0, [x29, #640]
  40a708:	str	x1, [x0, #16]
  40a70c:	ldrb	w0, [x29, #95]
  40a710:	cmp	w0, #0x0
  40a714:	b.ne	40a728 <__fxstatat@plt+0x75f8>  // b.any
  40a718:	ldr	w0, [x29, #392]
  40a71c:	and	w0, w0, #0xf000
  40a720:	cmp	w0, #0x4, lsl #12
  40a724:	b.eq	40a8f0 <__fxstatat@plt+0x77c0>  // b.none
  40a728:	ldr	w0, [x29, #820]
  40a72c:	mvn	w1, w0
  40a730:	ldr	w0, [x29, #692]
  40a734:	and	w0, w1, w0
  40a738:	mov	w1, w0
  40a73c:	ldr	x0, [x29, #96]
  40a740:	bl	4030d0 <mkdir@plt>
  40a744:	cmp	w0, #0x0
  40a748:	b.eq	40a788 <__fxstatat@plt+0x7658>  // b.none
  40a74c:	bl	403070 <__errno_location@plt>
  40a750:	ldr	w19, [x0]
  40a754:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a758:	add	x0, x0, #0x758
  40a75c:	bl	4030b0 <gettext@plt>
  40a760:	mov	x20, x0
  40a764:	ldr	x1, [x29, #96]
  40a768:	mov	w0, #0x4                   	// #4
  40a76c:	bl	41222c <__fxstatat@plt+0xf0fc>
  40a770:	mov	x3, x0
  40a774:	mov	x2, x20
  40a778:	mov	w1, w19
  40a77c:	mov	w0, #0x0                   	// #0
  40a780:	bl	402980 <error@plt>
  40a784:	b	40b550 <__fxstatat@plt+0x8420>
  40a788:	add	x0, x29, #0x178
  40a78c:	mov	x1, x0
  40a790:	ldr	x0, [x29, #96]
  40a794:	bl	41cca0 <__fxstatat@plt+0x19b70>
  40a798:	cmp	w0, #0x0
  40a79c:	b.eq	40a7dc <__fxstatat@plt+0x76ac>  // b.none
  40a7a0:	bl	403070 <__errno_location@plt>
  40a7a4:	ldr	w19, [x0]
  40a7a8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a7ac:	add	x0, x0, #0x3b8
  40a7b0:	bl	4030b0 <gettext@plt>
  40a7b4:	mov	x20, x0
  40a7b8:	ldr	x1, [x29, #96]
  40a7bc:	mov	w0, #0x4                   	// #4
  40a7c0:	bl	41222c <__fxstatat@plt+0xf0fc>
  40a7c4:	mov	x3, x0
  40a7c8:	mov	x2, x20
  40a7cc:	mov	w1, w19
  40a7d0:	mov	w0, #0x0                   	// #0
  40a7d4:	bl	402980 <error@plt>
  40a7d8:	b	40b550 <__fxstatat@plt+0x8420>
  40a7dc:	ldr	w0, [x29, #392]
  40a7e0:	and	w0, w0, #0x1c0
  40a7e4:	cmp	w0, #0x1c0
  40a7e8:	b.eq	40a854 <__fxstatat@plt+0x7724>  // b.none
  40a7ec:	ldr	w0, [x29, #392]
  40a7f0:	str	w0, [x29, #824]
  40a7f4:	mov	w0, #0x1                   	// #1
  40a7f8:	strb	w0, [x29, #819]
  40a7fc:	ldr	w0, [x29, #824]
  40a800:	orr	w0, w0, #0x1c0
  40a804:	mov	w1, w0
  40a808:	ldr	x0, [x29, #96]
  40a80c:	bl	402b70 <chmod@plt>
  40a810:	cmp	w0, #0x0
  40a814:	b.eq	40a854 <__fxstatat@plt+0x7724>  // b.none
  40a818:	bl	403070 <__errno_location@plt>
  40a81c:	ldr	w19, [x0]
  40a820:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a824:	add	x0, x0, #0x778
  40a828:	bl	4030b0 <gettext@plt>
  40a82c:	mov	x20, x0
  40a830:	ldr	x1, [x29, #96]
  40a834:	mov	w0, #0x4                   	// #4
  40a838:	bl	41222c <__fxstatat@plt+0xf0fc>
  40a83c:	mov	x3, x0
  40a840:	mov	x2, x20
  40a844:	mov	w1, w19
  40a848:	mov	w0, #0x0                   	// #0
  40a84c:	bl	402980 <error@plt>
  40a850:	b	40b550 <__fxstatat@plt+0x8420>
  40a854:	ldr	x0, [x29, #56]
  40a858:	ldrb	w0, [x0]
  40a85c:	eor	w0, w0, #0x1
  40a860:	and	w0, w0, #0xff
  40a864:	cmp	w0, #0x0
  40a868:	b.eq	40a890 <__fxstatat@plt+0x7760>  // b.none
  40a86c:	ldr	x0, [x29, #384]
  40a870:	ldr	x1, [x29, #376]
  40a874:	mov	x2, x1
  40a878:	mov	x1, x0
  40a87c:	ldr	x0, [x29, #96]
  40a880:	bl	40bbb0 <__fxstatat@plt+0x8a80>
  40a884:	ldr	x0, [x29, #56]
  40a888:	mov	w1, #0x1                   	// #1
  40a88c:	strb	w1, [x0]
  40a890:	ldr	x0, [x29, #64]
  40a894:	ldrb	w0, [x0, #46]
  40a898:	cmp	w0, #0x0
  40a89c:	b.eq	40a954 <__fxstatat@plt+0x7824>  // b.none
  40a8a0:	ldr	x0, [x29, #64]
  40a8a4:	ldrb	w0, [x0, #24]
  40a8a8:	cmp	w0, #0x0
  40a8ac:	b.eq	40a8dc <__fxstatat@plt+0x77ac>  // b.none
  40a8b0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a8b4:	add	x0, x0, #0x798
  40a8b8:	bl	4030b0 <gettext@plt>
  40a8bc:	mov	x19, x0
  40a8c0:	ldr	x1, [x29, #96]
  40a8c4:	mov	w0, #0x4                   	// #4
  40a8c8:	bl	41222c <__fxstatat@plt+0xf0fc>
  40a8cc:	mov	x1, x0
  40a8d0:	mov	x0, x19
  40a8d4:	bl	403050 <printf@plt>
  40a8d8:	b	40a954 <__fxstatat@plt+0x7824>
  40a8dc:	mov	x2, #0x0                   	// #0
  40a8e0:	ldr	x1, [x29, #96]
  40a8e4:	ldr	x0, [x29, #104]
  40a8e8:	bl	408e20 <__fxstatat@plt+0x5cf0>
  40a8ec:	b	40a954 <__fxstatat@plt+0x7824>
  40a8f0:	str	wzr, [x29, #820]
  40a8f4:	ldr	x0, [x29, #64]
  40a8f8:	ldrb	w0, [x0, #33]
  40a8fc:	cmp	w0, #0x0
  40a900:	b.ne	40a914 <__fxstatat@plt+0x77e4>  // b.any
  40a904:	ldr	x0, [x29, #64]
  40a908:	ldrb	w0, [x0, #37]
  40a90c:	cmp	w0, #0x0
  40a910:	b.eq	40a954 <__fxstatat@plt+0x7824>  // b.none
  40a914:	ldr	x0, [x29, #64]
  40a918:	ldrb	w0, [x0, #37]
  40a91c:	ldr	x3, [x29, #64]
  40a920:	mov	w2, #0x0                   	// #0
  40a924:	mov	w1, w0
  40a928:	ldr	x0, [x29, #96]
  40a92c:	bl	4073e8 <__fxstatat@plt+0x42b8>
  40a930:	and	w0, w0, #0xff
  40a934:	eor	w0, w0, #0x1
  40a938:	and	w0, w0, #0xff
  40a93c:	cmp	w0, #0x0
  40a940:	b.eq	40a954 <__fxstatat@plt+0x7824>  // b.none
  40a944:	ldr	x0, [x29, #64]
  40a948:	ldrb	w0, [x0, #38]
  40a94c:	cmp	w0, #0x0
  40a950:	b.ne	40b544 <__fxstatat@plt+0x8414>  // b.any
  40a954:	ldr	x0, [x29, #64]
  40a958:	ldrb	w0, [x0, #28]
  40a95c:	cmp	w0, #0x0
  40a960:	b.eq	40a984 <__fxstatat@plt+0x7854>  // b.none
  40a964:	ldr	x0, [x29, #80]
  40a968:	cmp	x0, #0x0
  40a96c:	b.eq	40a984 <__fxstatat@plt+0x7854>  // b.none
  40a970:	ldr	x0, [x29, #80]
  40a974:	ldr	x1, [x0]
  40a978:	ldr	x0, [x29, #504]
  40a97c:	cmp	x1, x0
  40a980:	b.ne	40afbc <__fxstatat@plt+0x7e8c>  // b.any
  40a984:	ldrb	w1, [x29, #95]
  40a988:	add	x0, x29, #0x1f8
  40a98c:	ldr	x7, [x29, #832]
  40a990:	ldr	x6, [x29, #56]
  40a994:	ldr	x5, [x29, #64]
  40a998:	ldr	x4, [x29, #640]
  40a99c:	mov	x3, x0
  40a9a0:	mov	w2, w1
  40a9a4:	ldr	x1, [x29, #96]
  40a9a8:	ldr	x0, [x29, #104]
  40a9ac:	bl	406c48 <__fxstatat@plt+0x3b18>
  40a9b0:	strb	w0, [x29, #799]
  40a9b4:	b	40afbc <__fxstatat@plt+0x7e8c>
  40a9b8:	ldr	x0, [x29, #64]
  40a9bc:	ldrb	w0, [x0, #44]
  40a9c0:	cmp	w0, #0x0
  40a9c4:	b.eq	40ab48 <__fxstatat@plt+0x7a18>  // b.none
  40a9c8:	mov	w0, #0x1                   	// #1
  40a9cc:	strb	w0, [x29, #797]
  40a9d0:	ldr	x0, [x29, #104]
  40a9d4:	ldrb	w0, [x0]
  40a9d8:	cmp	w0, #0x2f
  40a9dc:	b.eq	40aac8 <__fxstatat@plt+0x7998>  // b.none
  40a9e0:	ldr	x0, [x29, #96]
  40a9e4:	bl	40d9b0 <__fxstatat@plt+0xa880>
  40a9e8:	str	x0, [x29, #656]
  40a9ec:	ldr	x1, [x29, #656]
  40a9f0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40a9f4:	add	x0, x0, #0x7b0
  40a9f8:	bl	402db0 <strcmp@plt>
  40a9fc:	cmp	w0, #0x0
  40aa00:	b.eq	40aa58 <__fxstatat@plt+0x7928>  // b.none
  40aa04:	add	x0, x29, #0x70
  40aa08:	mov	x1, x0
  40aa0c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40aa10:	add	x0, x0, #0x7b0
  40aa14:	bl	41cc80 <__fxstatat@plt+0x19b50>
  40aa18:	cmp	w0, #0x0
  40aa1c:	b.ne	40aa58 <__fxstatat@plt+0x7928>  // b.any
  40aa20:	add	x0, x29, #0xf0
  40aa24:	mov	x1, x0
  40aa28:	ldr	x0, [x29, #656]
  40aa2c:	bl	41cc80 <__fxstatat@plt+0x19b50>
  40aa30:	cmp	w0, #0x0
  40aa34:	b.ne	40aa58 <__fxstatat@plt+0x7928>  // b.any
  40aa38:	ldr	x1, [x29, #120]
  40aa3c:	ldr	x0, [x29, #248]
  40aa40:	cmp	x1, x0
  40aa44:	b.ne	40aa60 <__fxstatat@plt+0x7930>  // b.any
  40aa48:	ldr	x1, [x29, #112]
  40aa4c:	ldr	x0, [x29, #240]
  40aa50:	cmp	x1, x0
  40aa54:	b.ne	40aa60 <__fxstatat@plt+0x7930>  // b.any
  40aa58:	mov	w0, #0x1                   	// #1
  40aa5c:	b	40aa64 <__fxstatat@plt+0x7934>
  40aa60:	mov	w0, #0x0                   	// #0
  40aa64:	strb	w0, [x29, #655]
  40aa68:	ldrb	w0, [x29, #655]
  40aa6c:	and	w0, w0, #0x1
  40aa70:	strb	w0, [x29, #655]
  40aa74:	ldr	x0, [x29, #656]
  40aa78:	bl	402e30 <free@plt>
  40aa7c:	ldrb	w0, [x29, #655]
  40aa80:	eor	w0, w0, #0x1
  40aa84:	and	w0, w0, #0xff
  40aa88:	cmp	w0, #0x0
  40aa8c:	b.eq	40aac8 <__fxstatat@plt+0x7998>  // b.none
  40aa90:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40aa94:	add	x0, x0, #0x7b8
  40aa98:	bl	4030b0 <gettext@plt>
  40aa9c:	mov	x19, x0
  40aaa0:	ldr	x2, [x29, #96]
  40aaa4:	mov	w1, #0x3                   	// #3
  40aaa8:	mov	w0, #0x0                   	// #0
  40aaac:	bl	412364 <__fxstatat@plt+0xf234>
  40aab0:	mov	x3, x0
  40aab4:	mov	x2, x19
  40aab8:	mov	w1, #0x0                   	// #0
  40aabc:	mov	w0, #0x0                   	// #0
  40aac0:	bl	402980 <error@plt>
  40aac4:	b	40b550 <__fxstatat@plt+0x8420>
  40aac8:	ldr	x0, [x29, #64]
  40aacc:	ldrb	w0, [x0, #22]
  40aad0:	mov	w4, #0xffffffff            	// #-1
  40aad4:	mov	w3, w0
  40aad8:	ldr	x2, [x29, #96]
  40aadc:	mov	w1, #0xffffff9c            	// #-100
  40aae0:	ldr	x0, [x29, #104]
  40aae4:	bl	40c6d4 <__fxstatat@plt+0x95a4>
  40aae8:	str	w0, [x29, #648]
  40aaec:	ldr	w0, [x29, #648]
  40aaf0:	cmp	w0, #0x0
  40aaf4:	b.le	40afbc <__fxstatat@plt+0x7e8c>
  40aaf8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40aafc:	add	x0, x0, #0x7f8
  40ab00:	bl	4030b0 <gettext@plt>
  40ab04:	mov	x19, x0
  40ab08:	ldr	x2, [x29, #96]
  40ab0c:	mov	w1, #0x4                   	// #4
  40ab10:	mov	w0, #0x0                   	// #0
  40ab14:	bl	4121a0 <__fxstatat@plt+0xf070>
  40ab18:	mov	x20, x0
  40ab1c:	ldr	x2, [x29, #104]
  40ab20:	mov	w1, #0x4                   	// #4
  40ab24:	mov	w0, #0x1                   	// #1
  40ab28:	bl	4121a0 <__fxstatat@plt+0xf070>
  40ab2c:	mov	x4, x0
  40ab30:	mov	x3, x20
  40ab34:	mov	x2, x19
  40ab38:	ldr	w1, [x29, #648]
  40ab3c:	mov	w0, #0x0                   	// #0
  40ab40:	bl	402980 <error@plt>
  40ab44:	b	40b550 <__fxstatat@plt+0x8420>
  40ab48:	ldr	x0, [x29, #64]
  40ab4c:	ldrb	w0, [x0, #23]
  40ab50:	cmp	w0, #0x0
  40ab54:	b.eq	40abc4 <__fxstatat@plt+0x7a94>  // b.none
  40ab58:	ldr	x0, [x29, #64]
  40ab5c:	ldrb	w0, [x0, #22]
  40ab60:	cmp	w0, #0x0
  40ab64:	b.ne	40ab78 <__fxstatat@plt+0x7a48>  // b.any
  40ab68:	ldr	x0, [x29, #64]
  40ab6c:	ldr	w0, [x0, #8]
  40ab70:	cmp	w0, #0x3
  40ab74:	b.ne	40ab80 <__fxstatat@plt+0x7a50>  // b.any
  40ab78:	mov	w0, #0x1                   	// #1
  40ab7c:	b	40ab84 <__fxstatat@plt+0x7a54>
  40ab80:	mov	w0, #0x0                   	// #0
  40ab84:	strb	w0, [x29, #671]
  40ab88:	ldrb	w0, [x29, #671]
  40ab8c:	and	w0, w0, #0x1
  40ab90:	strb	w0, [x29, #671]
  40ab94:	ldrb	w4, [x29, #759]
  40ab98:	mov	w3, #0x0                   	// #0
  40ab9c:	ldrb	w2, [x29, #671]
  40aba0:	ldr	x1, [x29, #96]
  40aba4:	ldr	x0, [x29, #104]
  40aba8:	bl	408f0c <__fxstatat@plt+0x5ddc>
  40abac:	and	w0, w0, #0xff
  40abb0:	eor	w0, w0, #0x1
  40abb4:	and	w0, w0, #0xff
  40abb8:	cmp	w0, #0x0
  40abbc:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40abc0:	b	40b550 <__fxstatat@plt+0x8420>
  40abc4:	ldr	w0, [x29, #828]
  40abc8:	and	w0, w0, #0xf000
  40abcc:	cmp	w0, #0x8, lsl #12
  40abd0:	b.eq	40abf4 <__fxstatat@plt+0x7ac4>  // b.none
  40abd4:	ldr	x0, [x29, #64]
  40abd8:	ldrb	w0, [x0, #20]
  40abdc:	cmp	w0, #0x0
  40abe0:	b.eq	40ac44 <__fxstatat@plt+0x7b14>  // b.none
  40abe4:	ldr	w0, [x29, #828]
  40abe8:	and	w0, w0, #0xf000
  40abec:	cmp	w0, #0xa, lsl #12
  40abf0:	b.eq	40ac44 <__fxstatat@plt+0x7b14>  // b.none
  40abf4:	mov	w0, #0x1                   	// #1
  40abf8:	strb	w0, [x29, #798]
  40abfc:	ldr	w0, [x29, #692]
  40ac00:	and	w0, w0, #0x1ff
  40ac04:	add	x2, x29, #0x1f8
  40ac08:	add	x1, x29, #0x5f
  40ac0c:	mov	x6, x2
  40ac10:	mov	x5, x1
  40ac14:	ldr	w4, [x29, #820]
  40ac18:	mov	w3, w0
  40ac1c:	ldr	x2, [x29, #64]
  40ac20:	ldr	x1, [x29, #96]
  40ac24:	ldr	x0, [x29, #104]
  40ac28:	bl	4075e4 <__fxstatat@plt+0x44b4>
  40ac2c:	and	w0, w0, #0xff
  40ac30:	eor	w0, w0, #0x1
  40ac34:	and	w0, w0, #0xff
  40ac38:	cmp	w0, #0x0
  40ac3c:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40ac40:	b	40b550 <__fxstatat@plt+0x8420>
  40ac44:	ldr	w0, [x29, #828]
  40ac48:	and	w0, w0, #0xf000
  40ac4c:	cmp	w0, #0x1, lsl #12
  40ac50:	b.ne	40ace0 <__fxstatat@plt+0x7bb0>  // b.any
  40ac54:	ldr	w0, [x29, #820]
  40ac58:	mvn	w1, w0
  40ac5c:	ldr	w0, [x29, #828]
  40ac60:	and	w0, w1, w0
  40ac64:	mov	x2, #0x0                   	// #0
  40ac68:	mov	w1, w0
  40ac6c:	ldr	x0, [x29, #96]
  40ac70:	bl	419380 <__fxstatat@plt+0x16250>
  40ac74:	cmp	w0, #0x0
  40ac78:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40ac7c:	ldr	w0, [x29, #820]
  40ac80:	mvn	w1, w0
  40ac84:	ldr	w0, [x29, #828]
  40ac88:	and	w0, w1, w0
  40ac8c:	and	w0, w0, #0xffffefff
  40ac90:	mov	w1, w0
  40ac94:	ldr	x0, [x29, #96]
  40ac98:	bl	402ab0 <mkfifo@plt>
  40ac9c:	cmp	w0, #0x0
  40aca0:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40aca4:	bl	403070 <__errno_location@plt>
  40aca8:	ldr	w19, [x0]
  40acac:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40acb0:	add	x0, x0, #0x820
  40acb4:	bl	4030b0 <gettext@plt>
  40acb8:	mov	x20, x0
  40acbc:	ldr	x1, [x29, #96]
  40acc0:	mov	w0, #0x4                   	// #4
  40acc4:	bl	41222c <__fxstatat@plt+0xf0fc>
  40acc8:	mov	x3, x0
  40accc:	mov	x2, x20
  40acd0:	mov	w1, w19
  40acd4:	mov	w0, #0x0                   	// #0
  40acd8:	bl	402980 <error@plt>
  40acdc:	b	40b550 <__fxstatat@plt+0x8420>
  40ace0:	ldr	w0, [x29, #828]
  40ace4:	and	w0, w0, #0xf000
  40ace8:	cmp	w0, #0x6, lsl #12
  40acec:	b.eq	40ad10 <__fxstatat@plt+0x7be0>  // b.none
  40acf0:	ldr	w0, [x29, #828]
  40acf4:	and	w0, w0, #0xf000
  40acf8:	cmp	w0, #0x2, lsl #12
  40acfc:	b.eq	40ad10 <__fxstatat@plt+0x7be0>  // b.none
  40ad00:	ldr	w0, [x29, #828]
  40ad04:	and	w0, w0, #0xf000
  40ad08:	cmp	w0, #0xc, lsl #12
  40ad0c:	b.ne	40ad78 <__fxstatat@plt+0x7c48>  // b.any
  40ad10:	ldr	w0, [x29, #820]
  40ad14:	mvn	w1, w0
  40ad18:	ldr	w0, [x29, #828]
  40ad1c:	and	w0, w1, w0
  40ad20:	ldr	x1, [x29, #536]
  40ad24:	mov	x2, x1
  40ad28:	mov	w1, w0
  40ad2c:	ldr	x0, [x29, #96]
  40ad30:	bl	419380 <__fxstatat@plt+0x16250>
  40ad34:	cmp	w0, #0x0
  40ad38:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40ad3c:	bl	403070 <__errno_location@plt>
  40ad40:	ldr	w19, [x0]
  40ad44:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40ad48:	add	x0, x0, #0x838
  40ad4c:	bl	4030b0 <gettext@plt>
  40ad50:	mov	x20, x0
  40ad54:	ldr	x1, [x29, #96]
  40ad58:	mov	w0, #0x4                   	// #4
  40ad5c:	bl	41222c <__fxstatat@plt+0xf0fc>
  40ad60:	mov	x3, x0
  40ad64:	mov	x2, x20
  40ad68:	mov	w1, w19
  40ad6c:	mov	w0, #0x0                   	// #0
  40ad70:	bl	402980 <error@plt>
  40ad74:	b	40b550 <__fxstatat@plt+0x8420>
  40ad78:	ldr	w0, [x29, #828]
  40ad7c:	and	w0, w0, #0xf000
  40ad80:	cmp	w0, #0xa, lsl #12
  40ad84:	b.ne	40af88 <__fxstatat@plt+0x7e58>  // b.any
  40ad88:	ldr	x0, [x29, #552]
  40ad8c:	mov	x1, x0
  40ad90:	ldr	x0, [x29, #104]
  40ad94:	bl	40c974 <__fxstatat@plt+0x9844>
  40ad98:	str	x0, [x29, #680]
  40ad9c:	mov	w0, #0x1                   	// #1
  40ada0:	strb	w0, [x29, #797]
  40ada4:	ldr	x0, [x29, #680]
  40ada8:	cmp	x0, #0x0
  40adac:	b.ne	40adec <__fxstatat@plt+0x7cbc>  // b.any
  40adb0:	bl	403070 <__errno_location@plt>
  40adb4:	ldr	w19, [x0]
  40adb8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40adbc:	add	x0, x0, #0x858
  40adc0:	bl	4030b0 <gettext@plt>
  40adc4:	mov	x20, x0
  40adc8:	ldr	x1, [x29, #104]
  40adcc:	mov	w0, #0x4                   	// #4
  40add0:	bl	41222c <__fxstatat@plt+0xf0fc>
  40add4:	mov	x3, x0
  40add8:	mov	x2, x20
  40addc:	mov	w1, w19
  40ade0:	mov	w0, #0x0                   	// #0
  40ade4:	bl	402980 <error@plt>
  40ade8:	b	40b550 <__fxstatat@plt+0x8420>
  40adec:	ldr	x0, [x29, #64]
  40adf0:	ldrb	w0, [x0, #22]
  40adf4:	mov	w4, #0xffffffff            	// #-1
  40adf8:	mov	w3, w0
  40adfc:	ldr	x2, [x29, #96]
  40ae00:	mov	w1, #0xffffff9c            	// #-100
  40ae04:	ldr	x0, [x29, #680]
  40ae08:	bl	40c6d4 <__fxstatat@plt+0x95a4>
  40ae0c:	str	w0, [x29, #772]
  40ae10:	ldr	w0, [x29, #772]
  40ae14:	cmp	w0, #0x0
  40ae18:	b.le	40aea4 <__fxstatat@plt+0x7d74>
  40ae1c:	ldr	x0, [x29, #64]
  40ae20:	ldrb	w0, [x0, #45]
  40ae24:	cmp	w0, #0x0
  40ae28:	b.eq	40aea4 <__fxstatat@plt+0x7d74>  // b.none
  40ae2c:	ldrb	w0, [x29, #95]
  40ae30:	eor	w0, w0, #0x1
  40ae34:	and	w0, w0, #0xff
  40ae38:	cmp	w0, #0x0
  40ae3c:	b.eq	40aea4 <__fxstatat@plt+0x7d74>  // b.none
  40ae40:	ldr	w0, [x29, #392]
  40ae44:	and	w0, w0, #0xf000
  40ae48:	cmp	w0, #0xa, lsl #12
  40ae4c:	b.ne	40aea4 <__fxstatat@plt+0x7d74>  // b.any
  40ae50:	ldr	x19, [x29, #424]
  40ae54:	ldr	x0, [x29, #680]
  40ae58:	bl	402950 <strlen@plt>
  40ae5c:	cmp	x19, x0
  40ae60:	b.ne	40aea4 <__fxstatat@plt+0x7d74>  // b.any
  40ae64:	ldr	x0, [x29, #424]
  40ae68:	mov	x1, x0
  40ae6c:	ldr	x0, [x29, #96]
  40ae70:	bl	40c974 <__fxstatat@plt+0x9844>
  40ae74:	str	x0, [x29, #672]
  40ae78:	ldr	x0, [x29, #672]
  40ae7c:	cmp	x0, #0x0
  40ae80:	b.eq	40aea4 <__fxstatat@plt+0x7d74>  // b.none
  40ae84:	ldr	x1, [x29, #680]
  40ae88:	ldr	x0, [x29, #672]
  40ae8c:	bl	402db0 <strcmp@plt>
  40ae90:	cmp	w0, #0x0
  40ae94:	b.ne	40ae9c <__fxstatat@plt+0x7d6c>  // b.any
  40ae98:	str	wzr, [x29, #772]
  40ae9c:	ldr	x0, [x29, #672]
  40aea0:	bl	402e30 <free@plt>
  40aea4:	ldr	x0, [x29, #680]
  40aea8:	bl	402e30 <free@plt>
  40aeac:	ldr	w0, [x29, #772]
  40aeb0:	cmp	w0, #0x0
  40aeb4:	b.le	40aeec <__fxstatat@plt+0x7dbc>
  40aeb8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40aebc:	add	x0, x0, #0x878
  40aec0:	bl	4030b0 <gettext@plt>
  40aec4:	mov	x19, x0
  40aec8:	ldr	x1, [x29, #96]
  40aecc:	mov	w0, #0x4                   	// #4
  40aed0:	bl	41222c <__fxstatat@plt+0xf0fc>
  40aed4:	mov	x3, x0
  40aed8:	mov	x2, x19
  40aedc:	ldr	w1, [x29, #772]
  40aee0:	mov	w0, #0x0                   	// #0
  40aee4:	bl	402980 <error@plt>
  40aee8:	b	40b550 <__fxstatat@plt+0x8420>
  40aeec:	ldr	x0, [x29, #64]
  40aef0:	ldrb	w0, [x0, #37]
  40aef4:	cmp	w0, #0x0
  40aef8:	b.eq	40af00 <__fxstatat@plt+0x7dd0>  // b.none
  40aefc:	bl	408ebc <__fxstatat@plt+0x5d8c>
  40af00:	ldr	x0, [x29, #64]
  40af04:	ldrb	w0, [x0, #29]
  40af08:	cmp	w0, #0x0
  40af0c:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40af10:	ldr	w0, [x29, #528]
  40af14:	ldr	w1, [x29, #532]
  40af18:	mov	w2, w1
  40af1c:	mov	w1, w0
  40af20:	ldr	x0, [x29, #96]
  40af24:	bl	402df0 <lchown@plt>
  40af28:	cmp	w0, #0x0
  40af2c:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40af30:	ldr	x0, [x29, #64]
  40af34:	bl	40b90c <__fxstatat@plt+0x87dc>
  40af38:	and	w0, w0, #0xff
  40af3c:	eor	w0, w0, #0x1
  40af40:	and	w0, w0, #0xff
  40af44:	cmp	w0, #0x0
  40af48:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40af4c:	bl	403070 <__errno_location@plt>
  40af50:	ldr	w19, [x0]
  40af54:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40af58:	add	x0, x0, #0x60
  40af5c:	bl	4030b0 <gettext@plt>
  40af60:	ldr	x3, [x29, #96]
  40af64:	mov	x2, x0
  40af68:	mov	w1, w19
  40af6c:	mov	w0, #0x0                   	// #0
  40af70:	bl	402980 <error@plt>
  40af74:	ldr	x0, [x29, #64]
  40af78:	ldrb	w0, [x0, #36]
  40af7c:	cmp	w0, #0x0
  40af80:	b.eq	40afbc <__fxstatat@plt+0x7e8c>  // b.none
  40af84:	b	40b550 <__fxstatat@plt+0x8420>
  40af88:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40af8c:	add	x0, x0, #0x898
  40af90:	bl	4030b0 <gettext@plt>
  40af94:	mov	x19, x0
  40af98:	ldr	x1, [x29, #104]
  40af9c:	mov	w0, #0x4                   	// #4
  40afa0:	bl	41222c <__fxstatat@plt+0xf0fc>
  40afa4:	mov	x3, x0
  40afa8:	mov	x2, x19
  40afac:	mov	w1, #0x0                   	// #0
  40afb0:	mov	w0, #0x0                   	// #0
  40afb4:	bl	402980 <error@plt>
  40afb8:	b	40b550 <__fxstatat@plt+0x8420>
  40afbc:	ldrb	w0, [x29, #95]
  40afc0:	eor	w0, w0, #0x1
  40afc4:	and	w0, w0, #0xff
  40afc8:	cmp	w0, #0x0
  40afcc:	b.eq	40b058 <__fxstatat@plt+0x7f28>  // b.none
  40afd0:	ldr	x0, [x29, #64]
  40afd4:	ldrb	w0, [x0, #20]
  40afd8:	eor	w0, w0, #0x1
  40afdc:	and	w0, w0, #0xff
  40afe0:	cmp	w0, #0x0
  40afe4:	b.eq	40b058 <__fxstatat@plt+0x7f28>  // b.none
  40afe8:	ldr	w0, [x29, #828]
  40afec:	and	w0, w0, #0xf000
  40aff0:	cmp	w0, #0x4, lsl #12
  40aff4:	b.eq	40b058 <__fxstatat@plt+0x7f28>  // b.none
  40aff8:	ldr	x0, [x29, #64]
  40affc:	ldrb	w0, [x0, #33]
  40b000:	cmp	w0, #0x0
  40b004:	b.ne	40b018 <__fxstatat@plt+0x7ee8>  // b.any
  40b008:	ldr	x0, [x29, #64]
  40b00c:	ldrb	w0, [x0, #37]
  40b010:	cmp	w0, #0x0
  40b014:	b.eq	40b058 <__fxstatat@plt+0x7f28>  // b.none
  40b018:	ldr	x0, [x29, #64]
  40b01c:	ldrb	w0, [x0, #37]
  40b020:	ldr	x3, [x29, #64]
  40b024:	mov	w2, #0x0                   	// #0
  40b028:	mov	w1, w0
  40b02c:	ldr	x0, [x29, #96]
  40b030:	bl	4073e8 <__fxstatat@plt+0x42b8>
  40b034:	and	w0, w0, #0xff
  40b038:	eor	w0, w0, #0x1
  40b03c:	and	w0, w0, #0xff
  40b040:	cmp	w0, #0x0
  40b044:	b.eq	40b058 <__fxstatat@plt+0x7f28>  // b.none
  40b048:	ldr	x0, [x29, #64]
  40b04c:	ldrb	w0, [x0, #38]
  40b050:	cmp	w0, #0x0
  40b054:	b.ne	40b54c <__fxstatat@plt+0x841c>  // b.any
  40b058:	ldrb	w0, [x29, #94]
  40b05c:	cmp	w0, #0x0
  40b060:	b.eq	40b0a4 <__fxstatat@plt+0x7f74>  // b.none
  40b064:	ldr	x0, [x29, #64]
  40b068:	ldr	x0, [x0, #64]
  40b06c:	cmp	x0, #0x0
  40b070:	b.eq	40b0a4 <__fxstatat@plt+0x7f74>  // b.none
  40b074:	add	x0, x29, #0xf0
  40b078:	mov	x1, x0
  40b07c:	ldr	x0, [x29, #96]
  40b080:	bl	41cca0 <__fxstatat@plt+0x19b70>
  40b084:	cmp	w0, #0x0
  40b088:	b.ne	40b0a4 <__fxstatat@plt+0x7f74>  // b.any
  40b08c:	ldr	x0, [x29, #64]
  40b090:	ldr	x0, [x0, #64]
  40b094:	add	x1, x29, #0xf0
  40b098:	mov	x2, x1
  40b09c:	ldr	x1, [x29, #96]
  40b0a0:	bl	40de24 <__fxstatat@plt+0xacf4>
  40b0a4:	ldr	x0, [x29, #64]
  40b0a8:	ldrb	w0, [x0, #23]
  40b0ac:	cmp	w0, #0x0
  40b0b0:	b.eq	40b0cc <__fxstatat@plt+0x7f9c>  // b.none
  40b0b4:	ldr	w0, [x29, #828]
  40b0b8:	and	w0, w0, #0xf000
  40b0bc:	cmp	w0, #0x4, lsl #12
  40b0c0:	b.eq	40b0cc <__fxstatat@plt+0x7f9c>  // b.none
  40b0c4:	ldrb	w0, [x29, #799]
  40b0c8:	b	40b630 <__fxstatat@plt+0x8500>
  40b0cc:	ldrb	w0, [x29, #798]
  40b0d0:	cmp	w0, #0x0
  40b0d4:	b.eq	40b0e0 <__fxstatat@plt+0x7fb0>  // b.none
  40b0d8:	ldrb	w0, [x29, #799]
  40b0dc:	b	40b630 <__fxstatat@plt+0x8500>
  40b0e0:	ldr	x0, [x29, #64]
  40b0e4:	ldrb	w0, [x0, #31]
  40b0e8:	cmp	w0, #0x0
  40b0ec:	b.eq	40b1a8 <__fxstatat@plt+0x8078>  // b.none
  40b0f0:	add	x0, x29, #0x1f8
  40b0f4:	bl	41333c <__fxstatat@plt+0x1020c>
  40b0f8:	stp	x0, x1, [x29, #240]
  40b0fc:	add	x0, x29, #0x1f8
  40b100:	bl	41336c <__fxstatat@plt+0x1023c>
  40b104:	stp	x0, x1, [x29, #256]
  40b108:	ldrb	w0, [x29, #797]
  40b10c:	cmp	w0, #0x0
  40b110:	b.eq	40b134 <__fxstatat@plt+0x8004>  // b.none
  40b114:	add	x0, x29, #0xf0
  40b118:	mov	x1, x0
  40b11c:	ldr	x0, [x29, #96]
  40b120:	bl	405a8c <__fxstatat@plt+0x295c>
  40b124:	cmp	w0, #0x0
  40b128:	cset	w0, ne  // ne = any
  40b12c:	and	w0, w0, #0xff
  40b130:	b	40b150 <__fxstatat@plt+0x8020>
  40b134:	add	x0, x29, #0xf0
  40b138:	mov	x1, x0
  40b13c:	ldr	x0, [x29, #96]
  40b140:	bl	414b3c <__fxstatat@plt+0x11a0c>
  40b144:	cmp	w0, #0x0
  40b148:	cset	w0, ne  // ne = any
  40b14c:	and	w0, w0, #0xff
  40b150:	cmp	w0, #0x0
  40b154:	b.eq	40b1a8 <__fxstatat@plt+0x8078>  // b.none
  40b158:	bl	403070 <__errno_location@plt>
  40b15c:	ldr	w19, [x0]
  40b160:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b164:	add	x0, x0, #0x248
  40b168:	bl	4030b0 <gettext@plt>
  40b16c:	mov	x20, x0
  40b170:	ldr	x1, [x29, #96]
  40b174:	mov	w0, #0x4                   	// #4
  40b178:	bl	41222c <__fxstatat@plt+0xf0fc>
  40b17c:	mov	x3, x0
  40b180:	mov	x2, x20
  40b184:	mov	w1, w19
  40b188:	mov	w0, #0x0                   	// #0
  40b18c:	bl	402980 <error@plt>
  40b190:	ldr	x0, [x29, #64]
  40b194:	ldrb	w0, [x0, #36]
  40b198:	cmp	w0, #0x0
  40b19c:	b.eq	40b1a8 <__fxstatat@plt+0x8078>  // b.none
  40b1a0:	mov	w0, #0x0                   	// #0
  40b1a4:	b	40b630 <__fxstatat@plt+0x8500>
  40b1a8:	ldrb	w0, [x29, #797]
  40b1ac:	eor	w0, w0, #0x1
  40b1b0:	and	w0, w0, #0xff
  40b1b4:	cmp	w0, #0x0
  40b1b8:	b.eq	40b24c <__fxstatat@plt+0x811c>  // b.none
  40b1bc:	ldr	x0, [x29, #64]
  40b1c0:	ldrb	w0, [x0, #29]
  40b1c4:	cmp	w0, #0x0
  40b1c8:	b.eq	40b24c <__fxstatat@plt+0x811c>  // b.none
  40b1cc:	ldrb	w0, [x29, #95]
  40b1d0:	cmp	w0, #0x0
  40b1d4:	b.ne	40b1f8 <__fxstatat@plt+0x80c8>  // b.any
  40b1d8:	ldr	w1, [x29, #528]
  40b1dc:	ldr	w0, [x29, #400]
  40b1e0:	cmp	w1, w0
  40b1e4:	b.ne	40b1f8 <__fxstatat@plt+0x80c8>  // b.any
  40b1e8:	ldr	w1, [x29, #532]
  40b1ec:	ldr	w0, [x29, #404]
  40b1f0:	cmp	w1, w0
  40b1f4:	b.eq	40b24c <__fxstatat@plt+0x811c>  // b.none
  40b1f8:	ldrb	w2, [x29, #95]
  40b1fc:	add	x1, x29, #0x178
  40b200:	add	x0, x29, #0x1f8
  40b204:	mov	x5, x1
  40b208:	mov	w4, w2
  40b20c:	mov	x3, x0
  40b210:	mov	w2, #0xffffffff            	// #-1
  40b214:	ldr	x1, [x29, #96]
  40b218:	ldr	x0, [x29, #64]
  40b21c:	bl	406e70 <__fxstatat@plt+0x3d40>
  40b220:	cmn	w0, #0x1
  40b224:	b.eq	40b234 <__fxstatat@plt+0x8104>  // b.none
  40b228:	cmp	w0, #0x0
  40b22c:	b.eq	40b23c <__fxstatat@plt+0x810c>  // b.none
  40b230:	b	40b250 <__fxstatat@plt+0x8120>
  40b234:	mov	w0, #0x0                   	// #0
  40b238:	b	40b630 <__fxstatat@plt+0x8500>
  40b23c:	ldr	w0, [x29, #828]
  40b240:	and	w0, w0, #0xfffff1ff
  40b244:	str	w0, [x29, #828]
  40b248:	b	40b250 <__fxstatat@plt+0x8120>
  40b24c:	nop
  40b250:	ldr	x0, [x29, #64]
  40b254:	ldrb	w0, [x0, #39]
  40b258:	cmp	w0, #0x0
  40b25c:	b.eq	40b2a4 <__fxstatat@plt+0x8174>  // b.none
  40b260:	ldr	x4, [x29, #64]
  40b264:	mov	w3, #0xffffffff            	// #-1
  40b268:	ldr	x2, [x29, #96]
  40b26c:	mov	w1, #0xffffffff            	// #-1
  40b270:	ldr	x0, [x29, #104]
  40b274:	bl	406a3c <__fxstatat@plt+0x390c>
  40b278:	and	w0, w0, #0xff
  40b27c:	eor	w0, w0, #0x1
  40b280:	and	w0, w0, #0xff
  40b284:	cmp	w0, #0x0
  40b288:	b.eq	40b2a4 <__fxstatat@plt+0x8174>  // b.none
  40b28c:	ldr	x0, [x29, #64]
  40b290:	ldrb	w0, [x0, #40]
  40b294:	cmp	w0, #0x0
  40b298:	b.eq	40b2a4 <__fxstatat@plt+0x8174>  // b.none
  40b29c:	mov	w0, #0x0                   	// #0
  40b2a0:	b	40b630 <__fxstatat@plt+0x8500>
  40b2a4:	ldrb	w0, [x29, #797]
  40b2a8:	cmp	w0, #0x0
  40b2ac:	b.eq	40b2b8 <__fxstatat@plt+0x8188>  // b.none
  40b2b0:	ldrb	w0, [x29, #799]
  40b2b4:	b	40b630 <__fxstatat@plt+0x8500>
  40b2b8:	add	x0, x29, #0x1f8
  40b2bc:	mov	x2, x0
  40b2c0:	mov	w1, #0xffffffff            	// #-1
  40b2c4:	ldr	x0, [x29, #96]
  40b2c8:	bl	407130 <__fxstatat@plt+0x4000>
  40b2cc:	ldr	x0, [x29, #64]
  40b2d0:	ldrb	w0, [x0, #30]
  40b2d4:	cmp	w0, #0x0
  40b2d8:	b.ne	40b2ec <__fxstatat@plt+0x81bc>  // b.any
  40b2dc:	ldr	x0, [x29, #64]
  40b2e0:	ldrb	w0, [x0, #24]
  40b2e4:	cmp	w0, #0x0
  40b2e8:	b.eq	40b324 <__fxstatat@plt+0x81f4>  // b.none
  40b2ec:	ldr	w4, [x29, #828]
  40b2f0:	mov	w3, #0xffffffff            	// #-1
  40b2f4:	ldr	x2, [x29, #96]
  40b2f8:	mov	w1, #0xffffffff            	// #-1
  40b2fc:	ldr	x0, [x29, #104]
  40b300:	bl	40c82c <__fxstatat@plt+0x96fc>
  40b304:	cmp	w0, #0x0
  40b308:	b.eq	40b520 <__fxstatat@plt+0x83f0>  // b.none
  40b30c:	ldr	x0, [x29, #64]
  40b310:	ldrb	w0, [x0, #36]
  40b314:	cmp	w0, #0x0
  40b318:	b.eq	40b520 <__fxstatat@plt+0x83f0>  // b.none
  40b31c:	mov	w0, #0x0                   	// #0
  40b320:	b	40b630 <__fxstatat@plt+0x8500>
  40b324:	ldr	x0, [x29, #64]
  40b328:	ldrb	w0, [x0, #43]
  40b32c:	cmp	w0, #0x0
  40b330:	b.eq	40b35c <__fxstatat@plt+0x822c>  // b.none
  40b334:	ldr	x0, [x29, #64]
  40b338:	ldr	w0, [x0, #16]
  40b33c:	mov	w2, w0
  40b340:	mov	w1, #0xffffffff            	// #-1
  40b344:	ldr	x0, [x29, #96]
  40b348:	bl	40c8f8 <__fxstatat@plt+0x97c8>
  40b34c:	cmp	w0, #0x0
  40b350:	b.eq	40b52c <__fxstatat@plt+0x83fc>  // b.none
  40b354:	mov	w0, #0x0                   	// #0
  40b358:	b	40b630 <__fxstatat@plt+0x8500>
  40b35c:	ldr	x0, [x29, #64]
  40b360:	ldrb	w0, [x0, #32]
  40b364:	cmp	w0, #0x0
  40b368:	b.eq	40b3d8 <__fxstatat@plt+0x82a8>  // b.none
  40b36c:	ldrb	w0, [x29, #95]
  40b370:	cmp	w0, #0x0
  40b374:	b.eq	40b3d8 <__fxstatat@plt+0x82a8>  // b.none
  40b378:	ldr	w0, [x29, #828]
  40b37c:	and	w0, w0, #0xf000
  40b380:	cmp	w0, #0x4, lsl #12
  40b384:	b.eq	40b398 <__fxstatat@plt+0x8268>  // b.none
  40b388:	ldr	w0, [x29, #828]
  40b38c:	and	w0, w0, #0xf000
  40b390:	cmp	w0, #0xc, lsl #12
  40b394:	b.ne	40b3a0 <__fxstatat@plt+0x8270>  // b.any
  40b398:	mov	w0, #0x1ff                 	// #511
  40b39c:	b	40b3a4 <__fxstatat@plt+0x8274>
  40b3a0:	mov	w0, #0x1b6                 	// #438
  40b3a4:	str	w0, [x29, #636]
  40b3a8:	bl	40b9cc <__fxstatat@plt+0x889c>
  40b3ac:	mvn	w1, w0
  40b3b0:	ldr	w0, [x29, #636]
  40b3b4:	and	w0, w1, w0
  40b3b8:	mov	w2, w0
  40b3bc:	mov	w1, #0xffffffff            	// #-1
  40b3c0:	ldr	x0, [x29, #96]
  40b3c4:	bl	40c8f8 <__fxstatat@plt+0x97c8>
  40b3c8:	cmp	w0, #0x0
  40b3cc:	b.eq	40b528 <__fxstatat@plt+0x83f8>  // b.none
  40b3d0:	mov	w0, #0x0                   	// #0
  40b3d4:	b	40b630 <__fxstatat@plt+0x8500>
  40b3d8:	ldr	w0, [x29, #820]
  40b3dc:	cmp	w0, #0x0
  40b3e0:	b.eq	40b4a4 <__fxstatat@plt+0x8374>  // b.none
  40b3e4:	bl	40b9cc <__fxstatat@plt+0x889c>
  40b3e8:	mvn	w0, w0
  40b3ec:	ldr	w1, [x29, #820]
  40b3f0:	and	w0, w1, w0
  40b3f4:	str	w0, [x29, #820]
  40b3f8:	ldr	w0, [x29, #820]
  40b3fc:	cmp	w0, #0x0
  40b400:	b.eq	40b4a4 <__fxstatat@plt+0x8374>  // b.none
  40b404:	ldrb	w0, [x29, #819]
  40b408:	eor	w0, w0, #0x1
  40b40c:	and	w0, w0, #0xff
  40b410:	cmp	w0, #0x0
  40b414:	b.eq	40b4a4 <__fxstatat@plt+0x8374>  // b.none
  40b418:	ldrb	w0, [x29, #95]
  40b41c:	cmp	w0, #0x0
  40b420:	b.eq	40b47c <__fxstatat@plt+0x834c>  // b.none
  40b424:	add	x0, x29, #0x178
  40b428:	mov	x1, x0
  40b42c:	ldr	x0, [x29, #96]
  40b430:	bl	41cca0 <__fxstatat@plt+0x19b70>
  40b434:	cmp	w0, #0x0
  40b438:	b.eq	40b47c <__fxstatat@plt+0x834c>  // b.none
  40b43c:	bl	403070 <__errno_location@plt>
  40b440:	ldr	w19, [x0]
  40b444:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b448:	add	x0, x0, #0x3b8
  40b44c:	bl	4030b0 <gettext@plt>
  40b450:	mov	x20, x0
  40b454:	ldr	x1, [x29, #96]
  40b458:	mov	w0, #0x4                   	// #4
  40b45c:	bl	41222c <__fxstatat@plt+0xf0fc>
  40b460:	mov	x3, x0
  40b464:	mov	x2, x20
  40b468:	mov	w1, w19
  40b46c:	mov	w0, #0x0                   	// #0
  40b470:	bl	402980 <error@plt>
  40b474:	mov	w0, #0x0                   	// #0
  40b478:	b	40b630 <__fxstatat@plt+0x8500>
  40b47c:	ldr	w0, [x29, #392]
  40b480:	str	w0, [x29, #824]
  40b484:	ldr	w0, [x29, #824]
  40b488:	mvn	w1, w0
  40b48c:	ldr	w0, [x29, #820]
  40b490:	and	w0, w1, w0
  40b494:	cmp	w0, #0x0
  40b498:	b.eq	40b4a4 <__fxstatat@plt+0x8374>  // b.none
  40b49c:	mov	w0, #0x1                   	// #1
  40b4a0:	strb	w0, [x29, #819]
  40b4a4:	ldrb	w0, [x29, #819]
  40b4a8:	cmp	w0, #0x0
  40b4ac:	b.eq	40b52c <__fxstatat@plt+0x83fc>  // b.none
  40b4b0:	ldr	w1, [x29, #824]
  40b4b4:	ldr	w0, [x29, #820]
  40b4b8:	orr	w0, w1, w0
  40b4bc:	mov	w1, w0
  40b4c0:	ldr	x0, [x29, #96]
  40b4c4:	bl	402b70 <chmod@plt>
  40b4c8:	cmp	w0, #0x0
  40b4cc:	b.eq	40b52c <__fxstatat@plt+0x83fc>  // b.none
  40b4d0:	bl	403070 <__errno_location@plt>
  40b4d4:	ldr	w19, [x0]
  40b4d8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b4dc:	add	x0, x0, #0x260
  40b4e0:	bl	4030b0 <gettext@plt>
  40b4e4:	mov	x20, x0
  40b4e8:	ldr	x1, [x29, #96]
  40b4ec:	mov	w0, #0x4                   	// #4
  40b4f0:	bl	41222c <__fxstatat@plt+0xf0fc>
  40b4f4:	mov	x3, x0
  40b4f8:	mov	x2, x20
  40b4fc:	mov	w1, w19
  40b500:	mov	w0, #0x0                   	// #0
  40b504:	bl	402980 <error@plt>
  40b508:	ldr	x0, [x29, #64]
  40b50c:	ldrb	w0, [x0, #36]
  40b510:	cmp	w0, #0x0
  40b514:	b.eq	40b52c <__fxstatat@plt+0x83fc>  // b.none
  40b518:	mov	w0, #0x0                   	// #0
  40b51c:	b	40b630 <__fxstatat@plt+0x8500>
  40b520:	nop
  40b524:	b	40b52c <__fxstatat@plt+0x83fc>
  40b528:	nop
  40b52c:	ldrb	w0, [x29, #799]
  40b530:	b	40b630 <__fxstatat@plt+0x8500>
  40b534:	nop
  40b538:	b	40b550 <__fxstatat@plt+0x8420>
  40b53c:	nop
  40b540:	b	40b550 <__fxstatat@plt+0x8420>
  40b544:	nop
  40b548:	b	40b550 <__fxstatat@plt+0x8420>
  40b54c:	nop
  40b550:	ldr	x0, [x29, #64]
  40b554:	ldrb	w0, [x0, #37]
  40b558:	cmp	w0, #0x0
  40b55c:	b.eq	40b564 <__fxstatat@plt+0x8434>  // b.none
  40b560:	bl	408ebc <__fxstatat@plt+0x5d8c>
  40b564:	ldr	x0, [x29, #808]
  40b568:	cmp	x0, #0x0
  40b56c:	b.ne	40b57c <__fxstatat@plt+0x844c>  // b.any
  40b570:	ldr	x0, [x29, #512]
  40b574:	ldr	x1, [x29, #504]
  40b578:	bl	40baf8 <__fxstatat@plt+0x89c8>
  40b57c:	ldr	x0, [x29, #800]
  40b580:	cmp	x0, #0x0
  40b584:	b.eq	40b62c <__fxstatat@plt+0x84fc>  // b.none
  40b588:	ldr	x1, [x29, #96]
  40b58c:	ldr	x0, [x29, #800]
  40b590:	bl	402ee0 <rename@plt>
  40b594:	cmp	w0, #0x0
  40b598:	b.eq	40b5d8 <__fxstatat@plt+0x84a8>  // b.none
  40b59c:	bl	403070 <__errno_location@plt>
  40b5a0:	ldr	w19, [x0]
  40b5a4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b5a8:	add	x0, x0, #0x8b8
  40b5ac:	bl	4030b0 <gettext@plt>
  40b5b0:	mov	x20, x0
  40b5b4:	ldr	x1, [x29, #96]
  40b5b8:	mov	w0, #0x4                   	// #4
  40b5bc:	bl	41222c <__fxstatat@plt+0xf0fc>
  40b5c0:	mov	x3, x0
  40b5c4:	mov	x2, x20
  40b5c8:	mov	w1, w19
  40b5cc:	mov	w0, #0x0                   	// #0
  40b5d0:	bl	402980 <error@plt>
  40b5d4:	b	40b62c <__fxstatat@plt+0x84fc>
  40b5d8:	ldr	x0, [x29, #64]
  40b5dc:	ldrb	w0, [x0, #46]
  40b5e0:	cmp	w0, #0x0
  40b5e4:	b.eq	40b62c <__fxstatat@plt+0x84fc>  // b.none
  40b5e8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b5ec:	add	x0, x0, #0x8d0
  40b5f0:	bl	4030b0 <gettext@plt>
  40b5f4:	mov	x19, x0
  40b5f8:	ldr	x2, [x29, #800]
  40b5fc:	mov	w1, #0x4                   	// #4
  40b600:	mov	w0, #0x0                   	// #0
  40b604:	bl	4121a0 <__fxstatat@plt+0xf070>
  40b608:	mov	x20, x0
  40b60c:	ldr	x2, [x29, #96]
  40b610:	mov	w1, #0x4                   	// #4
  40b614:	mov	w0, #0x1                   	// #1
  40b618:	bl	4121a0 <__fxstatat@plt+0xf070>
  40b61c:	mov	x2, x0
  40b620:	mov	x1, x20
  40b624:	mov	x0, x19
  40b628:	bl	403050 <printf@plt>
  40b62c:	mov	w0, #0x0                   	// #0
  40b630:	mov	sp, x29
  40b634:	ldp	x19, x20, [sp, #16]
  40b638:	ldr	x21, [sp, #32]
  40b63c:	ldp	x29, x30, [sp]
  40b640:	add	sp, sp, #0x340
  40b644:	ret
  40b648:	stp	x29, x30, [sp, #-32]!
  40b64c:	mov	x29, sp
  40b650:	str	x0, [sp, #24]
  40b654:	ldr	x0, [sp, #24]
  40b658:	cmp	x0, #0x0
  40b65c:	b.ne	40b680 <__fxstatat@plt+0x8550>  // b.any
  40b660:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b664:	add	x3, x0, #0xa10
  40b668:	mov	w2, #0xb86                 	// #2950
  40b66c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b670:	add	x1, x0, #0x318
  40b674:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b678:	add	x0, x0, #0x8e8
  40b67c:	bl	403060 <__assert_fail@plt>
  40b680:	ldr	x0, [sp, #24]
  40b684:	ldr	w0, [x0]
  40b688:	cmp	w0, #0x3
  40b68c:	b.ls	40b6b0 <__fxstatat@plt+0x8580>  // b.plast
  40b690:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b694:	add	x3, x0, #0xa10
  40b698:	mov	w2, #0xb87                 	// #2951
  40b69c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b6a0:	add	x1, x0, #0x318
  40b6a4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b6a8:	add	x0, x0, #0x8f8
  40b6ac:	bl	403060 <__assert_fail@plt>
  40b6b0:	ldr	x0, [sp, #24]
  40b6b4:	ldr	w0, [x0, #12]
  40b6b8:	cmp	w0, #0x1
  40b6bc:	b.eq	40b700 <__fxstatat@plt+0x85d0>  // b.none
  40b6c0:	ldr	x0, [sp, #24]
  40b6c4:	ldr	w0, [x0, #12]
  40b6c8:	cmp	w0, #0x2
  40b6cc:	b.eq	40b700 <__fxstatat@plt+0x85d0>  // b.none
  40b6d0:	ldr	x0, [sp, #24]
  40b6d4:	ldr	w0, [x0, #12]
  40b6d8:	cmp	w0, #0x3
  40b6dc:	b.eq	40b700 <__fxstatat@plt+0x85d0>  // b.none
  40b6e0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b6e4:	add	x3, x0, #0xa10
  40b6e8:	mov	w2, #0xb88                 	// #2952
  40b6ec:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b6f0:	add	x1, x0, #0x318
  40b6f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b6f8:	add	x0, x0, #0x920
  40b6fc:	bl	403060 <__assert_fail@plt>
  40b700:	ldr	x0, [sp, #24]
  40b704:	ldr	w0, [x0, #56]
  40b708:	cmp	w0, #0x0
  40b70c:	b.eq	40b750 <__fxstatat@plt+0x8620>  // b.none
  40b710:	ldr	x0, [sp, #24]
  40b714:	ldr	w0, [x0, #56]
  40b718:	cmp	w0, #0x1
  40b71c:	b.eq	40b750 <__fxstatat@plt+0x8620>  // b.none
  40b720:	ldr	x0, [sp, #24]
  40b724:	ldr	w0, [x0, #56]
  40b728:	cmp	w0, #0x2
  40b72c:	b.eq	40b750 <__fxstatat@plt+0x8620>  // b.none
  40b730:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b734:	add	x3, x0, #0xa10
  40b738:	mov	w2, #0xb89                 	// #2953
  40b73c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b740:	add	x1, x0, #0x318
  40b744:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b748:	add	x0, x0, #0x948
  40b74c:	bl	403060 <__assert_fail@plt>
  40b750:	ldr	x0, [sp, #24]
  40b754:	ldrb	w0, [x0, #23]
  40b758:	eor	w0, w0, #0x1
  40b75c:	and	w0, w0, #0xff
  40b760:	cmp	w0, #0x0
  40b764:	b.ne	40b7a0 <__fxstatat@plt+0x8670>  // b.any
  40b768:	ldr	x0, [sp, #24]
  40b76c:	ldrb	w0, [x0, #44]
  40b770:	eor	w0, w0, #0x1
  40b774:	and	w0, w0, #0xff
  40b778:	cmp	w0, #0x0
  40b77c:	b.ne	40b7a0 <__fxstatat@plt+0x8670>  // b.any
  40b780:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b784:	add	x3, x0, #0xa10
  40b788:	mov	w2, #0xb8a                 	// #2954
  40b78c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b790:	add	x1, x0, #0x318
  40b794:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b798:	add	x0, x0, #0x970
  40b79c:	bl	403060 <__assert_fail@plt>
  40b7a0:	ldr	x0, [sp, #24]
  40b7a4:	ldr	w0, [x0, #56]
  40b7a8:	cmp	w0, #0x2
  40b7ac:	b.ne	40b7e0 <__fxstatat@plt+0x86b0>  // b.any
  40b7b0:	ldr	x0, [sp, #24]
  40b7b4:	ldr	w0, [x0, #12]
  40b7b8:	cmp	w0, #0x2
  40b7bc:	b.eq	40b7e0 <__fxstatat@plt+0x86b0>  // b.none
  40b7c0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b7c4:	add	x3, x0, #0xa10
  40b7c8:	mov	w2, #0xb8b                 	// #2955
  40b7cc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b7d0:	add	x1, x0, #0x318
  40b7d4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b7d8:	add	x0, x0, #0x998
  40b7dc:	bl	403060 <__assert_fail@plt>
  40b7e0:	mov	w0, #0x1                   	// #1
  40b7e4:	ldp	x29, x30, [sp], #32
  40b7e8:	ret
  40b7ec:	sub	sp, sp, #0x60
  40b7f0:	stp	x29, x30, [sp, #16]
  40b7f4:	add	x29, sp, #0x10
  40b7f8:	str	x0, [sp, #72]
  40b7fc:	str	x1, [sp, #64]
  40b800:	strb	w2, [sp, #63]
  40b804:	str	x3, [sp, #48]
  40b808:	str	x4, [sp, #40]
  40b80c:	str	x5, [sp, #32]
  40b810:	ldr	x0, [sp, #48]
  40b814:	bl	40b648 <__fxstatat@plt+0x8518>
  40b818:	and	w0, w0, #0xff
  40b81c:	cmp	w0, #0x0
  40b820:	b.ne	40b844 <__fxstatat@plt+0x8714>  // b.any
  40b824:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b828:	add	x3, x0, #0xa20
  40b82c:	mov	w2, #0xb9f                 	// #2975
  40b830:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b834:	add	x1, x0, #0x318
  40b838:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40b83c:	add	x0, x0, #0x9e8
  40b840:	bl	403060 <__assert_fail@plt>
  40b844:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40b848:	add	x0, x0, #0x500
  40b84c:	ldr	x1, [sp, #72]
  40b850:	str	x1, [x0]
  40b854:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40b858:	add	x0, x0, #0x508
  40b85c:	ldr	x1, [sp, #64]
  40b860:	str	x1, [x0]
  40b864:	strb	wzr, [sp, #95]
  40b868:	add	x1, sp, #0x5f
  40b86c:	ldr	x0, [sp, #32]
  40b870:	str	x0, [sp, #8]
  40b874:	ldr	x0, [sp, #40]
  40b878:	str	x0, [sp]
  40b87c:	mov	x7, x1
  40b880:	mov	w6, #0x1                   	// #1
  40b884:	ldr	x5, [sp, #48]
  40b888:	mov	x4, #0x0                   	// #0
  40b88c:	mov	x3, #0x0                   	// #0
  40b890:	ldrb	w2, [sp, #63]
  40b894:	ldr	x1, [sp, #64]
  40b898:	ldr	x0, [sp, #72]
  40b89c:	bl	4091d8 <__fxstatat@plt+0x60a8>
  40b8a0:	and	w0, w0, #0xff
  40b8a4:	ldp	x29, x30, [sp, #16]
  40b8a8:	add	sp, sp, #0x60
  40b8ac:	ret
  40b8b0:	stp	x29, x30, [sp, #-32]!
  40b8b4:	mov	x29, sp
  40b8b8:	str	x0, [sp, #24]
  40b8bc:	mov	x2, #0x50                  	// #80
  40b8c0:	mov	w1, #0x0                   	// #0
  40b8c4:	ldr	x0, [sp, #24]
  40b8c8:	bl	402c00 <memset@plt>
  40b8cc:	bl	4029c0 <geteuid@plt>
  40b8d0:	cmp	w0, #0x0
  40b8d4:	cset	w0, eq  // eq = none
  40b8d8:	and	w1, w0, #0xff
  40b8dc:	ldr	x0, [sp, #24]
  40b8e0:	strb	w1, [x0, #27]
  40b8e4:	ldr	x0, [sp, #24]
  40b8e8:	ldrb	w1, [x0, #27]
  40b8ec:	ldr	x0, [sp, #24]
  40b8f0:	strb	w1, [x0, #26]
  40b8f4:	ldr	x0, [sp, #24]
  40b8f8:	mov	w1, #0xffffffff            	// #-1
  40b8fc:	str	w1, [x0, #52]
  40b900:	nop
  40b904:	ldp	x29, x30, [sp], #32
  40b908:	ret
  40b90c:	stp	x29, x30, [sp, #-32]!
  40b910:	mov	x29, sp
  40b914:	str	x0, [sp, #24]
  40b918:	bl	403070 <__errno_location@plt>
  40b91c:	ldr	w0, [x0]
  40b920:	cmp	w0, #0x1
  40b924:	b.eq	40b938 <__fxstatat@plt+0x8808>  // b.none
  40b928:	bl	403070 <__errno_location@plt>
  40b92c:	ldr	w0, [x0]
  40b930:	cmp	w0, #0x16
  40b934:	b.ne	40b958 <__fxstatat@plt+0x8828>  // b.any
  40b938:	ldr	x0, [sp, #24]
  40b93c:	ldrb	w0, [x0, #26]
  40b940:	eor	w0, w0, #0x1
  40b944:	and	w0, w0, #0xff
  40b948:	cmp	w0, #0x0
  40b94c:	b.eq	40b958 <__fxstatat@plt+0x8828>  // b.none
  40b950:	mov	w0, #0x1                   	// #1
  40b954:	b	40b95c <__fxstatat@plt+0x882c>
  40b958:	mov	w0, #0x0                   	// #0
  40b95c:	and	w0, w0, #0x1
  40b960:	and	w0, w0, #0xff
  40b964:	ldp	x29, x30, [sp], #32
  40b968:	ret
  40b96c:	stp	x29, x30, [sp, #-32]!
  40b970:	mov	x29, sp
  40b974:	str	x0, [sp, #24]
  40b978:	bl	403070 <__errno_location@plt>
  40b97c:	ldr	w0, [x0]
  40b980:	cmp	w0, #0x1
  40b984:	b.eq	40b998 <__fxstatat@plt+0x8868>  // b.none
  40b988:	bl	403070 <__errno_location@plt>
  40b98c:	ldr	w0, [x0]
  40b990:	cmp	w0, #0x16
  40b994:	b.ne	40b9b8 <__fxstatat@plt+0x8888>  // b.any
  40b998:	ldr	x0, [sp, #24]
  40b99c:	ldrb	w0, [x0, #27]
  40b9a0:	eor	w0, w0, #0x1
  40b9a4:	and	w0, w0, #0xff
  40b9a8:	cmp	w0, #0x0
  40b9ac:	b.eq	40b9b8 <__fxstatat@plt+0x8888>  // b.none
  40b9b0:	mov	w0, #0x1                   	// #1
  40b9b4:	b	40b9bc <__fxstatat@plt+0x888c>
  40b9b8:	mov	w0, #0x0                   	// #0
  40b9bc:	and	w0, w0, #0x1
  40b9c0:	and	w0, w0, #0xff
  40b9c4:	ldp	x29, x30, [sp], #32
  40b9c8:	ret
  40b9cc:	stp	x29, x30, [sp, #-16]!
  40b9d0:	mov	x29, sp
  40b9d4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40b9d8:	add	x0, x0, #0x430
  40b9dc:	ldr	w0, [x0]
  40b9e0:	cmn	w0, #0x1
  40b9e4:	b.ne	40ba10 <__fxstatat@plt+0x88e0>  // b.any
  40b9e8:	mov	w0, #0x0                   	// #0
  40b9ec:	bl	403020 <umask@plt>
  40b9f0:	mov	w1, w0
  40b9f4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40b9f8:	add	x0, x0, #0x430
  40b9fc:	str	w1, [x0]
  40ba00:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40ba04:	add	x0, x0, #0x430
  40ba08:	ldr	w0, [x0]
  40ba0c:	bl	403020 <umask@plt>
  40ba10:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40ba14:	add	x0, x0, #0x430
  40ba18:	ldr	w0, [x0]
  40ba1c:	ldp	x29, x30, [sp], #16
  40ba20:	ret
  40ba24:	sub	sp, sp, #0x20
  40ba28:	str	x0, [sp, #8]
  40ba2c:	str	x1, [sp]
  40ba30:	ldr	x0, [sp, #8]
  40ba34:	str	x0, [sp, #24]
  40ba38:	ldr	x0, [sp, #24]
  40ba3c:	ldr	x0, [x0]
  40ba40:	ldr	x1, [sp]
  40ba44:	udiv	x2, x0, x1
  40ba48:	ldr	x1, [sp]
  40ba4c:	mul	x1, x2, x1
  40ba50:	sub	x0, x0, x1
  40ba54:	add	sp, sp, #0x20
  40ba58:	ret
  40ba5c:	sub	sp, sp, #0x20
  40ba60:	str	x0, [sp, #8]
  40ba64:	str	x1, [sp]
  40ba68:	ldr	x0, [sp, #8]
  40ba6c:	str	x0, [sp, #24]
  40ba70:	ldr	x0, [sp]
  40ba74:	str	x0, [sp, #16]
  40ba78:	ldr	x0, [sp, #24]
  40ba7c:	ldr	x1, [x0]
  40ba80:	ldr	x0, [sp, #16]
  40ba84:	ldr	x0, [x0]
  40ba88:	cmp	x1, x0
  40ba8c:	b.ne	40bab0 <__fxstatat@plt+0x8980>  // b.any
  40ba90:	ldr	x0, [sp, #24]
  40ba94:	ldr	x1, [x0, #8]
  40ba98:	ldr	x0, [sp, #16]
  40ba9c:	ldr	x0, [x0, #8]
  40baa0:	cmp	x1, x0
  40baa4:	b.ne	40bab0 <__fxstatat@plt+0x8980>  // b.any
  40baa8:	mov	w0, #0x1                   	// #1
  40baac:	b	40bab4 <__fxstatat@plt+0x8984>
  40bab0:	mov	w0, #0x0                   	// #0
  40bab4:	and	w0, w0, #0x1
  40bab8:	and	w0, w0, #0xff
  40babc:	add	sp, sp, #0x20
  40bac0:	ret
  40bac4:	stp	x29, x30, [sp, #-48]!
  40bac8:	mov	x29, sp
  40bacc:	str	x0, [sp, #24]
  40bad0:	ldr	x0, [sp, #24]
  40bad4:	str	x0, [sp, #40]
  40bad8:	ldr	x0, [sp, #40]
  40badc:	ldr	x0, [x0, #16]
  40bae0:	bl	402e30 <free@plt>
  40bae4:	ldr	x0, [sp, #24]
  40bae8:	bl	402e30 <free@plt>
  40baec:	nop
  40baf0:	ldp	x29, x30, [sp], #48
  40baf4:	ret
  40baf8:	stp	x29, x30, [sp, #-64]!
  40bafc:	mov	x29, sp
  40bb00:	str	x0, [sp, #24]
  40bb04:	str	x1, [sp, #16]
  40bb08:	ldr	x0, [sp, #24]
  40bb0c:	str	x0, [sp, #32]
  40bb10:	ldr	x0, [sp, #16]
  40bb14:	str	x0, [sp, #40]
  40bb18:	str	xzr, [sp, #48]
  40bb1c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40bb20:	add	x0, x0, #0x918
  40bb24:	ldr	x0, [x0]
  40bb28:	add	x1, sp, #0x20
  40bb2c:	bl	40fd44 <__fxstatat@plt+0xcc14>
  40bb30:	str	x0, [sp, #56]
  40bb34:	ldr	x0, [sp, #56]
  40bb38:	cmp	x0, #0x0
  40bb3c:	b.eq	40bb48 <__fxstatat@plt+0x8a18>  // b.none
  40bb40:	ldr	x0, [sp, #56]
  40bb44:	bl	40bac4 <__fxstatat@plt+0x8994>
  40bb48:	nop
  40bb4c:	ldp	x29, x30, [sp], #64
  40bb50:	ret
  40bb54:	stp	x29, x30, [sp, #-64]!
  40bb58:	mov	x29, sp
  40bb5c:	str	x0, [sp, #24]
  40bb60:	str	x1, [sp, #16]
  40bb64:	ldr	x0, [sp, #24]
  40bb68:	str	x0, [sp, #32]
  40bb6c:	ldr	x0, [sp, #16]
  40bb70:	str	x0, [sp, #40]
  40bb74:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40bb78:	add	x0, x0, #0x918
  40bb7c:	ldr	x0, [x0]
  40bb80:	add	x1, sp, #0x20
  40bb84:	bl	40e8f4 <__fxstatat@plt+0xb7c4>
  40bb88:	str	x0, [sp, #56]
  40bb8c:	ldr	x0, [sp, #56]
  40bb90:	cmp	x0, #0x0
  40bb94:	b.eq	40bba4 <__fxstatat@plt+0x8a74>  // b.none
  40bb98:	ldr	x0, [sp, #56]
  40bb9c:	ldr	x0, [x0, #16]
  40bba0:	b	40bba8 <__fxstatat@plt+0x8a78>
  40bba4:	mov	x0, #0x0                   	// #0
  40bba8:	ldp	x29, x30, [sp], #64
  40bbac:	ret
  40bbb0:	stp	x29, x30, [sp, #-64]!
  40bbb4:	mov	x29, sp
  40bbb8:	str	x0, [sp, #40]
  40bbbc:	str	x1, [sp, #32]
  40bbc0:	str	x2, [sp, #24]
  40bbc4:	mov	x0, #0x18                  	// #24
  40bbc8:	bl	415a20 <__fxstatat@plt+0x128f0>
  40bbcc:	str	x0, [sp, #56]
  40bbd0:	ldr	x0, [sp, #40]
  40bbd4:	bl	415bd4 <__fxstatat@plt+0x12aa4>
  40bbd8:	mov	x1, x0
  40bbdc:	ldr	x0, [sp, #56]
  40bbe0:	str	x1, [x0, #16]
  40bbe4:	ldr	x0, [sp, #56]
  40bbe8:	ldr	x1, [sp, #32]
  40bbec:	str	x1, [x0]
  40bbf0:	ldr	x0, [sp, #56]
  40bbf4:	ldr	x1, [sp, #24]
  40bbf8:	str	x1, [x0, #8]
  40bbfc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40bc00:	add	x0, x0, #0x918
  40bc04:	ldr	x0, [x0]
  40bc08:	ldr	x1, [sp, #56]
  40bc0c:	bl	40fce8 <__fxstatat@plt+0xcbb8>
  40bc10:	str	x0, [sp, #48]
  40bc14:	ldr	x0, [sp, #48]
  40bc18:	cmp	x0, #0x0
  40bc1c:	b.ne	40bc24 <__fxstatat@plt+0x8af4>  // b.any
  40bc20:	bl	415c00 <__fxstatat@plt+0x12ad0>
  40bc24:	ldr	x1, [sp, #48]
  40bc28:	ldr	x0, [sp, #56]
  40bc2c:	cmp	x1, x0
  40bc30:	b.eq	40bc48 <__fxstatat@plt+0x8b18>  // b.none
  40bc34:	ldr	x0, [sp, #56]
  40bc38:	bl	40bac4 <__fxstatat@plt+0x8994>
  40bc3c:	ldr	x0, [sp, #48]
  40bc40:	ldr	x0, [x0, #16]
  40bc44:	b	40bc4c <__fxstatat@plt+0x8b1c>
  40bc48:	mov	x0, #0x0                   	// #0
  40bc4c:	ldp	x29, x30, [sp], #64
  40bc50:	ret
  40bc54:	stp	x29, x30, [sp, #-16]!
  40bc58:	mov	x29, sp
  40bc5c:	adrp	x0, 40b000 <__fxstatat@plt+0x7ed0>
  40bc60:	add	x4, x0, #0xac4
  40bc64:	adrp	x0, 40b000 <__fxstatat@plt+0x7ed0>
  40bc68:	add	x3, x0, #0xa5c
  40bc6c:	adrp	x0, 40b000 <__fxstatat@plt+0x7ed0>
  40bc70:	add	x2, x0, #0xa24
  40bc74:	mov	x1, #0x0                   	// #0
  40bc78:	mov	x0, #0x67                  	// #103
  40bc7c:	bl	40f068 <__fxstatat@plt+0xbf38>
  40bc80:	mov	x1, x0
  40bc84:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40bc88:	add	x0, x0, #0x918
  40bc8c:	str	x1, [x0]
  40bc90:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40bc94:	add	x0, x0, #0x918
  40bc98:	ldr	x0, [x0]
  40bc9c:	cmp	x0, #0x0
  40bca0:	b.ne	40bca8 <__fxstatat@plt+0x8b78>  // b.any
  40bca4:	bl	415c00 <__fxstatat@plt+0x12ad0>
  40bca8:	nop
  40bcac:	ldp	x29, x30, [sp], #16
  40bcb0:	ret
  40bcb4:	stp	x29, x30, [sp, #-16]!
  40bcb8:	mov	x29, sp
  40bcbc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40bcc0:	add	x0, x0, #0x918
  40bcc4:	ldr	x0, [x0]
  40bcc8:	bl	40f308 <__fxstatat@plt+0xc1d8>
  40bccc:	nop
  40bcd0:	ldp	x29, x30, [sp], #16
  40bcd4:	ret
  40bcd8:	mov	w0, #0x1                   	// #1
  40bcdc:	ret
  40bce0:	stp	x29, x30, [sp, #-32]!
  40bce4:	mov	x29, sp
  40bce8:	str	w0, [sp, #28]
  40bcec:	str	x1, [sp, #16]
  40bcf0:	ldr	x0, [sp, #16]
  40bcf4:	ldr	w1, [sp, #28]
  40bcf8:	str	w1, [x0]
  40bcfc:	ldr	x0, [sp, #16]
  40bd00:	str	xzr, [x0, #24]
  40bd04:	ldr	x0, [sp, #16]
  40bd08:	str	xzr, [x0, #40]
  40bd0c:	ldr	x0, [sp, #16]
  40bd10:	str	xzr, [x0, #8]
  40bd14:	ldr	x0, [sp, #16]
  40bd18:	strb	wzr, [x0, #32]
  40bd1c:	ldr	x0, [sp, #16]
  40bd20:	strb	wzr, [x0, #33]
  40bd24:	bl	40bcd8 <__fxstatat@plt+0x8ba8>
  40bd28:	and	w0, w0, #0xff
  40bd2c:	mov	w1, w0
  40bd30:	ldr	x0, [sp, #16]
  40bd34:	str	w1, [x0, #16]
  40bd38:	nop
  40bd3c:	ldp	x29, x30, [sp], #32
  40bd40:	ret
  40bd44:	mov	x12, #0x1060                	// #4192
  40bd48:	sub	sp, sp, x12
  40bd4c:	stp	x29, x30, [sp]
  40bd50:	mov	x29, sp
  40bd54:	str	x0, [sp, #24]
  40bd58:	str	wzr, [sp, #4188]
  40bd5c:	ldr	x0, [sp, #24]
  40bd60:	ldr	x0, [x0, #40]
  40bd64:	str	x0, [sp, #4176]
  40bd68:	add	x0, sp, #0x20
  40bd6c:	str	x0, [sp, #4152]
  40bd70:	ldr	x0, [sp, #4152]
  40bd74:	add	x0, x0, #0x20
  40bd78:	str	x0, [sp, #4144]
  40bd7c:	add	x0, sp, #0x20
  40bd80:	mov	x2, #0x1000                	// #4096
  40bd84:	mov	w1, #0x0                   	// #0
  40bd88:	bl	402c00 <memset@plt>
  40bd8c:	ldr	x0, [sp, #24]
  40bd90:	ldr	x0, [x0, #8]
  40bd94:	mov	x1, x0
  40bd98:	ldr	x0, [sp, #4152]
  40bd9c:	str	x1, [x0]
  40bda0:	ldr	x0, [sp, #24]
  40bda4:	ldr	w1, [x0, #16]
  40bda8:	ldr	x0, [sp, #4152]
  40bdac:	str	w1, [x0, #16]
  40bdb0:	ldr	x0, [sp, #4152]
  40bdb4:	mov	w1, #0x48                  	// #72
  40bdb8:	str	w1, [x0, #24]
  40bdbc:	ldr	x0, [sp, #24]
  40bdc0:	ldr	x0, [x0, #8]
  40bdc4:	mvn	x1, x0
  40bdc8:	ldr	x0, [sp, #4152]
  40bdcc:	str	x1, [x0, #8]
  40bdd0:	ldr	x0, [sp, #24]
  40bdd4:	ldr	w0, [x0]
  40bdd8:	ldr	x2, [sp, #4152]
  40bddc:	mov	x1, #0x660b                	// #26123
  40bde0:	movk	x1, #0xc020, lsl #16
  40bde4:	bl	403100 <ioctl@plt>
  40bde8:	cmp	w0, #0x0
  40bdec:	b.ge	40be14 <__fxstatat@plt+0x8ce4>  // b.tcont
  40bdf0:	ldr	x0, [sp, #24]
  40bdf4:	ldr	x0, [x0, #8]
  40bdf8:	cmp	x0, #0x0
  40bdfc:	b.ne	40be0c <__fxstatat@plt+0x8cdc>  // b.any
  40be00:	ldr	x0, [sp, #24]
  40be04:	mov	w1, #0x1                   	// #1
  40be08:	strb	w1, [x0, #32]
  40be0c:	mov	w0, #0x0                   	// #0
  40be10:	b	40c414 <__fxstatat@plt+0x92e4>
  40be14:	ldr	x0, [sp, #4152]
  40be18:	ldr	w0, [x0, #20]
  40be1c:	cmp	w0, #0x0
  40be20:	b.ne	40be48 <__fxstatat@plt+0x8d18>  // b.any
  40be24:	ldr	x0, [sp, #24]
  40be28:	mov	w1, #0x1                   	// #1
  40be2c:	strb	w1, [x0, #33]
  40be30:	ldr	x0, [sp, #24]
  40be34:	ldr	x0, [x0, #8]
  40be38:	cmp	x0, #0x0
  40be3c:	cset	w0, ne  // ne = any
  40be40:	and	w0, w0, #0xff
  40be44:	b	40c414 <__fxstatat@plt+0x92e4>
  40be48:	ldr	x0, [sp, #24]
  40be4c:	ldr	x1, [x0, #24]
  40be50:	ldr	x0, [sp, #4152]
  40be54:	ldr	w0, [x0, #20]
  40be58:	mov	w0, w0
  40be5c:	mvn	x0, x0
  40be60:	cmp	x1, x0
  40be64:	b.ls	40be88 <__fxstatat@plt+0x8d58>  // b.plast
  40be68:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40be6c:	add	x3, x0, #0xab8
  40be70:	mov	w2, #0x7e                  	// #126
  40be74:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40be78:	add	x1, x0, #0xa28
  40be7c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40be80:	add	x0, x0, #0xa40
  40be84:	bl	403060 <__assert_fail@plt>
  40be88:	ldr	x0, [sp, #24]
  40be8c:	ldr	x1, [x0, #24]
  40be90:	ldr	x0, [sp, #4152]
  40be94:	ldr	w0, [x0, #20]
  40be98:	mov	w0, w0
  40be9c:	add	x1, x1, x0
  40bea0:	ldr	x0, [sp, #24]
  40bea4:	str	x1, [x0, #24]
  40bea8:	ldr	x0, [sp, #24]
  40beac:	ldr	x0, [x0, #40]
  40beb0:	ldr	x1, [sp, #4176]
  40beb4:	sub	x0, x1, x0
  40beb8:	asr	x1, x0, #3
  40bebc:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  40bec0:	movk	x0, #0xaaab
  40bec4:	mul	x0, x1, x0
  40bec8:	str	x0, [sp, #4136]
  40becc:	ldr	x0, [sp, #24]
  40bed0:	ldr	x3, [x0, #40]
  40bed4:	ldr	x0, [sp, #24]
  40bed8:	ldr	x0, [x0, #24]
  40bedc:	mov	x2, #0x18                  	// #24
  40bee0:	mov	x1, x0
  40bee4:	mov	x0, x3
  40bee8:	bl	415864 <__fxstatat@plt+0x12734>
  40beec:	mov	x1, x0
  40bef0:	ldr	x0, [sp, #24]
  40bef4:	str	x1, [x0, #40]
  40bef8:	ldr	x0, [sp, #24]
  40befc:	ldr	x2, [x0, #40]
  40bf00:	ldr	x1, [sp, #4136]
  40bf04:	mov	x0, x1
  40bf08:	lsl	x0, x0, #1
  40bf0c:	add	x0, x0, x1
  40bf10:	lsl	x0, x0, #3
  40bf14:	add	x0, x2, x0
  40bf18:	str	x0, [sp, #4176]
  40bf1c:	str	wzr, [sp, #4172]
  40bf20:	str	wzr, [sp, #4172]
  40bf24:	b	40c330 <__fxstatat@plt+0x9200>
  40bf28:	ldr	w1, [sp, #4172]
  40bf2c:	mov	x0, x1
  40bf30:	lsl	x0, x0, #3
  40bf34:	sub	x0, x0, x1
  40bf38:	lsl	x0, x0, #3
  40bf3c:	mov	x1, x0
  40bf40:	ldr	x0, [sp, #4144]
  40bf44:	add	x0, x0, x1
  40bf48:	ldr	x2, [x0]
  40bf4c:	ldr	w1, [sp, #4172]
  40bf50:	mov	x0, x1
  40bf54:	lsl	x0, x0, #3
  40bf58:	sub	x0, x0, x1
  40bf5c:	lsl	x0, x0, #3
  40bf60:	mov	x1, x0
  40bf64:	ldr	x0, [sp, #4144]
  40bf68:	add	x0, x0, x1
  40bf6c:	ldr	x0, [x0, #16]
  40bf70:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  40bf74:	sub	x0, x1, x0
  40bf78:	cmp	x2, x0
  40bf7c:	b.ls	40bfa0 <__fxstatat@plt+0x8e70>  // b.plast
  40bf80:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40bf84:	add	x3, x0, #0xab8
  40bf88:	mov	w2, #0x8c                  	// #140
  40bf8c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40bf90:	add	x1, x0, #0xa28
  40bf94:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40bf98:	add	x0, x0, #0xa78
  40bf9c:	bl	403060 <__assert_fail@plt>
  40bfa0:	ldr	w0, [sp, #4188]
  40bfa4:	cmp	w0, #0x0
  40bfa8:	b.eq	40c094 <__fxstatat@plt+0x8f64>  // b.none
  40bfac:	ldr	x0, [sp, #4176]
  40bfb0:	ldr	w2, [x0, #16]
  40bfb4:	ldr	w1, [sp, #4172]
  40bfb8:	mov	x0, x1
  40bfbc:	lsl	x0, x0, #3
  40bfc0:	sub	x0, x0, x1
  40bfc4:	lsl	x0, x0, #3
  40bfc8:	mov	x1, x0
  40bfcc:	ldr	x0, [sp, #4144]
  40bfd0:	add	x0, x0, x1
  40bfd4:	ldr	w0, [x0, #40]
  40bfd8:	and	w0, w0, #0xfffffffe
  40bfdc:	cmp	w2, w0
  40bfe0:	b.ne	40c094 <__fxstatat@plt+0x8f64>  // b.any
  40bfe4:	ldr	x0, [sp, #4176]
  40bfe8:	ldr	x1, [x0]
  40bfec:	ldr	x0, [sp, #4176]
  40bff0:	ldr	x0, [x0, #8]
  40bff4:	add	x2, x1, x0
  40bff8:	ldr	w1, [sp, #4172]
  40bffc:	mov	x0, x1
  40c000:	lsl	x0, x0, #3
  40c004:	sub	x0, x0, x1
  40c008:	lsl	x0, x0, #3
  40c00c:	mov	x1, x0
  40c010:	ldr	x0, [sp, #4144]
  40c014:	add	x0, x0, x1
  40c018:	ldr	x0, [x0]
  40c01c:	cmp	x2, x0
  40c020:	b.ne	40c094 <__fxstatat@plt+0x8f64>  // b.any
  40c024:	ldr	x0, [sp, #4176]
  40c028:	ldr	x0, [x0, #8]
  40c02c:	mov	x2, x0
  40c030:	ldr	w1, [sp, #4172]
  40c034:	mov	x0, x1
  40c038:	lsl	x0, x0, #3
  40c03c:	sub	x0, x0, x1
  40c040:	lsl	x0, x0, #3
  40c044:	mov	x1, x0
  40c048:	ldr	x0, [sp, #4144]
  40c04c:	add	x0, x0, x1
  40c050:	ldr	x0, [x0, #16]
  40c054:	add	x0, x2, x0
  40c058:	mov	x1, x0
  40c05c:	ldr	x0, [sp, #4176]
  40c060:	str	x1, [x0, #8]
  40c064:	ldr	w1, [sp, #4172]
  40c068:	mov	x0, x1
  40c06c:	lsl	x0, x0, #3
  40c070:	sub	x0, x0, x1
  40c074:	lsl	x0, x0, #3
  40c078:	mov	x1, x0
  40c07c:	ldr	x0, [sp, #4144]
  40c080:	add	x0, x0, x1
  40c084:	ldr	w1, [x0, #40]
  40c088:	ldr	x0, [sp, #4176]
  40c08c:	str	w1, [x0, #16]
  40c090:	b	40c324 <__fxstatat@plt+0x91f4>
  40c094:	ldr	w0, [sp, #4188]
  40c098:	cmp	w0, #0x0
  40c09c:	b.ne	40c0d8 <__fxstatat@plt+0x8fa8>  // b.any
  40c0a0:	ldr	x0, [sp, #24]
  40c0a4:	ldr	x0, [x0, #8]
  40c0a8:	mov	x2, x0
  40c0ac:	ldr	w1, [sp, #4172]
  40c0b0:	mov	x0, x1
  40c0b4:	lsl	x0, x0, #3
  40c0b8:	sub	x0, x0, x1
  40c0bc:	lsl	x0, x0, #3
  40c0c0:	mov	x1, x0
  40c0c4:	ldr	x0, [sp, #4144]
  40c0c8:	add	x0, x0, x1
  40c0cc:	ldr	x0, [x0]
  40c0d0:	cmp	x2, x0
  40c0d4:	b.hi	40c128 <__fxstatat@plt+0x8ff8>  // b.pmore
  40c0d8:	ldr	w0, [sp, #4188]
  40c0dc:	cmp	w0, #0x0
  40c0e0:	b.eq	40c268 <__fxstatat@plt+0x9138>  // b.none
  40c0e4:	ldr	x0, [sp, #4176]
  40c0e8:	ldr	x1, [x0]
  40c0ec:	ldr	x0, [sp, #4176]
  40c0f0:	ldr	x0, [x0, #8]
  40c0f4:	add	x0, x1, x0
  40c0f8:	mov	x2, x0
  40c0fc:	ldr	w1, [sp, #4172]
  40c100:	mov	x0, x1
  40c104:	lsl	x0, x0, #3
  40c108:	sub	x0, x0, x1
  40c10c:	lsl	x0, x0, #3
  40c110:	mov	x1, x0
  40c114:	ldr	x0, [sp, #4144]
  40c118:	add	x0, x0, x1
  40c11c:	ldr	x0, [x0]
  40c120:	cmp	x2, x0
  40c124:	b.ls	40c268 <__fxstatat@plt+0x9138>  // b.plast
  40c128:	ldr	w0, [sp, #4188]
  40c12c:	cmp	w0, #0x0
  40c130:	b.ne	40c144 <__fxstatat@plt+0x9014>  // b.any
  40c134:	ldr	x0, [sp, #24]
  40c138:	ldr	x0, [x0, #8]
  40c13c:	str	x0, [sp, #4160]
  40c140:	b	40c15c <__fxstatat@plt+0x902c>
  40c144:	ldr	x0, [sp, #4176]
  40c148:	ldr	x1, [x0]
  40c14c:	ldr	x0, [sp, #4176]
  40c150:	ldr	x0, [x0, #8]
  40c154:	add	x0, x1, x0
  40c158:	str	x0, [sp, #4160]
  40c15c:	ldr	w1, [sp, #4172]
  40c160:	mov	x0, x1
  40c164:	lsl	x0, x0, #3
  40c168:	sub	x0, x0, x1
  40c16c:	lsl	x0, x0, #3
  40c170:	mov	x1, x0
  40c174:	ldr	x0, [sp, #4144]
  40c178:	add	x0, x0, x1
  40c17c:	ldr	x0, [x0]
  40c180:	ldr	x1, [sp, #4160]
  40c184:	sub	x0, x1, x0
  40c188:	str	x0, [sp, #4128]
  40c18c:	ldr	w1, [sp, #4172]
  40c190:	mov	x0, x1
  40c194:	lsl	x0, x0, #3
  40c198:	sub	x0, x0, x1
  40c19c:	lsl	x0, x0, #3
  40c1a0:	mov	x1, x0
  40c1a4:	ldr	x0, [sp, #4144]
  40c1a8:	add	x0, x0, x1
  40c1ac:	ldr	x0, [x0, #16]
  40c1b0:	ldr	x1, [sp, #4128]
  40c1b4:	cmp	x1, x0
  40c1b8:	b.cs	40c1e0 <__fxstatat@plt+0x90b0>  // b.hs, b.nlast
  40c1bc:	ldr	x0, [sp, #24]
  40c1c0:	ldr	x0, [x0, #8]
  40c1c4:	cmp	x0, #0x0
  40c1c8:	b.ne	40c1d8 <__fxstatat@plt+0x90a8>  // b.any
  40c1cc:	ldr	x0, [sp, #24]
  40c1d0:	mov	w1, #0x1                   	// #1
  40c1d4:	strb	w1, [x0, #32]
  40c1d8:	mov	w0, #0x0                   	// #0
  40c1dc:	b	40c414 <__fxstatat@plt+0x92e4>
  40c1e0:	ldr	w1, [sp, #4172]
  40c1e4:	mov	x0, x1
  40c1e8:	lsl	x0, x0, #3
  40c1ec:	sub	x0, x0, x1
  40c1f0:	lsl	x0, x0, #3
  40c1f4:	mov	x1, x0
  40c1f8:	ldr	x0, [sp, #4144]
  40c1fc:	add	x0, x0, x1
  40c200:	ldr	x1, [sp, #4160]
  40c204:	str	x1, [x0]
  40c208:	ldr	w1, [sp, #4172]
  40c20c:	mov	x0, x1
  40c210:	lsl	x0, x0, #3
  40c214:	sub	x0, x0, x1
  40c218:	lsl	x0, x0, #3
  40c21c:	mov	x1, x0
  40c220:	ldr	x0, [sp, #4144]
  40c224:	add	x0, x0, x1
  40c228:	ldr	x2, [x0, #16]
  40c22c:	ldr	w1, [sp, #4172]
  40c230:	mov	x0, x1
  40c234:	lsl	x0, x0, #3
  40c238:	sub	x0, x0, x1
  40c23c:	lsl	x0, x0, #3
  40c240:	mov	x1, x0
  40c244:	ldr	x0, [sp, #4144]
  40c248:	add	x0, x0, x1
  40c24c:	ldr	x1, [sp, #4128]
  40c250:	sub	x1, x2, x1
  40c254:	str	x1, [x0, #16]
  40c258:	ldr	w0, [sp, #4172]
  40c25c:	sub	w0, w0, #0x1
  40c260:	str	w0, [sp, #4172]
  40c264:	b	40c324 <__fxstatat@plt+0x91f4>
  40c268:	ldr	x0, [sp, #24]
  40c26c:	ldr	x2, [x0, #40]
  40c270:	ldr	w1, [sp, #4188]
  40c274:	mov	x0, x1
  40c278:	lsl	x0, x0, #1
  40c27c:	add	x0, x0, x1
  40c280:	lsl	x0, x0, #3
  40c284:	add	x0, x2, x0
  40c288:	str	x0, [sp, #4176]
  40c28c:	ldr	w1, [sp, #4172]
  40c290:	mov	x0, x1
  40c294:	lsl	x0, x0, #3
  40c298:	sub	x0, x0, x1
  40c29c:	lsl	x0, x0, #3
  40c2a0:	mov	x1, x0
  40c2a4:	ldr	x0, [sp, #4144]
  40c2a8:	add	x0, x0, x1
  40c2ac:	ldr	x0, [x0]
  40c2b0:	mov	x1, x0
  40c2b4:	ldr	x0, [sp, #4176]
  40c2b8:	str	x1, [x0]
  40c2bc:	ldr	w1, [sp, #4172]
  40c2c0:	mov	x0, x1
  40c2c4:	lsl	x0, x0, #3
  40c2c8:	sub	x0, x0, x1
  40c2cc:	lsl	x0, x0, #3
  40c2d0:	mov	x1, x0
  40c2d4:	ldr	x0, [sp, #4144]
  40c2d8:	add	x0, x0, x1
  40c2dc:	ldr	x0, [x0, #16]
  40c2e0:	mov	x1, x0
  40c2e4:	ldr	x0, [sp, #4176]
  40c2e8:	str	x1, [x0, #8]
  40c2ec:	ldr	w1, [sp, #4172]
  40c2f0:	mov	x0, x1
  40c2f4:	lsl	x0, x0, #3
  40c2f8:	sub	x0, x0, x1
  40c2fc:	lsl	x0, x0, #3
  40c300:	mov	x1, x0
  40c304:	ldr	x0, [sp, #4144]
  40c308:	add	x0, x0, x1
  40c30c:	ldr	w1, [x0, #40]
  40c310:	ldr	x0, [sp, #4176]
  40c314:	str	w1, [x0, #16]
  40c318:	ldr	w0, [sp, #4188]
  40c31c:	add	w0, w0, #0x1
  40c320:	str	w0, [sp, #4188]
  40c324:	ldr	w0, [sp, #4172]
  40c328:	add	w0, w0, #0x1
  40c32c:	str	w0, [sp, #4172]
  40c330:	ldr	x0, [sp, #4152]
  40c334:	ldr	w0, [x0, #20]
  40c338:	ldr	w1, [sp, #4172]
  40c33c:	cmp	w1, w0
  40c340:	b.cc	40bf28 <__fxstatat@plt+0x8df8>  // b.lo, b.ul, b.last
  40c344:	ldr	x0, [sp, #4176]
  40c348:	ldr	w0, [x0, #16]
  40c34c:	and	w0, w0, #0x1
  40c350:	cmp	w0, #0x0
  40c354:	b.eq	40c364 <__fxstatat@plt+0x9234>  // b.none
  40c358:	ldr	x0, [sp, #24]
  40c35c:	mov	w1, #0x1                   	// #1
  40c360:	strb	w1, [x0, #33]
  40c364:	ldr	w0, [sp, #4188]
  40c368:	cmp	w0, #0x48
  40c36c:	b.ls	40c3bc <__fxstatat@plt+0x928c>  // b.plast
  40c370:	ldr	x0, [sp, #24]
  40c374:	ldrb	w0, [x0, #33]
  40c378:	eor	w0, w0, #0x1
  40c37c:	and	w0, w0, #0xff
  40c380:	cmp	w0, #0x0
  40c384:	b.eq	40c3bc <__fxstatat@plt+0x928c>  // b.none
  40c388:	ldr	x0, [sp, #24]
  40c38c:	ldr	x2, [x0, #40]
  40c390:	ldr	w0, [sp, #4188]
  40c394:	sub	w0, w0, #0x1
  40c398:	str	w0, [sp, #4188]
  40c39c:	ldr	w1, [sp, #4188]
  40c3a0:	mov	x0, x1
  40c3a4:	lsl	x0, x0, #1
  40c3a8:	add	x0, x0, x1
  40c3ac:	lsl	x0, x0, #3
  40c3b0:	sub	x0, x0, #0x18
  40c3b4:	add	x0, x2, x0
  40c3b8:	str	x0, [sp, #4176]
  40c3bc:	ldr	w1, [sp, #4188]
  40c3c0:	ldr	x0, [sp, #24]
  40c3c4:	str	x1, [x0, #24]
  40c3c8:	ldr	x0, [sp, #24]
  40c3cc:	ldrb	w0, [x0, #33]
  40c3d0:	cmp	w0, #0x0
  40c3d4:	b.ne	40c404 <__fxstatat@plt+0x92d4>  // b.any
  40c3d8:	ldr	x0, [sp, #4176]
  40c3dc:	ldr	x1, [x0]
  40c3e0:	ldr	x0, [sp, #4176]
  40c3e4:	ldr	x0, [x0, #8]
  40c3e8:	add	x1, x1, x0
  40c3ec:	ldr	x0, [sp, #24]
  40c3f0:	str	x1, [x0, #8]
  40c3f4:	ldr	w0, [sp, #4188]
  40c3f8:	cmp	w0, #0x47
  40c3fc:	b.hi	40c40c <__fxstatat@plt+0x92dc>  // b.pmore
  40c400:	b	40bd68 <__fxstatat@plt+0x8c38>
  40c404:	nop
  40c408:	b	40c410 <__fxstatat@plt+0x92e0>
  40c40c:	nop
  40c410:	mov	w0, #0x1                   	// #1
  40c414:	ldp	x29, x30, [sp]
  40c418:	mov	x12, #0x1060                	// #4192
  40c41c:	add	sp, sp, x12
  40c420:	ret
  40c424:	stp	x29, x30, [sp, #-64]!
  40c428:	mov	x29, sp
  40c42c:	str	x0, [sp, #24]
  40c430:	str	x1, [sp, #16]
  40c434:	ldr	x0, [sp, #24]
  40c438:	bl	40db40 <__fxstatat@plt+0xaa10>
  40c43c:	mov	x1, x0
  40c440:	ldr	x0, [sp, #24]
  40c444:	sub	x0, x1, x0
  40c448:	str	x0, [sp, #48]
  40c44c:	ldr	x0, [sp, #48]
  40c450:	add	x0, x0, #0x9
  40c454:	str	x0, [sp, #40]
  40c458:	ldr	x0, [sp, #40]
  40c45c:	cmp	x0, #0x100
  40c460:	b.hi	40c470 <__fxstatat@plt+0x9340>  // b.pmore
  40c464:	ldr	x0, [sp, #16]
  40c468:	str	x0, [sp, #56]
  40c46c:	b	40c490 <__fxstatat@plt+0x9360>
  40c470:	ldr	x0, [sp, #40]
  40c474:	bl	402b50 <malloc@plt>
  40c478:	str	x0, [sp, #56]
  40c47c:	ldr	x0, [sp, #56]
  40c480:	cmp	x0, #0x0
  40c484:	b.ne	40c490 <__fxstatat@plt+0x9360>  // b.any
  40c488:	ldr	x0, [sp, #56]
  40c48c:	b	40c4c8 <__fxstatat@plt+0x9398>
  40c490:	ldr	x0, [sp, #48]
  40c494:	mov	x2, x0
  40c498:	ldr	x1, [sp, #24]
  40c49c:	ldr	x0, [sp, #56]
  40c4a0:	bl	402e90 <mempcpy@plt>
  40c4a4:	mov	x2, x0
  40c4a8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40c4ac:	add	x1, x0, #0xad0
  40c4b0:	mov	x0, x2
  40c4b4:	ldr	x2, [x1]
  40c4b8:	str	x2, [x0]
  40c4bc:	ldrb	w1, [x1, #8]
  40c4c0:	strb	w1, [x0, #8]
  40c4c4:	ldr	x0, [sp, #56]
  40c4c8:	ldp	x29, x30, [sp], #64
  40c4cc:	ret
  40c4d0:	stp	x29, x30, [sp, #-48]!
  40c4d4:	mov	x29, sp
  40c4d8:	str	x0, [sp, #24]
  40c4dc:	str	x1, [sp, #16]
  40c4e0:	ldr	x0, [sp, #16]
  40c4e4:	str	x0, [sp, #40]
  40c4e8:	ldr	x0, [sp, #40]
  40c4ec:	ldr	w5, [x0]
  40c4f0:	ldr	x0, [sp, #40]
  40c4f4:	ldr	x1, [x0, #8]
  40c4f8:	ldr	x0, [sp, #40]
  40c4fc:	ldr	w2, [x0, #16]
  40c500:	ldr	x0, [sp, #40]
  40c504:	ldr	w0, [x0, #20]
  40c508:	mov	w4, w0
  40c50c:	ldr	x3, [sp, #24]
  40c510:	mov	w0, w5
  40c514:	bl	4029e0 <linkat@plt>
  40c518:	ldp	x29, x30, [sp], #48
  40c51c:	ret
  40c520:	stp	x29, x30, [sp, #-368]!
  40c524:	mov	x29, sp
  40c528:	str	w0, [sp, #60]
  40c52c:	str	x1, [sp, #48]
  40c530:	str	w2, [sp, #56]
  40c534:	str	x3, [sp, #40]
  40c538:	str	w4, [sp, #36]
  40c53c:	strb	w5, [sp, #35]
  40c540:	str	w6, [sp, #28]
  40c544:	ldr	w0, [sp, #28]
  40c548:	cmp	w0, #0x0
  40c54c:	b.ge	40c584 <__fxstatat@plt+0x9454>  // b.tcont
  40c550:	ldr	w4, [sp, #36]
  40c554:	ldr	x3, [sp, #40]
  40c558:	ldr	w2, [sp, #56]
  40c55c:	ldr	x1, [sp, #48]
  40c560:	ldr	w0, [sp, #60]
  40c564:	bl	4029e0 <linkat@plt>
  40c568:	cmp	w0, #0x0
  40c56c:	b.eq	40c57c <__fxstatat@plt+0x944c>  // b.none
  40c570:	bl	403070 <__errno_location@plt>
  40c574:	ldr	w0, [x0]
  40c578:	b	40c580 <__fxstatat@plt+0x9450>
  40c57c:	mov	w0, #0x0                   	// #0
  40c580:	str	w0, [sp, #28]
  40c584:	ldrb	w0, [sp, #35]
  40c588:	eor	w0, w0, #0x1
  40c58c:	and	w0, w0, #0xff
  40c590:	cmp	w0, #0x0
  40c594:	b.ne	40c5a4 <__fxstatat@plt+0x9474>  // b.any
  40c598:	ldr	w0, [sp, #28]
  40c59c:	cmp	w0, #0x11
  40c5a0:	b.eq	40c5ac <__fxstatat@plt+0x947c>  // b.none
  40c5a4:	ldr	w0, [sp, #28]
  40c5a8:	b	40c68c <__fxstatat@plt+0x955c>
  40c5ac:	add	x0, sp, #0x60
  40c5b0:	mov	x1, x0
  40c5b4:	ldr	x0, [sp, #40]
  40c5b8:	bl	40c424 <__fxstatat@plt+0x92f4>
  40c5bc:	str	x0, [sp, #352]
  40c5c0:	ldr	x0, [sp, #352]
  40c5c4:	cmp	x0, #0x0
  40c5c8:	b.ne	40c5d8 <__fxstatat@plt+0x94a8>  // b.any
  40c5cc:	bl	403070 <__errno_location@plt>
  40c5d0:	ldr	w0, [x0]
  40c5d4:	b	40c68c <__fxstatat@plt+0x955c>
  40c5d8:	ldr	w0, [sp, #60]
  40c5dc:	str	w0, [sp, #72]
  40c5e0:	ldr	x0, [sp, #48]
  40c5e4:	str	x0, [sp, #80]
  40c5e8:	ldr	w0, [sp, #56]
  40c5ec:	str	w0, [sp, #88]
  40c5f0:	ldr	w0, [sp, #36]
  40c5f4:	str	w0, [sp, #92]
  40c5f8:	add	x1, sp, #0x48
  40c5fc:	mov	x4, #0x6                   	// #6
  40c600:	adrp	x0, 40c000 <__fxstatat@plt+0x8ed0>
  40c604:	add	x3, x0, #0x4d0
  40c608:	mov	x2, x1
  40c60c:	mov	w1, #0x0                   	// #0
  40c610:	ldr	x0, [sp, #352]
  40c614:	bl	41345c <__fxstatat@plt+0x1032c>
  40c618:	cmp	w0, #0x0
  40c61c:	b.eq	40c630 <__fxstatat@plt+0x9500>  // b.none
  40c620:	bl	403070 <__errno_location@plt>
  40c624:	ldr	w0, [x0]
  40c628:	str	w0, [sp, #364]
  40c62c:	b	40c670 <__fxstatat@plt+0x9540>
  40c630:	ldr	x3, [sp, #40]
  40c634:	ldr	w2, [sp, #56]
  40c638:	ldr	x1, [sp, #352]
  40c63c:	ldr	w0, [sp, #56]
  40c640:	bl	402e80 <renameat@plt>
  40c644:	cmp	w0, #0x0
  40c648:	b.eq	40c658 <__fxstatat@plt+0x9528>  // b.none
  40c64c:	bl	403070 <__errno_location@plt>
  40c650:	ldr	w0, [x0]
  40c654:	b	40c65c <__fxstatat@plt+0x952c>
  40c658:	mov	w0, #0xffffffff            	// #-1
  40c65c:	str	w0, [sp, #364]
  40c660:	mov	w2, #0x0                   	// #0
  40c664:	ldr	x1, [sp, #352]
  40c668:	ldr	w0, [sp, #56]
  40c66c:	bl	402a40 <unlinkat@plt>
  40c670:	add	x0, sp, #0x60
  40c674:	ldr	x1, [sp, #352]
  40c678:	cmp	x1, x0
  40c67c:	b.eq	40c688 <__fxstatat@plt+0x9558>  // b.none
  40c680:	ldr	x0, [sp, #352]
  40c684:	bl	402e30 <free@plt>
  40c688:	ldr	w0, [sp, #364]
  40c68c:	ldp	x29, x30, [sp], #368
  40c690:	ret
  40c694:	stp	x29, x30, [sp, #-48]!
  40c698:	mov	x29, sp
  40c69c:	str	x0, [sp, #24]
  40c6a0:	str	x1, [sp, #16]
  40c6a4:	ldr	x0, [sp, #16]
  40c6a8:	str	x0, [sp, #40]
  40c6ac:	ldr	x0, [sp, #40]
  40c6b0:	ldr	x3, [x0]
  40c6b4:	ldr	x0, [sp, #40]
  40c6b8:	ldr	w0, [x0, #8]
  40c6bc:	ldr	x2, [sp, #24]
  40c6c0:	mov	w1, w0
  40c6c4:	mov	x0, x3
  40c6c8:	bl	402ff0 <symlinkat@plt>
  40c6cc:	ldp	x29, x30, [sp], #48
  40c6d0:	ret
  40c6d4:	stp	x29, x30, [sp, #-336]!
  40c6d8:	mov	x29, sp
  40c6dc:	str	x0, [sp, #40]
  40c6e0:	str	w1, [sp, #36]
  40c6e4:	str	x2, [sp, #24]
  40c6e8:	strb	w3, [sp, #35]
  40c6ec:	str	w4, [sp, #20]
  40c6f0:	ldr	w0, [sp, #20]
  40c6f4:	cmp	w0, #0x0
  40c6f8:	b.ge	40c728 <__fxstatat@plt+0x95f8>  // b.tcont
  40c6fc:	ldr	x2, [sp, #24]
  40c700:	ldr	w1, [sp, #36]
  40c704:	ldr	x0, [sp, #40]
  40c708:	bl	402ff0 <symlinkat@plt>
  40c70c:	cmp	w0, #0x0
  40c710:	b.eq	40c720 <__fxstatat@plt+0x95f0>  // b.none
  40c714:	bl	403070 <__errno_location@plt>
  40c718:	ldr	w0, [x0]
  40c71c:	b	40c724 <__fxstatat@plt+0x95f4>
  40c720:	mov	w0, #0x0                   	// #0
  40c724:	str	w0, [sp, #20]
  40c728:	ldrb	w0, [sp, #35]
  40c72c:	eor	w0, w0, #0x1
  40c730:	and	w0, w0, #0xff
  40c734:	cmp	w0, #0x0
  40c738:	b.ne	40c748 <__fxstatat@plt+0x9618>  // b.any
  40c73c:	ldr	w0, [sp, #20]
  40c740:	cmp	w0, #0x11
  40c744:	b.eq	40c750 <__fxstatat@plt+0x9620>  // b.none
  40c748:	ldr	w0, [sp, #20]
  40c74c:	b	40c824 <__fxstatat@plt+0x96f4>
  40c750:	add	x0, sp, #0x40
  40c754:	mov	x1, x0
  40c758:	ldr	x0, [sp, #24]
  40c75c:	bl	40c424 <__fxstatat@plt+0x92f4>
  40c760:	str	x0, [sp, #320]
  40c764:	ldr	x0, [sp, #320]
  40c768:	cmp	x0, #0x0
  40c76c:	b.ne	40c77c <__fxstatat@plt+0x964c>  // b.any
  40c770:	bl	403070 <__errno_location@plt>
  40c774:	ldr	w0, [x0]
  40c778:	b	40c824 <__fxstatat@plt+0x96f4>
  40c77c:	ldr	x0, [sp, #40]
  40c780:	str	x0, [sp, #48]
  40c784:	ldr	w0, [sp, #36]
  40c788:	str	w0, [sp, #56]
  40c78c:	add	x1, sp, #0x30
  40c790:	mov	x4, #0x6                   	// #6
  40c794:	adrp	x0, 40c000 <__fxstatat@plt+0x8ed0>
  40c798:	add	x3, x0, #0x694
  40c79c:	mov	x2, x1
  40c7a0:	mov	w1, #0x0                   	// #0
  40c7a4:	ldr	x0, [sp, #320]
  40c7a8:	bl	41345c <__fxstatat@plt+0x1032c>
  40c7ac:	cmp	w0, #0x0
  40c7b0:	b.eq	40c7c4 <__fxstatat@plt+0x9694>  // b.none
  40c7b4:	bl	403070 <__errno_location@plt>
  40c7b8:	ldr	w0, [x0]
  40c7bc:	str	w0, [sp, #332]
  40c7c0:	b	40c808 <__fxstatat@plt+0x96d8>
  40c7c4:	ldr	x3, [sp, #24]
  40c7c8:	ldr	w2, [sp, #36]
  40c7cc:	ldr	x1, [sp, #320]
  40c7d0:	ldr	w0, [sp, #36]
  40c7d4:	bl	402e80 <renameat@plt>
  40c7d8:	cmp	w0, #0x0
  40c7dc:	b.eq	40c800 <__fxstatat@plt+0x96d0>  // b.none
  40c7e0:	bl	403070 <__errno_location@plt>
  40c7e4:	ldr	w0, [x0]
  40c7e8:	str	w0, [sp, #332]
  40c7ec:	mov	w2, #0x0                   	// #0
  40c7f0:	ldr	x1, [sp, #320]
  40c7f4:	ldr	w0, [sp, #36]
  40c7f8:	bl	402a40 <unlinkat@plt>
  40c7fc:	b	40c808 <__fxstatat@plt+0x96d8>
  40c800:	mov	w0, #0xffffffff            	// #-1
  40c804:	str	w0, [sp, #332]
  40c808:	add	x0, sp, #0x40
  40c80c:	ldr	x1, [sp, #320]
  40c810:	cmp	x1, x0
  40c814:	b.eq	40c820 <__fxstatat@plt+0x96f0>  // b.none
  40c818:	ldr	x0, [sp, #320]
  40c81c:	bl	402e30 <free@plt>
  40c820:	ldr	w0, [sp, #332]
  40c824:	ldp	x29, x30, [sp], #336
  40c828:	ret
  40c82c:	stp	x29, x30, [sp, #-80]!
  40c830:	mov	x29, sp
  40c834:	stp	x19, x20, [sp, #16]
  40c838:	str	x0, [sp, #56]
  40c83c:	str	w1, [sp, #52]
  40c840:	str	x2, [sp, #40]
  40c844:	str	w3, [sp, #48]
  40c848:	str	w4, [sp, #36]
  40c84c:	ldr	w4, [sp, #36]
  40c850:	ldr	w3, [sp, #48]
  40c854:	ldr	x2, [sp, #40]
  40c858:	ldr	w1, [sp, #52]
  40c85c:	ldr	x0, [sp, #56]
  40c860:	bl	4102b0 <__fxstatat@plt+0xd180>
  40c864:	str	w0, [sp, #76]
  40c868:	ldr	w0, [sp, #76]
  40c86c:	cmn	w0, #0x2
  40c870:	b.eq	40c884 <__fxstatat@plt+0x9754>  // b.none
  40c874:	ldr	w0, [sp, #76]
  40c878:	cmn	w0, #0x1
  40c87c:	b.eq	40c8b0 <__fxstatat@plt+0x9780>  // b.none
  40c880:	b	40c8e8 <__fxstatat@plt+0x97b8>
  40c884:	bl	403070 <__errno_location@plt>
  40c888:	ldr	w19, [x0]
  40c88c:	ldr	x0, [sp, #56]
  40c890:	bl	41257c <__fxstatat@plt+0xf44c>
  40c894:	mov	x3, x0
  40c898:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40c89c:	add	x2, x0, #0xae8
  40c8a0:	mov	w1, w19
  40c8a4:	mov	w0, #0x0                   	// #0
  40c8a8:	bl	402980 <error@plt>
  40c8ac:	b	40c8e8 <__fxstatat@plt+0x97b8>
  40c8b0:	bl	403070 <__errno_location@plt>
  40c8b4:	ldr	w19, [x0]
  40c8b8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40c8bc:	add	x0, x0, #0xaf0
  40c8c0:	bl	4030b0 <gettext@plt>
  40c8c4:	mov	x20, x0
  40c8c8:	ldr	x0, [sp, #40]
  40c8cc:	bl	41257c <__fxstatat@plt+0xf44c>
  40c8d0:	mov	x3, x0
  40c8d4:	mov	x2, x20
  40c8d8:	mov	w1, w19
  40c8dc:	mov	w0, #0x0                   	// #0
  40c8e0:	bl	402980 <error@plt>
  40c8e4:	nop
  40c8e8:	ldr	w0, [sp, #76]
  40c8ec:	ldp	x19, x20, [sp, #16]
  40c8f0:	ldp	x29, x30, [sp], #80
  40c8f4:	ret
  40c8f8:	stp	x29, x30, [sp, #-64]!
  40c8fc:	mov	x29, sp
  40c900:	stp	x19, x20, [sp, #16]
  40c904:	str	x0, [sp, #40]
  40c908:	str	w1, [sp, #36]
  40c90c:	str	w2, [sp, #32]
  40c910:	ldr	w2, [sp, #32]
  40c914:	ldr	w1, [sp, #36]
  40c918:	ldr	x0, [sp, #40]
  40c91c:	bl	410324 <__fxstatat@plt+0xd1f4>
  40c920:	str	w0, [sp, #60]
  40c924:	ldr	w0, [sp, #60]
  40c928:	cmp	w0, #0x0
  40c92c:	b.eq	40c964 <__fxstatat@plt+0x9834>  // b.none
  40c930:	bl	403070 <__errno_location@plt>
  40c934:	ldr	w19, [x0]
  40c938:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40c93c:	add	x0, x0, #0xb10
  40c940:	bl	4030b0 <gettext@plt>
  40c944:	mov	x20, x0
  40c948:	ldr	x0, [sp, #40]
  40c94c:	bl	41257c <__fxstatat@plt+0xf44c>
  40c950:	mov	x3, x0
  40c954:	mov	x2, x20
  40c958:	mov	w1, w19
  40c95c:	mov	w0, #0x0                   	// #0
  40c960:	bl	402980 <error@plt>
  40c964:	ldr	w0, [sp, #60]
  40c968:	ldp	x19, x20, [sp, #16]
  40c96c:	ldp	x29, x30, [sp], #64
  40c970:	ret
  40c974:	stp	x29, x30, [sp, #-96]!
  40c978:	mov	x29, sp
  40c97c:	str	x0, [sp, #24]
  40c980:	str	x1, [sp, #16]
  40c984:	mov	x0, #0x400                 	// #1024
  40c988:	str	x0, [sp, #80]
  40c98c:	mov	x0, #0x2000                	// #8192
  40c990:	str	x0, [sp, #72]
  40c994:	ldr	x1, [sp, #80]
  40c998:	ldr	x0, [sp, #72]
  40c99c:	cmp	x1, x0
  40c9a0:	b.cs	40c9b0 <__fxstatat@plt+0x9880>  // b.hs, b.nlast
  40c9a4:	ldr	x0, [sp, #80]
  40c9a8:	add	x0, x0, #0x1
  40c9ac:	b	40c9b4 <__fxstatat@plt+0x9884>
  40c9b0:	ldr	x0, [sp, #72]
  40c9b4:	str	x0, [sp, #64]
  40c9b8:	ldr	x1, [sp, #16]
  40c9bc:	ldr	x0, [sp, #64]
  40c9c0:	cmp	x1, x0
  40c9c4:	b.cs	40c9d4 <__fxstatat@plt+0x98a4>  // b.hs, b.nlast
  40c9c8:	ldr	x0, [sp, #16]
  40c9cc:	add	x0, x0, #0x1
  40c9d0:	b	40c9d8 <__fxstatat@plt+0x98a8>
  40c9d4:	ldr	x0, [sp, #64]
  40c9d8:	str	x0, [sp, #88]
  40c9dc:	ldr	x0, [sp, #88]
  40c9e0:	bl	402b50 <malloc@plt>
  40c9e4:	str	x0, [sp, #56]
  40c9e8:	ldr	x0, [sp, #56]
  40c9ec:	cmp	x0, #0x0
  40c9f0:	b.ne	40c9fc <__fxstatat@plt+0x98cc>  // b.any
  40c9f4:	mov	x0, #0x0                   	// #0
  40c9f8:	b	40cae0 <__fxstatat@plt+0x99b0>
  40c9fc:	ldr	x2, [sp, #88]
  40ca00:	ldr	x1, [sp, #56]
  40ca04:	ldr	x0, [sp, #24]
  40ca08:	bl	4029f0 <readlink@plt>
  40ca0c:	str	x0, [sp, #48]
  40ca10:	ldr	x0, [sp, #48]
  40ca14:	str	x0, [sp, #40]
  40ca18:	ldr	x0, [sp, #48]
  40ca1c:	cmp	x0, #0x0
  40ca20:	b.ge	40ca60 <__fxstatat@plt+0x9930>  // b.tcont
  40ca24:	bl	403070 <__errno_location@plt>
  40ca28:	ldr	w0, [x0]
  40ca2c:	cmp	w0, #0x22
  40ca30:	b.eq	40ca60 <__fxstatat@plt+0x9930>  // b.none
  40ca34:	bl	403070 <__errno_location@plt>
  40ca38:	ldr	w0, [x0]
  40ca3c:	str	w0, [sp, #36]
  40ca40:	ldr	x0, [sp, #56]
  40ca44:	bl	402e30 <free@plt>
  40ca48:	bl	403070 <__errno_location@plt>
  40ca4c:	mov	x1, x0
  40ca50:	ldr	w0, [sp, #36]
  40ca54:	str	w0, [x1]
  40ca58:	mov	x0, #0x0                   	// #0
  40ca5c:	b	40cae0 <__fxstatat@plt+0x99b0>
  40ca60:	ldr	x1, [sp, #40]
  40ca64:	ldr	x0, [sp, #88]
  40ca68:	cmp	x1, x0
  40ca6c:	b.cs	40ca88 <__fxstatat@plt+0x9958>  // b.hs, b.nlast
  40ca70:	ldr	x1, [sp, #56]
  40ca74:	ldr	x0, [sp, #40]
  40ca78:	add	x0, x1, x0
  40ca7c:	strb	wzr, [x0]
  40ca80:	ldr	x0, [sp, #56]
  40ca84:	b	40cae0 <__fxstatat@plt+0x99b0>
  40ca88:	ldr	x0, [sp, #56]
  40ca8c:	bl	402e30 <free@plt>
  40ca90:	ldr	x1, [sp, #88]
  40ca94:	mov	x0, #0x3fffffffffffffff    	// #4611686018427387903
  40ca98:	cmp	x1, x0
  40ca9c:	b.hi	40cab0 <__fxstatat@plt+0x9980>  // b.pmore
  40caa0:	ldr	x0, [sp, #88]
  40caa4:	lsl	x0, x0, #1
  40caa8:	str	x0, [sp, #88]
  40caac:	b	40c9dc <__fxstatat@plt+0x98ac>
  40cab0:	ldr	x1, [sp, #88]
  40cab4:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  40cab8:	cmp	x1, x0
  40cabc:	b.hi	40cacc <__fxstatat@plt+0x999c>  // b.pmore
  40cac0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  40cac4:	str	x0, [sp, #88]
  40cac8:	b	40c9dc <__fxstatat@plt+0x98ac>
  40cacc:	bl	403070 <__errno_location@plt>
  40cad0:	mov	x1, x0
  40cad4:	mov	w0, #0xc                   	// #12
  40cad8:	str	w0, [x1]
  40cadc:	mov	x0, #0x0                   	// #0
  40cae0:	ldp	x29, x30, [sp], #96
  40cae4:	ret
  40cae8:	stp	x29, x30, [sp, #-32]!
  40caec:	mov	x29, sp
  40caf0:	str	x0, [sp, #24]
  40caf4:	ldr	x0, [sp, #24]
  40caf8:	cmp	x0, #0x0
  40cafc:	b.ne	40cb10 <__fxstatat@plt+0x99e0>  // b.any
  40cb00:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40cb04:	add	x0, x0, #0xb30
  40cb08:	bl	403080 <getenv@plt>
  40cb0c:	str	x0, [sp, #24]
  40cb10:	ldr	x0, [sp, #24]
  40cb14:	cmp	x0, #0x0
  40cb18:	b.eq	40cb4c <__fxstatat@plt+0x9a1c>  // b.none
  40cb1c:	ldr	x0, [sp, #24]
  40cb20:	ldrb	w0, [x0]
  40cb24:	cmp	w0, #0x0
  40cb28:	b.eq	40cb4c <__fxstatat@plt+0x9a1c>  // b.none
  40cb2c:	ldr	x0, [sp, #24]
  40cb30:	bl	40db40 <__fxstatat@plt+0xaa10>
  40cb34:	mov	x1, x0
  40cb38:	ldr	x0, [sp, #24]
  40cb3c:	cmp	x0, x1
  40cb40:	b.ne	40cb4c <__fxstatat@plt+0x9a1c>  // b.any
  40cb44:	ldr	x0, [sp, #24]
  40cb48:	b	40cb54 <__fxstatat@plt+0x9a24>
  40cb4c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40cb50:	add	x0, x0, #0xb48
  40cb54:	adrp	x1, 434000 <__fxstatat@plt+0x30ed0>
  40cb58:	add	x1, x1, #0x920
  40cb5c:	str	x0, [x1]
  40cb60:	nop
  40cb64:	ldp	x29, x30, [sp], #32
  40cb68:	ret
  40cb6c:	stp	x29, x30, [sp, #-96]!
  40cb70:	mov	x29, sp
  40cb74:	str	x0, [sp, #40]
  40cb78:	str	x1, [sp, #32]
  40cb7c:	strb	w2, [sp, #31]
  40cb80:	str	w3, [sp, #24]
  40cb84:	str	x4, [sp, #16]
  40cb88:	ldr	x0, [sp, #40]
  40cb8c:	bl	40db40 <__fxstatat@plt+0xaa10>
  40cb90:	str	x0, [sp, #64]
  40cb94:	ldr	x0, [sp, #64]
  40cb98:	bl	40dbdc <__fxstatat@plt+0xaaac>
  40cb9c:	str	x0, [sp, #88]
  40cba0:	mov	x0, #0xff                  	// #255
  40cba4:	str	x0, [sp, #80]
  40cba8:	ldr	x0, [sp, #88]
  40cbac:	cmp	x0, #0xe
  40cbb0:	b.ls	40ccb0 <__fxstatat@plt+0x9b80>  // b.plast
  40cbb4:	ldr	x0, [sp, #16]
  40cbb8:	ldr	x0, [x0]
  40cbbc:	cmp	x0, #0x0
  40cbc0:	b.ne	40cca4 <__fxstatat@plt+0x9b74>  // b.any
  40cbc4:	ldr	w0, [sp, #24]
  40cbc8:	cmp	w0, #0x0
  40cbcc:	b.ge	40cc34 <__fxstatat@plt+0x9b04>  // b.tcont
  40cbd0:	ldr	x0, [sp, #64]
  40cbd4:	ldrh	w0, [x0]
  40cbd8:	strh	w0, [sp, #56]
  40cbdc:	ldr	x0, [sp, #64]
  40cbe0:	mov	w1, #0x2e                  	// #46
  40cbe4:	strh	w1, [x0]
  40cbe8:	bl	403070 <__errno_location@plt>
  40cbec:	str	wzr, [x0]
  40cbf0:	mov	w1, #0x3                   	// #3
  40cbf4:	ldr	x0, [sp, #40]
  40cbf8:	bl	402a80 <pathconf@plt>
  40cbfc:	str	x0, [sp, #72]
  40cc00:	bl	403070 <__errno_location@plt>
  40cc04:	ldr	w0, [x0]
  40cc08:	cmp	w0, #0x0
  40cc0c:	cset	w0, eq  // eq = none
  40cc10:	and	w0, w0, #0xff
  40cc14:	and	x0, x0, #0xff
  40cc18:	ldr	x1, [sp, #72]
  40cc1c:	sub	x0, x1, x0
  40cc20:	str	x0, [sp, #72]
  40cc24:	ldrh	w1, [sp, #56]
  40cc28:	ldr	x0, [sp, #64]
  40cc2c:	strh	w1, [x0]
  40cc30:	b	40cc70 <__fxstatat@plt+0x9b40>
  40cc34:	bl	403070 <__errno_location@plt>
  40cc38:	str	wzr, [x0]
  40cc3c:	mov	w1, #0x3                   	// #3
  40cc40:	ldr	w0, [sp, #24]
  40cc44:	bl	402d50 <fpathconf@plt>
  40cc48:	str	x0, [sp, #72]
  40cc4c:	bl	403070 <__errno_location@plt>
  40cc50:	ldr	w0, [x0]
  40cc54:	cmp	w0, #0x0
  40cc58:	cset	w0, eq  // eq = none
  40cc5c:	and	w0, w0, #0xff
  40cc60:	and	x0, x0, #0xff
  40cc64:	ldr	x1, [sp, #72]
  40cc68:	sub	x0, x1, x0
  40cc6c:	str	x0, [sp, #72]
  40cc70:	ldr	x0, [sp, #72]
  40cc74:	cmp	x0, #0x0
  40cc78:	b.ge	40cc98 <__fxstatat@plt+0x9b68>  // b.tcont
  40cc7c:	ldr	x0, [sp, #72]
  40cc80:	cmn	x0, #0x1
  40cc84:	b.ge	40cc90 <__fxstatat@plt+0x9b60>  // b.tcont
  40cc88:	mov	x0, #0xe                   	// #14
  40cc8c:	b	40cc9c <__fxstatat@plt+0x9b6c>
  40cc90:	mov	x0, #0xffffffffffffffff    	// #-1
  40cc94:	b	40cc9c <__fxstatat@plt+0x9b6c>
  40cc98:	ldr	x0, [sp, #72]
  40cc9c:	ldr	x1, [sp, #16]
  40cca0:	str	x0, [x1]
  40cca4:	ldr	x0, [sp, #16]
  40cca8:	ldr	x0, [x0]
  40ccac:	str	x0, [sp, #80]
  40ccb0:	ldr	x1, [sp, #80]
  40ccb4:	ldr	x0, [sp, #88]
  40ccb8:	cmp	x1, x0
  40ccbc:	b.cs	40cd1c <__fxstatat@plt+0x9bec>  // b.hs, b.nlast
  40ccc0:	ldr	x1, [sp, #40]
  40ccc4:	ldr	x0, [sp, #32]
  40ccc8:	add	x1, x1, x0
  40cccc:	ldr	x0, [sp, #64]
  40ccd0:	sub	x0, x1, x0
  40ccd4:	str	x0, [sp, #88]
  40ccd8:	ldr	x1, [sp, #80]
  40ccdc:	ldr	x0, [sp, #88]
  40cce0:	cmp	x1, x0
  40cce4:	b.hi	40ccf4 <__fxstatat@plt+0x9bc4>  // b.pmore
  40cce8:	ldr	x0, [sp, #80]
  40ccec:	sub	x0, x0, #0x1
  40ccf0:	str	x0, [sp, #88]
  40ccf4:	ldr	x1, [sp, #64]
  40ccf8:	ldr	x0, [sp, #88]
  40ccfc:	add	x0, x1, x0
  40cd00:	ldrb	w1, [sp, #31]
  40cd04:	strb	w1, [x0]
  40cd08:	ldr	x0, [sp, #88]
  40cd0c:	add	x0, x0, #0x1
  40cd10:	ldr	x1, [sp, #64]
  40cd14:	add	x0, x1, x0
  40cd18:	strb	wzr, [x0]
  40cd1c:	nop
  40cd20:	ldp	x29, x30, [sp], #96
  40cd24:	ret
  40cd28:	stp	x29, x30, [sp, #-192]!
  40cd2c:	mov	x29, sp
  40cd30:	str	w0, [sp, #76]
  40cd34:	str	x1, [sp, #64]
  40cd38:	str	x2, [sp, #56]
  40cd3c:	str	x3, [sp, #48]
  40cd40:	str	x4, [sp, #40]
  40cd44:	str	x5, [sp, #32]
  40cd48:	str	x6, [sp, #24]
  40cd4c:	mov	w0, #0x2                   	// #2
  40cd50:	str	w0, [sp, #188]
  40cd54:	ldr	x0, [sp, #32]
  40cd58:	ldr	x0, [x0]
  40cd5c:	str	x0, [sp, #176]
  40cd60:	ldr	x0, [sp, #64]
  40cd64:	ldr	x0, [x0]
  40cd68:	str	x0, [sp, #168]
  40cd6c:	mov	x0, #0x1                   	// #1
  40cd70:	str	x0, [sp, #160]
  40cd74:	ldr	x0, [sp, #40]
  40cd78:	ldr	x1, [sp, #168]
  40cd7c:	add	x0, x1, x0
  40cd80:	str	x0, [sp, #120]
  40cd84:	ldr	x0, [sp, #120]
  40cd88:	bl	40dbdc <__fxstatat@plt+0xaaac>
  40cd8c:	str	x0, [sp, #112]
  40cd90:	ldr	x0, [sp, #176]
  40cd94:	cmp	x0, #0x0
  40cd98:	b.eq	40cda8 <__fxstatat@plt+0x9c78>  // b.none
  40cd9c:	ldr	x0, [sp, #176]
  40cda0:	bl	402dd0 <rewinddir@plt>
  40cda4:	b	40d168 <__fxstatat@plt+0xa038>
  40cda8:	ldr	x0, [sp, #120]
  40cdac:	ldrh	w0, [x0]
  40cdb0:	strh	w0, [sp, #80]
  40cdb4:	ldr	x0, [sp, #120]
  40cdb8:	mov	w1, #0x2e                  	// #46
  40cdbc:	strh	w1, [x0]
  40cdc0:	ldr	x3, [sp, #24]
  40cdc4:	mov	w2, #0x0                   	// #0
  40cdc8:	ldr	x1, [sp, #168]
  40cdcc:	ldr	w0, [sp, #76]
  40cdd0:	bl	4100e0 <__fxstatat@plt+0xcfb0>
  40cdd4:	str	x0, [sp, #176]
  40cdd8:	ldr	x0, [sp, #176]
  40cddc:	cmp	x0, #0x0
  40cde0:	b.ne	40cdfc <__fxstatat@plt+0x9ccc>  // b.any
  40cde4:	bl	403070 <__errno_location@plt>
  40cde8:	ldr	w0, [x0]
  40cdec:	cmp	w0, #0xc
  40cdf0:	b.ne	40cdfc <__fxstatat@plt+0x9ccc>  // b.any
  40cdf4:	mov	w0, #0x3                   	// #3
  40cdf8:	str	w0, [sp, #188]
  40cdfc:	ldrh	w1, [sp, #80]
  40ce00:	ldr	x0, [sp, #120]
  40ce04:	strh	w1, [x0]
  40ce08:	ldr	x1, [sp, #120]
  40ce0c:	ldr	x0, [sp, #112]
  40ce10:	add	x2, x1, x0
  40ce14:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40ce18:	add	x1, x0, #0xb50
  40ce1c:	mov	x0, x2
  40ce20:	ldr	w2, [x1]
  40ce24:	str	w2, [x0]
  40ce28:	ldrb	w1, [x1, #4]
  40ce2c:	strb	w1, [x0, #4]
  40ce30:	ldr	x0, [sp, #176]
  40ce34:	cmp	x0, #0x0
  40ce38:	b.ne	40ce44 <__fxstatat@plt+0x9d14>  // b.any
  40ce3c:	ldr	w0, [sp, #188]
  40ce40:	b	40d190 <__fxstatat@plt+0xa060>
  40ce44:	ldr	x0, [sp, #32]
  40ce48:	ldr	x1, [sp, #176]
  40ce4c:	str	x1, [x0]
  40ce50:	b	40d168 <__fxstatat@plt+0xa038>
  40ce54:	ldr	x0, [sp, #104]
  40ce58:	add	x0, x0, #0x13
  40ce5c:	bl	402950 <strlen@plt>
  40ce60:	mov	x1, x0
  40ce64:	ldr	x0, [sp, #112]
  40ce68:	add	x0, x0, #0x4
  40ce6c:	cmp	x1, x0
  40ce70:	b.cs	40ce78 <__fxstatat@plt+0x9d48>  // b.hs, b.nlast
  40ce74:	b	40d168 <__fxstatat@plt+0xa038>
  40ce78:	ldr	x0, [sp, #40]
  40ce7c:	ldr	x1, [sp, #168]
  40ce80:	add	x3, x1, x0
  40ce84:	ldr	x0, [sp, #104]
  40ce88:	add	x1, x0, #0x13
  40ce8c:	ldr	x0, [sp, #112]
  40ce90:	add	x0, x0, #0x2
  40ce94:	mov	x2, x0
  40ce98:	mov	x0, x3
  40ce9c:	bl	402d80 <memcmp@plt>
  40cea0:	cmp	w0, #0x0
  40cea4:	b.eq	40ceac <__fxstatat@plt+0x9d7c>  // b.none
  40cea8:	b	40d168 <__fxstatat@plt+0xa038>
  40ceac:	ldr	x0, [sp, #104]
  40ceb0:	add	x1, x0, #0x13
  40ceb4:	ldr	x0, [sp, #112]
  40ceb8:	add	x0, x0, #0x2
  40cebc:	add	x0, x1, x0
  40cec0:	str	x0, [sp, #96]
  40cec4:	ldr	x0, [sp, #96]
  40cec8:	ldrb	w0, [x0]
  40cecc:	cmp	w0, #0x30
  40ced0:	b.ls	40d168 <__fxstatat@plt+0xa038>  // b.plast
  40ced4:	ldr	x0, [sp, #96]
  40ced8:	ldrb	w0, [x0]
  40cedc:	cmp	w0, #0x39
  40cee0:	b.ls	40cee8 <__fxstatat@plt+0x9db8>  // b.plast
  40cee4:	b	40d168 <__fxstatat@plt+0xa038>
  40cee8:	ldr	x0, [sp, #96]
  40ceec:	ldrb	w0, [x0]
  40cef0:	cmp	w0, #0x39
  40cef4:	cset	w0, eq  // eq = none
  40cef8:	strb	w0, [sp, #151]
  40cefc:	mov	x0, #0x1                   	// #1
  40cf00:	str	x0, [sp, #136]
  40cf04:	b	40cf44 <__fxstatat@plt+0x9e14>
  40cf08:	ldrb	w0, [sp, #151]
  40cf0c:	ldr	x2, [sp, #96]
  40cf10:	ldr	x1, [sp, #136]
  40cf14:	add	x1, x2, x1
  40cf18:	ldrb	w1, [x1]
  40cf1c:	cmp	w1, #0x39
  40cf20:	cset	w1, eq  // eq = none
  40cf24:	and	w1, w1, #0xff
  40cf28:	and	w0, w0, w1
  40cf2c:	cmp	w0, #0x0
  40cf30:	cset	w0, ne  // ne = any
  40cf34:	strb	w0, [sp, #151]
  40cf38:	ldr	x0, [sp, #136]
  40cf3c:	add	x0, x0, #0x1
  40cf40:	str	x0, [sp, #136]
  40cf44:	ldr	x1, [sp, #96]
  40cf48:	ldr	x0, [sp, #136]
  40cf4c:	add	x0, x1, x0
  40cf50:	ldrb	w0, [x0]
  40cf54:	sub	w0, w0, #0x30
  40cf58:	cmp	w0, #0x9
  40cf5c:	b.ls	40cf08 <__fxstatat@plt+0x9dd8>  // b.plast
  40cf60:	ldr	x1, [sp, #96]
  40cf64:	ldr	x0, [sp, #136]
  40cf68:	add	x0, x1, x0
  40cf6c:	ldrb	w0, [x0]
  40cf70:	cmp	w0, #0x7e
  40cf74:	b.ne	40d168 <__fxstatat@plt+0xa038>  // b.any
  40cf78:	ldr	x0, [sp, #136]
  40cf7c:	add	x0, x0, #0x1
  40cf80:	ldr	x1, [sp, #96]
  40cf84:	add	x0, x1, x0
  40cf88:	ldrb	w0, [x0]
  40cf8c:	cmp	w0, #0x0
  40cf90:	b.ne	40d168 <__fxstatat@plt+0xa038>  // b.any
  40cf94:	ldr	x1, [sp, #160]
  40cf98:	ldr	x0, [sp, #136]
  40cf9c:	cmp	x1, x0
  40cfa0:	b.cc	40cfdc <__fxstatat@plt+0x9eac>  // b.lo, b.ul, b.last
  40cfa4:	ldr	x1, [sp, #160]
  40cfa8:	ldr	x0, [sp, #136]
  40cfac:	cmp	x1, x0
  40cfb0:	b.ne	40d168 <__fxstatat@plt+0xa038>  // b.any
  40cfb4:	ldr	x0, [sp, #48]
  40cfb8:	add	x0, x0, #0x2
  40cfbc:	ldr	x1, [sp, #168]
  40cfc0:	add	x0, x1, x0
  40cfc4:	ldr	x2, [sp, #136]
  40cfc8:	ldr	x1, [sp, #96]
  40cfcc:	bl	402d80 <memcmp@plt>
  40cfd0:	cmp	w0, #0x0
  40cfd4:	b.le	40cfdc <__fxstatat@plt+0x9eac>
  40cfd8:	b	40d168 <__fxstatat@plt+0xa038>
  40cfdc:	ldrb	w0, [sp, #151]
  40cfe0:	ldr	x1, [sp, #136]
  40cfe4:	add	x0, x1, x0
  40cfe8:	str	x0, [sp, #160]
  40cfec:	ldrb	w0, [sp, #151]
  40cff0:	str	w0, [sp, #188]
  40cff4:	ldr	x1, [sp, #48]
  40cff8:	ldr	x0, [sp, #160]
  40cffc:	add	x0, x1, x0
  40d000:	add	x0, x0, #0x4
  40d004:	str	x0, [sp, #128]
  40d008:	ldr	x1, [sp, #56]
  40d00c:	ldr	x0, [sp, #128]
  40d010:	cmp	x1, x0
  40d014:	b.cs	40d0a8 <__fxstatat@plt+0x9f78>  // b.hs, b.nlast
  40d018:	mov	x0, #0x0                   	// #0
  40d01c:	ldr	x1, [sp, #128]
  40d020:	lsl	x1, x1, #1
  40d024:	ldr	x2, [sp, #128]
  40d028:	lsr	x2, x2, #63
  40d02c:	cmp	x2, #0x0
  40d030:	b.eq	40d038 <__fxstatat@plt+0x9f08>  // b.none
  40d034:	mov	x0, #0x1                   	// #1
  40d038:	cmp	x1, #0x0
  40d03c:	b.ge	40d044 <__fxstatat@plt+0x9f14>  // b.tcont
  40d040:	mov	x0, #0x1                   	// #1
  40d044:	and	w0, w0, #0x1
  40d048:	and	w0, w0, #0xff
  40d04c:	eor	w0, w0, #0x1
  40d050:	and	w0, w0, #0xff
  40d054:	cmp	w0, #0x0
  40d058:	b.eq	40d068 <__fxstatat@plt+0x9f38>  // b.none
  40d05c:	ldr	x0, [sp, #128]
  40d060:	lsl	x0, x0, #1
  40d064:	str	x0, [sp, #128]
  40d068:	ldr	x1, [sp, #128]
  40d06c:	ldr	x0, [sp, #168]
  40d070:	bl	402c70 <realloc@plt>
  40d074:	str	x0, [sp, #88]
  40d078:	ldr	x0, [sp, #88]
  40d07c:	cmp	x0, #0x0
  40d080:	b.ne	40d098 <__fxstatat@plt+0x9f68>  // b.any
  40d084:	ldr	x0, [sp, #64]
  40d088:	ldr	x1, [sp, #168]
  40d08c:	str	x1, [x0]
  40d090:	mov	w0, #0x3                   	// #3
  40d094:	b	40d190 <__fxstatat@plt+0xa060>
  40d098:	ldr	x0, [sp, #88]
  40d09c:	str	x0, [sp, #168]
  40d0a0:	ldr	x0, [sp, #128]
  40d0a4:	str	x0, [sp, #56]
  40d0a8:	ldr	x1, [sp, #168]
  40d0ac:	ldr	x0, [sp, #48]
  40d0b0:	add	x0, x1, x0
  40d0b4:	str	x0, [sp, #152]
  40d0b8:	ldr	x0, [sp, #152]
  40d0bc:	add	x1, x0, #0x1
  40d0c0:	str	x1, [sp, #152]
  40d0c4:	mov	w1, #0x2e                  	// #46
  40d0c8:	strb	w1, [x0]
  40d0cc:	ldr	x0, [sp, #152]
  40d0d0:	add	x1, x0, #0x1
  40d0d4:	str	x1, [sp, #152]
  40d0d8:	mov	w1, #0x7e                  	// #126
  40d0dc:	strb	w1, [x0]
  40d0e0:	ldr	x0, [sp, #152]
  40d0e4:	mov	w1, #0x30                  	// #48
  40d0e8:	strb	w1, [x0]
  40d0ec:	ldrb	w0, [sp, #151]
  40d0f0:	ldr	x1, [sp, #152]
  40d0f4:	add	x0, x1, x0
  40d0f8:	str	x0, [sp, #152]
  40d0fc:	ldr	x0, [sp, #136]
  40d100:	add	x0, x0, #0x2
  40d104:	mov	x2, x0
  40d108:	ldr	x1, [sp, #96]
  40d10c:	ldr	x0, [sp, #152]
  40d110:	bl	402920 <memcpy@plt>
  40d114:	ldr	x1, [sp, #152]
  40d118:	ldr	x0, [sp, #136]
  40d11c:	add	x0, x1, x0
  40d120:	str	x0, [sp, #152]
  40d124:	b	40d134 <__fxstatat@plt+0xa004>
  40d128:	ldr	x0, [sp, #152]
  40d12c:	mov	w1, #0x30                  	// #48
  40d130:	strb	w1, [x0]
  40d134:	ldr	x0, [sp, #152]
  40d138:	sub	x0, x0, #0x1
  40d13c:	str	x0, [sp, #152]
  40d140:	ldr	x0, [sp, #152]
  40d144:	ldrb	w0, [x0]
  40d148:	cmp	w0, #0x39
  40d14c:	b.eq	40d128 <__fxstatat@plt+0x9ff8>  // b.none
  40d150:	ldr	x0, [sp, #152]
  40d154:	ldrb	w0, [x0]
  40d158:	add	w0, w0, #0x1
  40d15c:	and	w1, w0, #0xff
  40d160:	ldr	x0, [sp, #152]
  40d164:	strb	w1, [x0]
  40d168:	ldr	x0, [sp, #176]
  40d16c:	bl	402c60 <readdir@plt>
  40d170:	str	x0, [sp, #104]
  40d174:	ldr	x0, [sp, #104]
  40d178:	cmp	x0, #0x0
  40d17c:	b.ne	40ce54 <__fxstatat@plt+0x9d24>  // b.any
  40d180:	ldr	x0, [sp, #64]
  40d184:	ldr	x1, [sp, #168]
  40d188:	str	x1, [x0]
  40d18c:	ldr	w0, [sp, #188]
  40d190:	ldp	x29, x30, [sp], #192
  40d194:	ret
  40d198:	stp	x29, x30, [sp, #-128]!
  40d19c:	mov	x29, sp
  40d1a0:	str	w0, [sp, #44]
  40d1a4:	str	x1, [sp, #32]
  40d1a8:	str	w2, [sp, #40]
  40d1ac:	strb	w3, [sp, #31]
  40d1b0:	ldr	x0, [sp, #32]
  40d1b4:	bl	40db40 <__fxstatat@plt+0xaa10>
  40d1b8:	mov	x1, x0
  40d1bc:	ldr	x0, [sp, #32]
  40d1c0:	sub	x0, x1, x0
  40d1c4:	str	x0, [sp, #120]
  40d1c8:	ldr	x0, [sp, #120]
  40d1cc:	ldr	x1, [sp, #32]
  40d1d0:	add	x0, x1, x0
  40d1d4:	bl	402950 <strlen@plt>
  40d1d8:	mov	x1, x0
  40d1dc:	ldr	x0, [sp, #120]
  40d1e0:	add	x0, x1, x0
  40d1e4:	str	x0, [sp, #104]
  40d1e8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d1ec:	add	x0, x0, #0x920
  40d1f0:	ldr	x0, [x0]
  40d1f4:	cmp	x0, #0x0
  40d1f8:	b.ne	40d204 <__fxstatat@plt+0xa0d4>  // b.any
  40d1fc:	mov	x0, #0x0                   	// #0
  40d200:	bl	40cae8 <__fxstatat@plt+0x99b8>
  40d204:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d208:	add	x0, x0, #0x920
  40d20c:	ldr	x0, [x0]
  40d210:	bl	402950 <strlen@plt>
  40d214:	add	x0, x0, #0x1
  40d218:	str	x0, [sp, #96]
  40d21c:	ldr	x0, [sp, #96]
  40d220:	str	x0, [sp, #112]
  40d224:	ldr	x0, [sp, #112]
  40d228:	cmp	x0, #0x8
  40d22c:	b.hi	40d238 <__fxstatat@plt+0xa108>  // b.pmore
  40d230:	mov	x0, #0x9                   	// #9
  40d234:	str	x0, [sp, #112]
  40d238:	ldr	x1, [sp, #104]
  40d23c:	ldr	x0, [sp, #112]
  40d240:	add	x0, x1, x0
  40d244:	add	x0, x0, #0x1
  40d248:	str	x0, [sp, #88]
  40d24c:	ldr	x0, [sp, #88]
  40d250:	bl	402b50 <malloc@plt>
  40d254:	str	x0, [sp, #72]
  40d258:	ldr	x0, [sp, #72]
  40d25c:	cmp	x0, #0x0
  40d260:	b.ne	40d26c <__fxstatat@plt+0xa13c>  // b.any
  40d264:	ldr	x0, [sp, #72]
  40d268:	b	40d494 <__fxstatat@plt+0xa364>
  40d26c:	str	xzr, [sp, #64]
  40d270:	mov	w0, #0xffffffff            	// #-1
  40d274:	str	w0, [sp, #60]
  40d278:	str	xzr, [sp, #48]
  40d27c:	ldr	x3, [sp, #72]
  40d280:	ldr	x0, [sp, #104]
  40d284:	add	x0, x0, #0x1
  40d288:	mov	x2, x0
  40d28c:	ldr	x1, [sp, #32]
  40d290:	mov	x0, x3
  40d294:	bl	402920 <memcpy@plt>
  40d298:	ldr	w0, [sp, #40]
  40d29c:	cmp	w0, #0x1
  40d2a0:	b.ne	40d2d0 <__fxstatat@plt+0xa1a0>  // b.any
  40d2a4:	ldr	x1, [sp, #72]
  40d2a8:	ldr	x0, [sp, #104]
  40d2ac:	add	x3, x1, x0
  40d2b0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d2b4:	add	x0, x0, #0x920
  40d2b8:	ldr	x0, [x0]
  40d2bc:	ldr	x2, [sp, #96]
  40d2c0:	mov	x1, x0
  40d2c4:	mov	x0, x3
  40d2c8:	bl	402920 <memcpy@plt>
  40d2cc:	b	40d3b8 <__fxstatat@plt+0xa288>
  40d2d0:	ldr	x1, [sp, #88]
  40d2d4:	add	x3, sp, #0x3c
  40d2d8:	add	x2, sp, #0x40
  40d2dc:	add	x0, sp, #0x48
  40d2e0:	mov	x6, x3
  40d2e4:	mov	x5, x2
  40d2e8:	ldr	x4, [sp, #120]
  40d2ec:	ldr	x3, [sp, #104]
  40d2f0:	mov	x2, x1
  40d2f4:	mov	x1, x0
  40d2f8:	ldr	w0, [sp, #44]
  40d2fc:	bl	40cd28 <__fxstatat@plt+0x9bf8>
  40d300:	cmp	w0, #0x3
  40d304:	b.eq	40d394 <__fxstatat@plt+0xa264>  // b.none
  40d308:	cmp	w0, #0x3
  40d30c:	b.hi	40d3b8 <__fxstatat@plt+0xa288>  // b.pmore
  40d310:	cmp	w0, #0x2
  40d314:	b.eq	40d334 <__fxstatat@plt+0xa204>  // b.none
  40d318:	cmp	w0, #0x2
  40d31c:	b.hi	40d3b8 <__fxstatat@plt+0xa288>  // b.pmore
  40d320:	cmp	w0, #0x0
  40d324:	b.eq	40d3b4 <__fxstatat@plt+0xa284>  // b.none
  40d328:	cmp	w0, #0x1
  40d32c:	b.eq	40d370 <__fxstatat@plt+0xa240>  // b.none
  40d330:	b	40d3b8 <__fxstatat@plt+0xa288>
  40d334:	ldr	w0, [sp, #40]
  40d338:	cmp	w0, #0x2
  40d33c:	b.ne	40d370 <__fxstatat@plt+0xa240>  // b.any
  40d340:	mov	w0, #0x1                   	// #1
  40d344:	str	w0, [sp, #40]
  40d348:	ldr	x1, [sp, #72]
  40d34c:	ldr	x0, [sp, #104]
  40d350:	add	x3, x1, x0
  40d354:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d358:	add	x0, x0, #0x920
  40d35c:	ldr	x0, [x0]
  40d360:	ldr	x2, [sp, #96]
  40d364:	mov	x1, x0
  40d368:	mov	x0, x3
  40d36c:	bl	402920 <memcpy@plt>
  40d370:	ldr	x0, [sp, #72]
  40d374:	ldr	w1, [sp, #60]
  40d378:	add	x2, sp, #0x30
  40d37c:	mov	x4, x2
  40d380:	mov	w3, w1
  40d384:	mov	w2, #0x7e                  	// #126
  40d388:	ldr	x1, [sp, #104]
  40d38c:	bl	40cb6c <__fxstatat@plt+0x9a3c>
  40d390:	b	40d3b8 <__fxstatat@plt+0xa288>
  40d394:	ldr	x0, [sp, #72]
  40d398:	bl	402e30 <free@plt>
  40d39c:	bl	403070 <__errno_location@plt>
  40d3a0:	mov	x1, x0
  40d3a4:	mov	w0, #0xc                   	// #12
  40d3a8:	str	w0, [x1]
  40d3ac:	mov	x0, #0x0                   	// #0
  40d3b0:	b	40d494 <__fxstatat@plt+0xa364>
  40d3b4:	nop
  40d3b8:	ldrb	w0, [sp, #31]
  40d3bc:	eor	w0, w0, #0x1
  40d3c0:	and	w0, w0, #0xff
  40d3c4:	cmp	w0, #0x0
  40d3c8:	b.ne	40d470 <__fxstatat@plt+0xa340>  // b.any
  40d3cc:	ldr	w0, [sp, #60]
  40d3d0:	cmp	w0, #0x0
  40d3d4:	b.ge	40d3e4 <__fxstatat@plt+0xa2b4>  // b.tcont
  40d3d8:	mov	w0, #0xffffff9c            	// #-100
  40d3dc:	str	w0, [sp, #60]
  40d3e0:	str	xzr, [sp, #120]
  40d3e4:	ldr	w0, [sp, #40]
  40d3e8:	cmp	w0, #0x1
  40d3ec:	cset	w0, ne  // ne = any
  40d3f0:	and	w0, w0, #0xff
  40d3f4:	str	w0, [sp, #84]
  40d3f8:	ldr	w2, [sp, #60]
  40d3fc:	ldr	x1, [sp, #72]
  40d400:	ldr	x0, [sp, #120]
  40d404:	add	x0, x1, x0
  40d408:	ldr	w4, [sp, #84]
  40d40c:	mov	x3, x0
  40d410:	ldr	x1, [sp, #32]
  40d414:	mov	w0, #0xffffff9c            	// #-100
  40d418:	bl	4125c4 <__fxstatat@plt+0xf494>
  40d41c:	cmp	w0, #0x0
  40d420:	b.eq	40d478 <__fxstatat@plt+0xa348>  // b.none
  40d424:	bl	403070 <__errno_location@plt>
  40d428:	ldr	w0, [x0]
  40d42c:	str	w0, [sp, #80]
  40d430:	ldr	w0, [sp, #80]
  40d434:	cmp	w0, #0x11
  40d438:	b.eq	40d27c <__fxstatat@plt+0xa14c>  // b.none
  40d43c:	ldr	x0, [sp, #64]
  40d440:	cmp	x0, #0x0
  40d444:	b.eq	40d450 <__fxstatat@plt+0xa320>  // b.none
  40d448:	ldr	x0, [sp, #64]
  40d44c:	bl	402cc0 <closedir@plt>
  40d450:	ldr	x0, [sp, #72]
  40d454:	bl	402e30 <free@plt>
  40d458:	bl	403070 <__errno_location@plt>
  40d45c:	mov	x1, x0
  40d460:	ldr	w0, [sp, #80]
  40d464:	str	w0, [x1]
  40d468:	mov	x0, #0x0                   	// #0
  40d46c:	b	40d494 <__fxstatat@plt+0xa364>
  40d470:	nop
  40d474:	b	40d47c <__fxstatat@plt+0xa34c>
  40d478:	nop
  40d47c:	ldr	x0, [sp, #64]
  40d480:	cmp	x0, #0x0
  40d484:	b.eq	40d490 <__fxstatat@plt+0xa360>  // b.none
  40d488:	ldr	x0, [sp, #64]
  40d48c:	bl	402cc0 <closedir@plt>
  40d490:	ldr	x0, [sp, #72]
  40d494:	ldp	x29, x30, [sp], #128
  40d498:	ret
  40d49c:	stp	x29, x30, [sp, #-32]!
  40d4a0:	mov	x29, sp
  40d4a4:	str	w0, [sp, #28]
  40d4a8:	str	x1, [sp, #16]
  40d4ac:	str	w2, [sp, #24]
  40d4b0:	mov	w3, #0x1                   	// #1
  40d4b4:	ldr	w2, [sp, #24]
  40d4b8:	ldr	x1, [sp, #16]
  40d4bc:	ldr	w0, [sp, #28]
  40d4c0:	bl	40d198 <__fxstatat@plt+0xa068>
  40d4c4:	ldp	x29, x30, [sp], #32
  40d4c8:	ret
  40d4cc:	stp	x29, x30, [sp, #-48]!
  40d4d0:	mov	x29, sp
  40d4d4:	str	w0, [sp, #28]
  40d4d8:	str	x1, [sp, #16]
  40d4dc:	str	w2, [sp, #24]
  40d4e0:	mov	w3, #0x0                   	// #0
  40d4e4:	ldr	w2, [sp, #24]
  40d4e8:	ldr	x1, [sp, #16]
  40d4ec:	ldr	w0, [sp, #28]
  40d4f0:	bl	40d198 <__fxstatat@plt+0xa068>
  40d4f4:	str	x0, [sp, #40]
  40d4f8:	ldr	x0, [sp, #40]
  40d4fc:	cmp	x0, #0x0
  40d500:	b.ne	40d508 <__fxstatat@plt+0xa3d8>  // b.any
  40d504:	bl	415c00 <__fxstatat@plt+0x12ad0>
  40d508:	ldr	x0, [sp, #40]
  40d50c:	ldp	x29, x30, [sp], #48
  40d510:	ret
  40d514:	stp	x29, x30, [sp, #-32]!
  40d518:	mov	x29, sp
  40d51c:	str	x0, [sp, #24]
  40d520:	str	x1, [sp, #16]
  40d524:	ldr	x0, [sp, #16]
  40d528:	cmp	x0, #0x0
  40d52c:	b.eq	40d540 <__fxstatat@plt+0xa410>  // b.none
  40d530:	ldr	x0, [sp, #16]
  40d534:	ldrb	w0, [x0]
  40d538:	cmp	w0, #0x0
  40d53c:	b.ne	40d548 <__fxstatat@plt+0xa418>  // b.any
  40d540:	mov	w0, #0x2                   	// #2
  40d544:	b	40d588 <__fxstatat@plt+0xa458>
  40d548:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d54c:	add	x0, x0, #0x4a0
  40d550:	ldr	x0, [x0]
  40d554:	mov	x5, x0
  40d558:	mov	x4, #0x4                   	// #4
  40d55c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d560:	add	x3, x0, #0xbf0
  40d564:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d568:	add	x2, x0, #0xba8
  40d56c:	ldr	x1, [sp, #16]
  40d570:	ldr	x0, [sp, #24]
  40d574:	bl	419d28 <__fxstatat@plt+0x16bf8>
  40d578:	mov	x1, x0
  40d57c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d580:	add	x0, x0, #0xbf0
  40d584:	ldr	w0, [x0, x1, lsl #2]
  40d588:	ldp	x29, x30, [sp], #32
  40d58c:	ret
  40d590:	stp	x29, x30, [sp, #-32]!
  40d594:	mov	x29, sp
  40d598:	str	x0, [sp, #24]
  40d59c:	str	x1, [sp, #16]
  40d5a0:	ldr	x0, [sp, #16]
  40d5a4:	cmp	x0, #0x0
  40d5a8:	b.eq	40d5cc <__fxstatat@plt+0xa49c>  // b.none
  40d5ac:	ldr	x0, [sp, #16]
  40d5b0:	ldrb	w0, [x0]
  40d5b4:	cmp	w0, #0x0
  40d5b8:	b.eq	40d5cc <__fxstatat@plt+0xa49c>  // b.none
  40d5bc:	ldr	x1, [sp, #16]
  40d5c0:	ldr	x0, [sp, #24]
  40d5c4:	bl	40d514 <__fxstatat@plt+0xa3e4>
  40d5c8:	b	40d5e8 <__fxstatat@plt+0xa4b8>
  40d5cc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d5d0:	add	x0, x0, #0xc10
  40d5d4:	bl	403080 <getenv@plt>
  40d5d8:	mov	x1, x0
  40d5dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d5e0:	add	x0, x0, #0xc20
  40d5e4:	bl	40d514 <__fxstatat@plt+0xa3e4>
  40d5e8:	ldp	x29, x30, [sp], #32
  40d5ec:	ret
  40d5f0:	sub	sp, sp, #0x50
  40d5f4:	str	x0, [sp, #24]
  40d5f8:	str	x1, [sp, #16]
  40d5fc:	str	x2, [sp, #8]
  40d600:	ldr	x0, [sp, #24]
  40d604:	cmp	x0, #0x0
  40d608:	b.ne	40d62c <__fxstatat@plt+0xa4fc>  // b.any
  40d60c:	ldr	x0, [sp, #16]
  40d610:	cmp	x0, #0x0
  40d614:	b.eq	40d620 <__fxstatat@plt+0xa4f0>  // b.none
  40d618:	ldr	x0, [sp, #16]
  40d61c:	b	40d624 <__fxstatat@plt+0xa4f4>
  40d620:	mov	x0, #0x2000                	// #8192
  40d624:	str	x0, [sp, #72]
  40d628:	b	40d6dc <__fxstatat@plt+0xa5ac>
  40d62c:	ldr	x0, [sp, #16]
  40d630:	cmp	x0, #0x0
  40d634:	b.eq	40d6d4 <__fxstatat@plt+0xa5a4>  // b.none
  40d638:	ldr	x0, [sp, #24]
  40d63c:	str	x0, [sp, #64]
  40d640:	ldr	x0, [sp, #16]
  40d644:	str	x0, [sp, #56]
  40d648:	b	40d65c <__fxstatat@plt+0xa52c>
  40d64c:	ldr	x0, [sp, #56]
  40d650:	str	x0, [sp, #64]
  40d654:	ldr	x0, [sp, #48]
  40d658:	str	x0, [sp, #56]
  40d65c:	ldr	x0, [sp, #64]
  40d660:	ldr	x1, [sp, #56]
  40d664:	udiv	x2, x0, x1
  40d668:	ldr	x1, [sp, #56]
  40d66c:	mul	x1, x2, x1
  40d670:	sub	x0, x0, x1
  40d674:	str	x0, [sp, #48]
  40d678:	ldr	x0, [sp, #48]
  40d67c:	cmp	x0, #0x0
  40d680:	b.ne	40d64c <__fxstatat@plt+0xa51c>  // b.any
  40d684:	ldr	x1, [sp, #24]
  40d688:	ldr	x0, [sp, #56]
  40d68c:	udiv	x0, x1, x0
  40d690:	str	x0, [sp, #40]
  40d694:	ldr	x1, [sp, #40]
  40d698:	ldr	x0, [sp, #16]
  40d69c:	mul	x0, x1, x0
  40d6a0:	str	x0, [sp, #32]
  40d6a4:	ldr	x1, [sp, #32]
  40d6a8:	ldr	x0, [sp, #8]
  40d6ac:	cmp	x1, x0
  40d6b0:	b.hi	40d6d4 <__fxstatat@plt+0xa5a4>  // b.pmore
  40d6b4:	ldr	x1, [sp, #32]
  40d6b8:	ldr	x0, [sp, #16]
  40d6bc:	udiv	x0, x1, x0
  40d6c0:	ldr	x1, [sp, #40]
  40d6c4:	cmp	x1, x0
  40d6c8:	b.ne	40d6d4 <__fxstatat@plt+0xa5a4>  // b.any
  40d6cc:	ldr	x0, [sp, #32]
  40d6d0:	b	40d6f0 <__fxstatat@plt+0xa5c0>
  40d6d4:	ldr	x0, [sp, #24]
  40d6d8:	str	x0, [sp, #72]
  40d6dc:	ldr	x0, [sp, #8]
  40d6e0:	ldr	x2, [sp, #72]
  40d6e4:	ldr	x1, [sp, #72]
  40d6e8:	cmp	x2, x0
  40d6ec:	csel	x0, x1, x0, ls  // ls = plast
  40d6f0:	add	sp, sp, #0x50
  40d6f4:	ret
  40d6f8:	sub	sp, sp, #0x10
  40d6fc:	str	x0, [sp, #8]
  40d700:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d704:	add	x0, x0, #0x928
  40d708:	ldr	x1, [sp, #8]
  40d70c:	str	x1, [x0]
  40d710:	nop
  40d714:	add	sp, sp, #0x10
  40d718:	ret
  40d71c:	stp	x29, x30, [sp, #-48]!
  40d720:	mov	x29, sp
  40d724:	str	x19, [sp, #16]
  40d728:	strb	wzr, [sp, #47]
  40d72c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d730:	add	x0, x0, #0x4d0
  40d734:	ldr	x0, [x0]
  40d738:	bl	416144 <__fxstatat@plt+0x13014>
  40d73c:	cmp	x0, #0x0
  40d740:	b.eq	40d784 <__fxstatat@plt+0xa654>  // b.none
  40d744:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d748:	add	x0, x0, #0x4d0
  40d74c:	ldr	x0, [x0]
  40d750:	mov	w2, #0x1                   	// #1
  40d754:	mov	x1, #0x0                   	// #0
  40d758:	bl	4161bc <__fxstatat@plt+0x1308c>
  40d75c:	cmp	w0, #0x0
  40d760:	b.ne	40d784 <__fxstatat@plt+0xa654>  // b.any
  40d764:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d768:	add	x0, x0, #0x4d0
  40d76c:	ldr	x0, [x0]
  40d770:	bl	4160f8 <__fxstatat@plt+0x12fc8>
  40d774:	cmp	w0, #0x0
  40d778:	b.eq	40d784 <__fxstatat@plt+0xa654>  // b.none
  40d77c:	mov	w0, #0x1                   	// #1
  40d780:	strb	w0, [sp, #47]
  40d784:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d788:	add	x0, x0, #0x4d0
  40d78c:	ldr	x0, [x0]
  40d790:	bl	41a0e0 <__fxstatat@plt+0x16fb0>
  40d794:	cmp	w0, #0x0
  40d798:	b.eq	40d7a4 <__fxstatat@plt+0xa674>  // b.none
  40d79c:	mov	w0, #0x1                   	// #1
  40d7a0:	strb	w0, [sp, #47]
  40d7a4:	ldrb	w0, [sp, #47]
  40d7a8:	cmp	w0, #0x0
  40d7ac:	b.eq	40d828 <__fxstatat@plt+0xa6f8>  // b.none
  40d7b0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d7b4:	add	x0, x0, #0xc38
  40d7b8:	bl	4030b0 <gettext@plt>
  40d7bc:	str	x0, [sp, #32]
  40d7c0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d7c4:	add	x0, x0, #0x928
  40d7c8:	ldr	x0, [x0]
  40d7cc:	cmp	x0, #0x0
  40d7d0:	b.eq	40d80c <__fxstatat@plt+0xa6dc>  // b.none
  40d7d4:	bl	403070 <__errno_location@plt>
  40d7d8:	ldr	w19, [x0]
  40d7dc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d7e0:	add	x0, x0, #0x928
  40d7e4:	ldr	x0, [x0]
  40d7e8:	bl	41231c <__fxstatat@plt+0xf1ec>
  40d7ec:	ldr	x4, [sp, #32]
  40d7f0:	mov	x3, x0
  40d7f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d7f8:	add	x2, x0, #0xc50
  40d7fc:	mov	w1, w19
  40d800:	mov	w0, #0x0                   	// #0
  40d804:	bl	402980 <error@plt>
  40d808:	b	40d828 <__fxstatat@plt+0xa6f8>
  40d80c:	bl	403070 <__errno_location@plt>
  40d810:	ldr	w1, [x0]
  40d814:	ldr	x3, [sp, #32]
  40d818:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d81c:	add	x2, x0, #0xc58
  40d820:	mov	w0, #0x0                   	// #0
  40d824:	bl	402980 <error@plt>
  40d828:	bl	40d8a0 <__fxstatat@plt+0xa770>
  40d82c:	ldrb	w0, [sp, #47]
  40d830:	cmp	w0, #0x0
  40d834:	b.eq	40d848 <__fxstatat@plt+0xa718>  // b.none
  40d838:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d83c:	add	x0, x0, #0x440
  40d840:	ldr	w0, [x0]
  40d844:	bl	402940 <_exit@plt>
  40d848:	nop
  40d84c:	ldr	x19, [sp, #16]
  40d850:	ldp	x29, x30, [sp], #48
  40d854:	ret
  40d858:	sub	sp, sp, #0x10
  40d85c:	str	x0, [sp, #8]
  40d860:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d864:	add	x0, x0, #0x930
  40d868:	ldr	x1, [sp, #8]
  40d86c:	str	x1, [x0]
  40d870:	nop
  40d874:	add	sp, sp, #0x10
  40d878:	ret
  40d87c:	sub	sp, sp, #0x10
  40d880:	strb	w0, [sp, #15]
  40d884:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d888:	add	x0, x0, #0x938
  40d88c:	ldrb	w1, [sp, #15]
  40d890:	strb	w1, [x0]
  40d894:	nop
  40d898:	add	sp, sp, #0x10
  40d89c:	ret
  40d8a0:	stp	x29, x30, [sp, #-48]!
  40d8a4:	mov	x29, sp
  40d8a8:	str	x19, [sp, #16]
  40d8ac:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d8b0:	add	x0, x0, #0x4c8
  40d8b4:	ldr	x0, [x0]
  40d8b8:	bl	41a0e0 <__fxstatat@plt+0x16fb0>
  40d8bc:	cmp	w0, #0x0
  40d8c0:	b.eq	40d978 <__fxstatat@plt+0xa848>  // b.none
  40d8c4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d8c8:	add	x0, x0, #0x938
  40d8cc:	ldrb	w0, [x0]
  40d8d0:	eor	w0, w0, #0x1
  40d8d4:	and	w0, w0, #0xff
  40d8d8:	cmp	w0, #0x0
  40d8dc:	b.ne	40d8f0 <__fxstatat@plt+0xa7c0>  // b.any
  40d8e0:	bl	403070 <__errno_location@plt>
  40d8e4:	ldr	w0, [x0]
  40d8e8:	cmp	w0, #0x20
  40d8ec:	b.eq	40d978 <__fxstatat@plt+0xa848>  // b.none
  40d8f0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d8f4:	add	x0, x0, #0xc60
  40d8f8:	bl	4030b0 <gettext@plt>
  40d8fc:	str	x0, [sp, #40]
  40d900:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d904:	add	x0, x0, #0x930
  40d908:	ldr	x0, [x0]
  40d90c:	cmp	x0, #0x0
  40d910:	b.eq	40d94c <__fxstatat@plt+0xa81c>  // b.none
  40d914:	bl	403070 <__errno_location@plt>
  40d918:	ldr	w19, [x0]
  40d91c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d920:	add	x0, x0, #0x930
  40d924:	ldr	x0, [x0]
  40d928:	bl	41231c <__fxstatat@plt+0xf1ec>
  40d92c:	ldr	x4, [sp, #40]
  40d930:	mov	x3, x0
  40d934:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d938:	add	x2, x0, #0xc70
  40d93c:	mov	w1, w19
  40d940:	mov	w0, #0x0                   	// #0
  40d944:	bl	402980 <error@plt>
  40d948:	b	40d968 <__fxstatat@plt+0xa838>
  40d94c:	bl	403070 <__errno_location@plt>
  40d950:	ldr	w1, [x0]
  40d954:	ldr	x3, [sp, #40]
  40d958:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40d95c:	add	x2, x0, #0xc78
  40d960:	mov	w0, #0x0                   	// #0
  40d964:	bl	402980 <error@plt>
  40d968:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d96c:	add	x0, x0, #0x440
  40d970:	ldr	w0, [x0]
  40d974:	bl	402940 <_exit@plt>
  40d978:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d97c:	add	x0, x0, #0x4b0
  40d980:	ldr	x0, [x0]
  40d984:	bl	41a0e0 <__fxstatat@plt+0x16fb0>
  40d988:	cmp	w0, #0x0
  40d98c:	b.eq	40d9a0 <__fxstatat@plt+0xa870>  // b.none
  40d990:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  40d994:	add	x0, x0, #0x440
  40d998:	ldr	w0, [x0]
  40d99c:	bl	402940 <_exit@plt>
  40d9a0:	nop
  40d9a4:	ldr	x19, [sp, #16]
  40d9a8:	ldp	x29, x30, [sp], #48
  40d9ac:	ret
  40d9b0:	stp	x29, x30, [sp, #-48]!
  40d9b4:	mov	x29, sp
  40d9b8:	str	x0, [sp, #24]
  40d9bc:	ldr	x0, [sp, #24]
  40d9c0:	bl	40da98 <__fxstatat@plt+0xa968>
  40d9c4:	str	x0, [sp, #40]
  40d9c8:	ldr	x0, [sp, #40]
  40d9cc:	cmp	x0, #0x0
  40d9d0:	b.ne	40d9d8 <__fxstatat@plt+0xa8a8>  // b.any
  40d9d4:	bl	415c00 <__fxstatat@plt+0x12ad0>
  40d9d8:	ldr	x0, [sp, #40]
  40d9dc:	ldp	x29, x30, [sp], #48
  40d9e0:	ret
  40d9e4:	stp	x29, x30, [sp, #-48]!
  40d9e8:	mov	x29, sp
  40d9ec:	str	x0, [sp, #24]
  40d9f0:	str	xzr, [sp, #32]
  40d9f4:	ldr	x0, [sp, #32]
  40d9f8:	cmp	x0, #0x0
  40d9fc:	b.ne	40da20 <__fxstatat@plt+0xa8f0>  // b.any
  40da00:	ldr	x0, [sp, #24]
  40da04:	ldrb	w0, [x0]
  40da08:	cmp	w0, #0x2f
  40da0c:	b.ne	40da18 <__fxstatat@plt+0xa8e8>  // b.any
  40da10:	mov	x0, #0x1                   	// #1
  40da14:	b	40da24 <__fxstatat@plt+0xa8f4>
  40da18:	mov	x0, #0x0                   	// #0
  40da1c:	b	40da24 <__fxstatat@plt+0xa8f4>
  40da20:	mov	x0, #0x0                   	// #0
  40da24:	ldr	x1, [sp, #32]
  40da28:	add	x0, x1, x0
  40da2c:	str	x0, [sp, #32]
  40da30:	ldr	x0, [sp, #24]
  40da34:	bl	40db40 <__fxstatat@plt+0xaa10>
  40da38:	mov	x1, x0
  40da3c:	ldr	x0, [sp, #24]
  40da40:	sub	x0, x1, x0
  40da44:	str	x0, [sp, #40]
  40da48:	b	40da74 <__fxstatat@plt+0xa944>
  40da4c:	ldr	x0, [sp, #40]
  40da50:	sub	x0, x0, #0x1
  40da54:	ldr	x1, [sp, #24]
  40da58:	add	x0, x1, x0
  40da5c:	ldrb	w0, [x0]
  40da60:	cmp	w0, #0x2f
  40da64:	b.ne	40da88 <__fxstatat@plt+0xa958>  // b.any
  40da68:	ldr	x0, [sp, #40]
  40da6c:	sub	x0, x0, #0x1
  40da70:	str	x0, [sp, #40]
  40da74:	ldr	x1, [sp, #32]
  40da78:	ldr	x0, [sp, #40]
  40da7c:	cmp	x1, x0
  40da80:	b.cc	40da4c <__fxstatat@plt+0xa91c>  // b.lo, b.ul, b.last
  40da84:	b	40da8c <__fxstatat@plt+0xa95c>
  40da88:	nop
  40da8c:	ldr	x0, [sp, #40]
  40da90:	ldp	x29, x30, [sp], #48
  40da94:	ret
  40da98:	stp	x29, x30, [sp, #-64]!
  40da9c:	mov	x29, sp
  40daa0:	str	x0, [sp, #24]
  40daa4:	ldr	x0, [sp, #24]
  40daa8:	bl	40d9e4 <__fxstatat@plt+0xa8b4>
  40daac:	str	x0, [sp, #56]
  40dab0:	ldr	x0, [sp, #56]
  40dab4:	cmp	x0, #0x0
  40dab8:	cset	w0, eq  // eq = none
  40dabc:	strb	w0, [sp, #55]
  40dac0:	ldrb	w1, [sp, #55]
  40dac4:	ldr	x0, [sp, #56]
  40dac8:	add	x0, x1, x0
  40dacc:	add	x0, x0, #0x1
  40dad0:	bl	402b50 <malloc@plt>
  40dad4:	str	x0, [sp, #40]
  40dad8:	ldr	x0, [sp, #40]
  40dadc:	cmp	x0, #0x0
  40dae0:	b.ne	40daec <__fxstatat@plt+0xa9bc>  // b.any
  40dae4:	mov	x0, #0x0                   	// #0
  40dae8:	b	40db38 <__fxstatat@plt+0xaa08>
  40daec:	ldr	x2, [sp, #56]
  40daf0:	ldr	x1, [sp, #24]
  40daf4:	ldr	x0, [sp, #40]
  40daf8:	bl	402920 <memcpy@plt>
  40dafc:	ldrb	w0, [sp, #55]
  40db00:	cmp	w0, #0x0
  40db04:	b.eq	40db24 <__fxstatat@plt+0xa9f4>  // b.none
  40db08:	ldr	x0, [sp, #56]
  40db0c:	add	x1, x0, #0x1
  40db10:	str	x1, [sp, #56]
  40db14:	ldr	x1, [sp, #40]
  40db18:	add	x0, x1, x0
  40db1c:	mov	w1, #0x2e                  	// #46
  40db20:	strb	w1, [x0]
  40db24:	ldr	x1, [sp, #40]
  40db28:	ldr	x0, [sp, #56]
  40db2c:	add	x0, x1, x0
  40db30:	strb	wzr, [x0]
  40db34:	ldr	x0, [sp, #40]
  40db38:	ldp	x29, x30, [sp], #64
  40db3c:	ret
  40db40:	sub	sp, sp, #0x30
  40db44:	str	x0, [sp, #8]
  40db48:	ldr	x0, [sp, #8]
  40db4c:	str	x0, [sp, #40]
  40db50:	strb	wzr, [sp, #31]
  40db54:	b	40db64 <__fxstatat@plt+0xaa34>
  40db58:	ldr	x0, [sp, #40]
  40db5c:	add	x0, x0, #0x1
  40db60:	str	x0, [sp, #40]
  40db64:	ldr	x0, [sp, #40]
  40db68:	ldrb	w0, [x0]
  40db6c:	cmp	w0, #0x2f
  40db70:	b.eq	40db58 <__fxstatat@plt+0xaa28>  // b.none
  40db74:	ldr	x0, [sp, #40]
  40db78:	str	x0, [sp, #32]
  40db7c:	b	40dbc0 <__fxstatat@plt+0xaa90>
  40db80:	ldr	x0, [sp, #32]
  40db84:	ldrb	w0, [x0]
  40db88:	cmp	w0, #0x2f
  40db8c:	b.ne	40db9c <__fxstatat@plt+0xaa6c>  // b.any
  40db90:	mov	w0, #0x1                   	// #1
  40db94:	strb	w0, [sp, #31]
  40db98:	b	40dbb4 <__fxstatat@plt+0xaa84>
  40db9c:	ldrb	w0, [sp, #31]
  40dba0:	cmp	w0, #0x0
  40dba4:	b.eq	40dbb4 <__fxstatat@plt+0xaa84>  // b.none
  40dba8:	ldr	x0, [sp, #32]
  40dbac:	str	x0, [sp, #40]
  40dbb0:	strb	wzr, [sp, #31]
  40dbb4:	ldr	x0, [sp, #32]
  40dbb8:	add	x0, x0, #0x1
  40dbbc:	str	x0, [sp, #32]
  40dbc0:	ldr	x0, [sp, #32]
  40dbc4:	ldrb	w0, [x0]
  40dbc8:	cmp	w0, #0x0
  40dbcc:	b.ne	40db80 <__fxstatat@plt+0xaa50>  // b.any
  40dbd0:	ldr	x0, [sp, #40]
  40dbd4:	add	sp, sp, #0x30
  40dbd8:	ret
  40dbdc:	stp	x29, x30, [sp, #-48]!
  40dbe0:	mov	x29, sp
  40dbe4:	str	x0, [sp, #24]
  40dbe8:	str	xzr, [sp, #32]
  40dbec:	ldr	x0, [sp, #24]
  40dbf0:	bl	402950 <strlen@plt>
  40dbf4:	str	x0, [sp, #40]
  40dbf8:	b	40dc08 <__fxstatat@plt+0xaad8>
  40dbfc:	ldr	x0, [sp, #40]
  40dc00:	sub	x0, x0, #0x1
  40dc04:	str	x0, [sp, #40]
  40dc08:	ldr	x0, [sp, #40]
  40dc0c:	cmp	x0, #0x1
  40dc10:	b.ls	40dc30 <__fxstatat@plt+0xab00>  // b.plast
  40dc14:	ldr	x0, [sp, #40]
  40dc18:	sub	x0, x0, #0x1
  40dc1c:	ldr	x1, [sp, #24]
  40dc20:	add	x0, x1, x0
  40dc24:	ldrb	w0, [x0]
  40dc28:	cmp	w0, #0x2f
  40dc2c:	b.eq	40dbfc <__fxstatat@plt+0xaacc>  // b.none
  40dc30:	ldr	x0, [sp, #40]
  40dc34:	ldp	x29, x30, [sp], #48
  40dc38:	ret
  40dc3c:	stp	x29, x30, [sp, #-64]!
  40dc40:	mov	x29, sp
  40dc44:	str	x0, [sp, #24]
  40dc48:	ldr	x0, [sp, #24]
  40dc4c:	bl	40db40 <__fxstatat@plt+0xaa10>
  40dc50:	str	x0, [sp, #56]
  40dc54:	ldr	x0, [sp, #56]
  40dc58:	ldrb	w0, [x0]
  40dc5c:	cmp	w0, #0x0
  40dc60:	b.ne	40dc6c <__fxstatat@plt+0xab3c>  // b.any
  40dc64:	ldr	x0, [sp, #24]
  40dc68:	str	x0, [sp, #56]
  40dc6c:	ldr	x0, [sp, #56]
  40dc70:	bl	40dbdc <__fxstatat@plt+0xaaac>
  40dc74:	mov	x1, x0
  40dc78:	ldr	x0, [sp, #56]
  40dc7c:	add	x0, x0, x1
  40dc80:	str	x0, [sp, #48]
  40dc84:	ldr	x0, [sp, #48]
  40dc88:	ldrb	w0, [x0]
  40dc8c:	cmp	w0, #0x0
  40dc90:	cset	w0, ne  // ne = any
  40dc94:	strb	w0, [sp, #47]
  40dc98:	ldr	x0, [sp, #48]
  40dc9c:	strb	wzr, [x0]
  40dca0:	ldrb	w0, [sp, #47]
  40dca4:	ldp	x29, x30, [sp], #64
  40dca8:	ret
  40dcac:	stp	x29, x30, [sp, #-64]!
  40dcb0:	mov	x29, sp
  40dcb4:	str	w0, [sp, #44]
  40dcb8:	str	x1, [sp, #32]
  40dcbc:	str	x2, [sp, #24]
  40dcc0:	str	w3, [sp, #40]
  40dcc4:	ldr	w0, [sp, #40]
  40dcc8:	mov	w3, w0
  40dccc:	ldr	x2, [sp, #24]
  40dcd0:	ldr	x1, [sp, #32]
  40dcd4:	ldr	w0, [sp, #44]
  40dcd8:	bl	402d30 <posix_fadvise@plt>
  40dcdc:	str	w0, [sp, #60]
  40dce0:	nop
  40dce4:	ldp	x29, x30, [sp], #64
  40dce8:	ret
  40dcec:	stp	x29, x30, [sp, #-32]!
  40dcf0:	mov	x29, sp
  40dcf4:	str	x0, [sp, #24]
  40dcf8:	str	w1, [sp, #20]
  40dcfc:	ldr	x0, [sp, #24]
  40dd00:	cmp	x0, #0x0
  40dd04:	b.eq	40dd20 <__fxstatat@plt+0xabf0>  // b.none
  40dd08:	ldr	x0, [sp, #24]
  40dd0c:	bl	402ae0 <fileno@plt>
  40dd10:	ldr	w3, [sp, #20]
  40dd14:	mov	x2, #0x0                   	// #0
  40dd18:	mov	x1, #0x0                   	// #0
  40dd1c:	bl	40dcac <__fxstatat@plt+0xab7c>
  40dd20:	nop
  40dd24:	ldp	x29, x30, [sp], #32
  40dd28:	ret
  40dd2c:	stp	x29, x30, [sp, #-256]!
  40dd30:	mov	x29, sp
  40dd34:	str	x0, [sp, #24]
  40dd38:	str	w1, [sp, #20]
  40dd3c:	str	x2, [sp, #208]
  40dd40:	str	x3, [sp, #216]
  40dd44:	str	x4, [sp, #224]
  40dd48:	str	x5, [sp, #232]
  40dd4c:	str	x6, [sp, #240]
  40dd50:	str	x7, [sp, #248]
  40dd54:	str	q0, [sp, #80]
  40dd58:	str	q1, [sp, #96]
  40dd5c:	str	q2, [sp, #112]
  40dd60:	str	q3, [sp, #128]
  40dd64:	str	q4, [sp, #144]
  40dd68:	str	q5, [sp, #160]
  40dd6c:	str	q6, [sp, #176]
  40dd70:	str	q7, [sp, #192]
  40dd74:	str	wzr, [sp, #76]
  40dd78:	ldr	w0, [sp, #20]
  40dd7c:	and	w0, w0, #0x40
  40dd80:	cmp	w0, #0x0
  40dd84:	b.eq	40de08 <__fxstatat@plt+0xacd8>  // b.none
  40dd88:	add	x0, sp, #0x100
  40dd8c:	str	x0, [sp, #40]
  40dd90:	add	x0, sp, #0x100
  40dd94:	str	x0, [sp, #48]
  40dd98:	add	x0, sp, #0xd0
  40dd9c:	str	x0, [sp, #56]
  40dda0:	mov	w0, #0xffffffd0            	// #-48
  40dda4:	str	w0, [sp, #64]
  40dda8:	mov	w0, #0xffffff80            	// #-128
  40ddac:	str	w0, [sp, #68]
  40ddb0:	ldr	w1, [sp, #64]
  40ddb4:	ldr	x0, [sp, #40]
  40ddb8:	cmp	w1, #0x0
  40ddbc:	b.lt	40ddd0 <__fxstatat@plt+0xaca0>  // b.tstop
  40ddc0:	add	x1, x0, #0xb
  40ddc4:	and	x1, x1, #0xfffffffffffffff8
  40ddc8:	str	x1, [sp, #40]
  40ddcc:	b	40de00 <__fxstatat@plt+0xacd0>
  40ddd0:	add	w2, w1, #0x8
  40ddd4:	str	w2, [sp, #64]
  40ddd8:	ldr	w2, [sp, #64]
  40dddc:	cmp	w2, #0x0
  40dde0:	b.le	40ddf4 <__fxstatat@plt+0xacc4>
  40dde4:	add	x1, x0, #0xb
  40dde8:	and	x1, x1, #0xfffffffffffffff8
  40ddec:	str	x1, [sp, #40]
  40ddf0:	b	40de00 <__fxstatat@plt+0xacd0>
  40ddf4:	ldr	x2, [sp, #48]
  40ddf8:	sxtw	x0, w1
  40ddfc:	add	x0, x2, x0
  40de00:	ldr	w0, [x0]
  40de04:	str	w0, [sp, #76]
  40de08:	ldr	w2, [sp, #76]
  40de0c:	ldr	w1, [sp, #20]
  40de10:	ldr	x0, [sp, #24]
  40de14:	bl	402b80 <open@plt>
  40de18:	bl	413870 <__fxstatat@plt+0x10740>
  40de1c:	ldp	x29, x30, [sp], #256
  40de20:	ret
  40de24:	stp	x29, x30, [sp, #-64]!
  40de28:	mov	x29, sp
  40de2c:	str	x0, [sp, #40]
  40de30:	str	x1, [sp, #32]
  40de34:	str	x2, [sp, #24]
  40de38:	ldr	x0, [sp, #40]
  40de3c:	cmp	x0, #0x0
  40de40:	b.eq	40dec0 <__fxstatat@plt+0xad90>  // b.none
  40de44:	mov	x0, #0x18                  	// #24
  40de48:	bl	415a20 <__fxstatat@plt+0x128f0>
  40de4c:	str	x0, [sp, #56]
  40de50:	ldr	x0, [sp, #32]
  40de54:	bl	415bd4 <__fxstatat@plt+0x12aa4>
  40de58:	mov	x1, x0
  40de5c:	ldr	x0, [sp, #56]
  40de60:	str	x1, [x0]
  40de64:	ldr	x0, [sp, #24]
  40de68:	ldr	x1, [x0, #8]
  40de6c:	ldr	x0, [sp, #56]
  40de70:	str	x1, [x0, #8]
  40de74:	ldr	x0, [sp, #24]
  40de78:	ldr	x1, [x0]
  40de7c:	ldr	x0, [sp, #56]
  40de80:	str	x1, [x0, #16]
  40de84:	ldr	x1, [sp, #56]
  40de88:	ldr	x0, [sp, #40]
  40de8c:	bl	40fce8 <__fxstatat@plt+0xcbb8>
  40de90:	str	x0, [sp, #48]
  40de94:	ldr	x0, [sp, #48]
  40de98:	cmp	x0, #0x0
  40de9c:	b.ne	40dea4 <__fxstatat@plt+0xad74>  // b.any
  40dea0:	bl	415c00 <__fxstatat@plt+0x12ad0>
  40dea4:	ldr	x1, [sp, #48]
  40dea8:	ldr	x0, [sp, #56]
  40deac:	cmp	x1, x0
  40deb0:	b.eq	40dec4 <__fxstatat@plt+0xad94>  // b.none
  40deb4:	ldr	x0, [sp, #56]
  40deb8:	bl	4100ac <__fxstatat@plt+0xcf7c>
  40debc:	b	40dec4 <__fxstatat@plt+0xad94>
  40dec0:	nop
  40dec4:	ldp	x29, x30, [sp], #64
  40dec8:	ret
  40decc:	stp	x29, x30, [sp, #-80]!
  40ded0:	mov	x29, sp
  40ded4:	str	x0, [sp, #40]
  40ded8:	str	x1, [sp, #32]
  40dedc:	str	x2, [sp, #24]
  40dee0:	ldr	x0, [sp, #40]
  40dee4:	cmp	x0, #0x0
  40dee8:	b.ne	40def4 <__fxstatat@plt+0xadc4>  // b.any
  40deec:	mov	w0, #0x0                   	// #0
  40def0:	b	40df30 <__fxstatat@plt+0xae00>
  40def4:	ldr	x0, [sp, #32]
  40def8:	str	x0, [sp, #56]
  40defc:	ldr	x0, [sp, #24]
  40df00:	ldr	x0, [x0, #8]
  40df04:	str	x0, [sp, #64]
  40df08:	ldr	x0, [sp, #24]
  40df0c:	ldr	x0, [x0]
  40df10:	str	x0, [sp, #72]
  40df14:	add	x0, sp, #0x38
  40df18:	mov	x1, x0
  40df1c:	ldr	x0, [sp, #40]
  40df20:	bl	40e8f4 <__fxstatat@plt+0xb7c4>
  40df24:	cmp	x0, #0x0
  40df28:	cset	w0, ne  // ne = any
  40df2c:	and	w0, w0, #0xff
  40df30:	ldp	x29, x30, [sp], #80
  40df34:	ret
  40df38:	stp	x29, x30, [sp, #-32]!
  40df3c:	mov	x29, sp
  40df40:	str	x0, [sp, #24]
  40df44:	ldr	x0, [sp, #24]
  40df48:	ldr	w0, [x0, #16]
  40df4c:	and	w0, w0, #0xf000
  40df50:	cmp	w0, #0x8, lsl #12
  40df54:	b.ne	40df88 <__fxstatat@plt+0xae58>  // b.any
  40df58:	ldr	x0, [sp, #24]
  40df5c:	ldr	x0, [x0, #48]
  40df60:	cmp	x0, #0x0
  40df64:	b.ne	40df78 <__fxstatat@plt+0xae48>  // b.any
  40df68:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40df6c:	add	x0, x0, #0xc80
  40df70:	bl	4030b0 <gettext@plt>
  40df74:	b	40e06c <__fxstatat@plt+0xaf3c>
  40df78:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40df7c:	add	x0, x0, #0xc98
  40df80:	bl	4030b0 <gettext@plt>
  40df84:	b	40e06c <__fxstatat@plt+0xaf3c>
  40df88:	ldr	x0, [sp, #24]
  40df8c:	ldr	w0, [x0, #16]
  40df90:	and	w0, w0, #0xf000
  40df94:	cmp	w0, #0x4, lsl #12
  40df98:	b.ne	40dfac <__fxstatat@plt+0xae7c>  // b.any
  40df9c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40dfa0:	add	x0, x0, #0xca8
  40dfa4:	bl	4030b0 <gettext@plt>
  40dfa8:	b	40e06c <__fxstatat@plt+0xaf3c>
  40dfac:	ldr	x0, [sp, #24]
  40dfb0:	ldr	w0, [x0, #16]
  40dfb4:	and	w0, w0, #0xf000
  40dfb8:	cmp	w0, #0xa, lsl #12
  40dfbc:	b.ne	40dfd0 <__fxstatat@plt+0xaea0>  // b.any
  40dfc0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40dfc4:	add	x0, x0, #0xcb8
  40dfc8:	bl	4030b0 <gettext@plt>
  40dfcc:	b	40e06c <__fxstatat@plt+0xaf3c>
  40dfd0:	ldr	x0, [sp, #24]
  40dfd4:	ldr	w0, [x0, #16]
  40dfd8:	and	w0, w0, #0xf000
  40dfdc:	cmp	w0, #0x6, lsl #12
  40dfe0:	b.ne	40dff4 <__fxstatat@plt+0xaec4>  // b.any
  40dfe4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40dfe8:	add	x0, x0, #0xcc8
  40dfec:	bl	4030b0 <gettext@plt>
  40dff0:	b	40e06c <__fxstatat@plt+0xaf3c>
  40dff4:	ldr	x0, [sp, #24]
  40dff8:	ldr	w0, [x0, #16]
  40dffc:	and	w0, w0, #0xf000
  40e000:	cmp	w0, #0x2, lsl #12
  40e004:	b.ne	40e018 <__fxstatat@plt+0xaee8>  // b.any
  40e008:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40e00c:	add	x0, x0, #0xce0
  40e010:	bl	4030b0 <gettext@plt>
  40e014:	b	40e06c <__fxstatat@plt+0xaf3c>
  40e018:	ldr	x0, [sp, #24]
  40e01c:	ldr	w0, [x0, #16]
  40e020:	and	w0, w0, #0xf000
  40e024:	cmp	w0, #0x1, lsl #12
  40e028:	b.ne	40e03c <__fxstatat@plt+0xaf0c>  // b.any
  40e02c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40e030:	add	x0, x0, #0xcf8
  40e034:	bl	4030b0 <gettext@plt>
  40e038:	b	40e06c <__fxstatat@plt+0xaf3c>
  40e03c:	ldr	x0, [sp, #24]
  40e040:	ldr	w0, [x0, #16]
  40e044:	and	w0, w0, #0xf000
  40e048:	cmp	w0, #0xc, lsl #12
  40e04c:	b.ne	40e060 <__fxstatat@plt+0xaf30>  // b.any
  40e050:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40e054:	add	x0, x0, #0xd00
  40e058:	bl	4030b0 <gettext@plt>
  40e05c:	b	40e06c <__fxstatat@plt+0xaf3c>
  40e060:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40e064:	add	x0, x0, #0xd08
  40e068:	bl	4030b0 <gettext@plt>
  40e06c:	ldp	x29, x30, [sp], #32
  40e070:	ret
  40e074:	sub	sp, sp, #0x10
  40e078:	str	w0, [sp, #12]
  40e07c:	ldr	w0, [sp, #12]
  40e080:	and	w0, w0, #0xf000
  40e084:	cmp	w0, #0x8, lsl #12
  40e088:	b.ne	40e094 <__fxstatat@plt+0xaf64>  // b.any
  40e08c:	mov	w0, #0x2d                  	// #45
  40e090:	b	40e128 <__fxstatat@plt+0xaff8>
  40e094:	ldr	w0, [sp, #12]
  40e098:	and	w0, w0, #0xf000
  40e09c:	cmp	w0, #0x4, lsl #12
  40e0a0:	b.ne	40e0ac <__fxstatat@plt+0xaf7c>  // b.any
  40e0a4:	mov	w0, #0x64                  	// #100
  40e0a8:	b	40e128 <__fxstatat@plt+0xaff8>
  40e0ac:	ldr	w0, [sp, #12]
  40e0b0:	and	w0, w0, #0xf000
  40e0b4:	cmp	w0, #0x6, lsl #12
  40e0b8:	b.ne	40e0c4 <__fxstatat@plt+0xaf94>  // b.any
  40e0bc:	mov	w0, #0x62                  	// #98
  40e0c0:	b	40e128 <__fxstatat@plt+0xaff8>
  40e0c4:	ldr	w0, [sp, #12]
  40e0c8:	and	w0, w0, #0xf000
  40e0cc:	cmp	w0, #0x2, lsl #12
  40e0d0:	b.ne	40e0dc <__fxstatat@plt+0xafac>  // b.any
  40e0d4:	mov	w0, #0x63                  	// #99
  40e0d8:	b	40e128 <__fxstatat@plt+0xaff8>
  40e0dc:	ldr	w0, [sp, #12]
  40e0e0:	and	w0, w0, #0xf000
  40e0e4:	cmp	w0, #0xa, lsl #12
  40e0e8:	b.ne	40e0f4 <__fxstatat@plt+0xafc4>  // b.any
  40e0ec:	mov	w0, #0x6c                  	// #108
  40e0f0:	b	40e128 <__fxstatat@plt+0xaff8>
  40e0f4:	ldr	w0, [sp, #12]
  40e0f8:	and	w0, w0, #0xf000
  40e0fc:	cmp	w0, #0x1, lsl #12
  40e100:	b.ne	40e10c <__fxstatat@plt+0xafdc>  // b.any
  40e104:	mov	w0, #0x70                  	// #112
  40e108:	b	40e128 <__fxstatat@plt+0xaff8>
  40e10c:	ldr	w0, [sp, #12]
  40e110:	and	w0, w0, #0xf000
  40e114:	cmp	w0, #0xc, lsl #12
  40e118:	b.ne	40e124 <__fxstatat@plt+0xaff4>  // b.any
  40e11c:	mov	w0, #0x73                  	// #115
  40e120:	b	40e128 <__fxstatat@plt+0xaff8>
  40e124:	mov	w0, #0x3f                  	// #63
  40e128:	add	sp, sp, #0x10
  40e12c:	ret
  40e130:	stp	x29, x30, [sp, #-32]!
  40e134:	mov	x29, sp
  40e138:	str	w0, [sp, #28]
  40e13c:	str	x1, [sp, #16]
  40e140:	ldr	w0, [sp, #28]
  40e144:	bl	40e074 <__fxstatat@plt+0xaf44>
  40e148:	and	w1, w0, #0xff
  40e14c:	ldr	x0, [sp, #16]
  40e150:	strb	w1, [x0]
  40e154:	ldr	w0, [sp, #28]
  40e158:	and	w0, w0, #0x100
  40e15c:	cmp	w0, #0x0
  40e160:	b.eq	40e16c <__fxstatat@plt+0xb03c>  // b.none
  40e164:	mov	w0, #0x72                  	// #114
  40e168:	b	40e170 <__fxstatat@plt+0xb040>
  40e16c:	mov	w0, #0x2d                  	// #45
  40e170:	ldr	x1, [sp, #16]
  40e174:	add	x1, x1, #0x1
  40e178:	strb	w0, [x1]
  40e17c:	ldr	w0, [sp, #28]
  40e180:	and	w0, w0, #0x80
  40e184:	cmp	w0, #0x0
  40e188:	b.eq	40e194 <__fxstatat@plt+0xb064>  // b.none
  40e18c:	mov	w0, #0x77                  	// #119
  40e190:	b	40e198 <__fxstatat@plt+0xb068>
  40e194:	mov	w0, #0x2d                  	// #45
  40e198:	ldr	x1, [sp, #16]
  40e19c:	add	x1, x1, #0x2
  40e1a0:	strb	w0, [x1]
  40e1a4:	ldr	w0, [sp, #28]
  40e1a8:	and	w0, w0, #0x800
  40e1ac:	cmp	w0, #0x0
  40e1b0:	b.eq	40e1d4 <__fxstatat@plt+0xb0a4>  // b.none
  40e1b4:	ldr	w0, [sp, #28]
  40e1b8:	and	w0, w0, #0x40
  40e1bc:	cmp	w0, #0x0
  40e1c0:	b.eq	40e1cc <__fxstatat@plt+0xb09c>  // b.none
  40e1c4:	mov	w0, #0x73                  	// #115
  40e1c8:	b	40e1f0 <__fxstatat@plt+0xb0c0>
  40e1cc:	mov	w0, #0x53                  	// #83
  40e1d0:	b	40e1f0 <__fxstatat@plt+0xb0c0>
  40e1d4:	ldr	w0, [sp, #28]
  40e1d8:	and	w0, w0, #0x40
  40e1dc:	cmp	w0, #0x0
  40e1e0:	b.eq	40e1ec <__fxstatat@plt+0xb0bc>  // b.none
  40e1e4:	mov	w0, #0x78                  	// #120
  40e1e8:	b	40e1f0 <__fxstatat@plt+0xb0c0>
  40e1ec:	mov	w0, #0x2d                  	// #45
  40e1f0:	ldr	x1, [sp, #16]
  40e1f4:	add	x1, x1, #0x3
  40e1f8:	strb	w0, [x1]
  40e1fc:	ldr	w0, [sp, #28]
  40e200:	and	w0, w0, #0x20
  40e204:	cmp	w0, #0x0
  40e208:	b.eq	40e214 <__fxstatat@plt+0xb0e4>  // b.none
  40e20c:	mov	w0, #0x72                  	// #114
  40e210:	b	40e218 <__fxstatat@plt+0xb0e8>
  40e214:	mov	w0, #0x2d                  	// #45
  40e218:	ldr	x1, [sp, #16]
  40e21c:	add	x1, x1, #0x4
  40e220:	strb	w0, [x1]
  40e224:	ldr	w0, [sp, #28]
  40e228:	and	w0, w0, #0x10
  40e22c:	cmp	w0, #0x0
  40e230:	b.eq	40e23c <__fxstatat@plt+0xb10c>  // b.none
  40e234:	mov	w0, #0x77                  	// #119
  40e238:	b	40e240 <__fxstatat@plt+0xb110>
  40e23c:	mov	w0, #0x2d                  	// #45
  40e240:	ldr	x1, [sp, #16]
  40e244:	add	x1, x1, #0x5
  40e248:	strb	w0, [x1]
  40e24c:	ldr	w0, [sp, #28]
  40e250:	and	w0, w0, #0x400
  40e254:	cmp	w0, #0x0
  40e258:	b.eq	40e27c <__fxstatat@plt+0xb14c>  // b.none
  40e25c:	ldr	w0, [sp, #28]
  40e260:	and	w0, w0, #0x8
  40e264:	cmp	w0, #0x0
  40e268:	b.eq	40e274 <__fxstatat@plt+0xb144>  // b.none
  40e26c:	mov	w0, #0x73                  	// #115
  40e270:	b	40e298 <__fxstatat@plt+0xb168>
  40e274:	mov	w0, #0x53                  	// #83
  40e278:	b	40e298 <__fxstatat@plt+0xb168>
  40e27c:	ldr	w0, [sp, #28]
  40e280:	and	w0, w0, #0x8
  40e284:	cmp	w0, #0x0
  40e288:	b.eq	40e294 <__fxstatat@plt+0xb164>  // b.none
  40e28c:	mov	w0, #0x78                  	// #120
  40e290:	b	40e298 <__fxstatat@plt+0xb168>
  40e294:	mov	w0, #0x2d                  	// #45
  40e298:	ldr	x1, [sp, #16]
  40e29c:	add	x1, x1, #0x6
  40e2a0:	strb	w0, [x1]
  40e2a4:	ldr	w0, [sp, #28]
  40e2a8:	and	w0, w0, #0x4
  40e2ac:	cmp	w0, #0x0
  40e2b0:	b.eq	40e2bc <__fxstatat@plt+0xb18c>  // b.none
  40e2b4:	mov	w0, #0x72                  	// #114
  40e2b8:	b	40e2c0 <__fxstatat@plt+0xb190>
  40e2bc:	mov	w0, #0x2d                  	// #45
  40e2c0:	ldr	x1, [sp, #16]
  40e2c4:	add	x1, x1, #0x7
  40e2c8:	strb	w0, [x1]
  40e2cc:	ldr	w0, [sp, #28]
  40e2d0:	and	w0, w0, #0x2
  40e2d4:	cmp	w0, #0x0
  40e2d8:	b.eq	40e2e4 <__fxstatat@plt+0xb1b4>  // b.none
  40e2dc:	mov	w0, #0x77                  	// #119
  40e2e0:	b	40e2e8 <__fxstatat@plt+0xb1b8>
  40e2e4:	mov	w0, #0x2d                  	// #45
  40e2e8:	ldr	x1, [sp, #16]
  40e2ec:	add	x1, x1, #0x8
  40e2f0:	strb	w0, [x1]
  40e2f4:	ldr	w0, [sp, #28]
  40e2f8:	and	w0, w0, #0x200
  40e2fc:	cmp	w0, #0x0
  40e300:	b.eq	40e324 <__fxstatat@plt+0xb1f4>  // b.none
  40e304:	ldr	w0, [sp, #28]
  40e308:	and	w0, w0, #0x1
  40e30c:	cmp	w0, #0x0
  40e310:	b.eq	40e31c <__fxstatat@plt+0xb1ec>  // b.none
  40e314:	mov	w0, #0x74                  	// #116
  40e318:	b	40e340 <__fxstatat@plt+0xb210>
  40e31c:	mov	w0, #0x54                  	// #84
  40e320:	b	40e340 <__fxstatat@plt+0xb210>
  40e324:	ldr	w0, [sp, #28]
  40e328:	and	w0, w0, #0x1
  40e32c:	cmp	w0, #0x0
  40e330:	b.eq	40e33c <__fxstatat@plt+0xb20c>  // b.none
  40e334:	mov	w0, #0x78                  	// #120
  40e338:	b	40e340 <__fxstatat@plt+0xb210>
  40e33c:	mov	w0, #0x2d                  	// #45
  40e340:	ldr	x1, [sp, #16]
  40e344:	add	x1, x1, #0x9
  40e348:	strb	w0, [x1]
  40e34c:	ldr	x0, [sp, #16]
  40e350:	add	x0, x0, #0xa
  40e354:	mov	w1, #0x20                  	// #32
  40e358:	strb	w1, [x0]
  40e35c:	ldr	x0, [sp, #16]
  40e360:	add	x0, x0, #0xb
  40e364:	strb	wzr, [x0]
  40e368:	nop
  40e36c:	ldp	x29, x30, [sp], #32
  40e370:	ret
  40e374:	stp	x29, x30, [sp, #-32]!
  40e378:	mov	x29, sp
  40e37c:	str	x0, [sp, #24]
  40e380:	str	x1, [sp, #16]
  40e384:	ldr	x0, [sp, #24]
  40e388:	ldr	w0, [x0, #16]
  40e38c:	ldr	x1, [sp, #16]
  40e390:	bl	40e130 <__fxstatat@plt+0xb000>
  40e394:	nop
  40e398:	ldp	x29, x30, [sp], #32
  40e39c:	ret
  40e3a0:	stp	x29, x30, [sp, #-64]!
  40e3a4:	mov	x29, sp
  40e3a8:	str	x0, [sp, #40]
  40e3ac:	str	x1, [sp, #32]
  40e3b0:	str	x2, [sp, #24]
  40e3b4:	ldr	x2, [sp, #24]
  40e3b8:	ldr	x1, [sp, #32]
  40e3bc:	ldr	x0, [sp, #40]
  40e3c0:	bl	40e3e4 <__fxstatat@plt+0xb2b4>
  40e3c4:	str	x0, [sp, #56]
  40e3c8:	ldr	x0, [sp, #56]
  40e3cc:	cmp	x0, #0x0
  40e3d0:	b.ne	40e3d8 <__fxstatat@plt+0xb2a8>  // b.any
  40e3d4:	bl	415c00 <__fxstatat@plt+0x12ad0>
  40e3d8:	ldr	x0, [sp, #56]
  40e3dc:	ldp	x29, x30, [sp], #64
  40e3e0:	ret
  40e3e4:	stp	x29, x30, [sp, #-112]!
  40e3e8:	mov	x29, sp
  40e3ec:	str	x0, [sp, #40]
  40e3f0:	str	x1, [sp, #32]
  40e3f4:	str	x2, [sp, #24]
  40e3f8:	ldr	x0, [sp, #40]
  40e3fc:	bl	40db40 <__fxstatat@plt+0xaa10>
  40e400:	str	x0, [sp, #96]
  40e404:	ldr	x0, [sp, #96]
  40e408:	bl	40dbdc <__fxstatat@plt+0xaaac>
  40e40c:	str	x0, [sp, #88]
  40e410:	ldr	x1, [sp, #96]
  40e414:	ldr	x0, [sp, #40]
  40e418:	sub	x0, x1, x0
  40e41c:	mov	x1, x0
  40e420:	ldr	x0, [sp, #88]
  40e424:	add	x0, x0, x1
  40e428:	str	x0, [sp, #80]
  40e42c:	ldr	x0, [sp, #32]
  40e430:	bl	402950 <strlen@plt>
  40e434:	str	x0, [sp, #72]
  40e438:	strb	wzr, [sp, #111]
  40e43c:	ldr	x0, [sp, #88]
  40e440:	cmp	x0, #0x0
  40e444:	b.eq	40e480 <__fxstatat@plt+0xb350>  // b.none
  40e448:	ldr	x0, [sp, #80]
  40e44c:	sub	x0, x0, #0x1
  40e450:	ldr	x1, [sp, #40]
  40e454:	add	x0, x1, x0
  40e458:	ldrb	w0, [x0]
  40e45c:	cmp	w0, #0x2f
  40e460:	b.eq	40e498 <__fxstatat@plt+0xb368>  // b.none
  40e464:	ldr	x0, [sp, #32]
  40e468:	ldrb	w0, [x0]
  40e46c:	cmp	w0, #0x2f
  40e470:	b.eq	40e498 <__fxstatat@plt+0xb368>  // b.none
  40e474:	mov	w0, #0x2f                  	// #47
  40e478:	strb	w0, [sp, #111]
  40e47c:	b	40e498 <__fxstatat@plt+0xb368>
  40e480:	ldr	x0, [sp, #32]
  40e484:	ldrb	w0, [x0]
  40e488:	cmp	w0, #0x2f
  40e48c:	b.ne	40e498 <__fxstatat@plt+0xb368>  // b.any
  40e490:	mov	w0, #0x2e                  	// #46
  40e494:	strb	w0, [sp, #111]
  40e498:	ldrb	w0, [sp, #111]
  40e49c:	cmp	w0, #0x0
  40e4a0:	cset	w0, ne  // ne = any
  40e4a4:	and	w0, w0, #0xff
  40e4a8:	and	x1, x0, #0xff
  40e4ac:	ldr	x0, [sp, #80]
  40e4b0:	add	x1, x1, x0
  40e4b4:	ldr	x0, [sp, #72]
  40e4b8:	add	x0, x1, x0
  40e4bc:	add	x0, x0, #0x1
  40e4c0:	bl	402b50 <malloc@plt>
  40e4c4:	str	x0, [sp, #64]
  40e4c8:	ldr	x0, [sp, #64]
  40e4cc:	cmp	x0, #0x0
  40e4d0:	b.ne	40e4dc <__fxstatat@plt+0xb3ac>  // b.any
  40e4d4:	mov	x0, #0x0                   	// #0
  40e4d8:	b	40e554 <__fxstatat@plt+0xb424>
  40e4dc:	ldr	x2, [sp, #80]
  40e4e0:	ldr	x1, [sp, #40]
  40e4e4:	ldr	x0, [sp, #64]
  40e4e8:	bl	402e90 <mempcpy@plt>
  40e4ec:	str	x0, [sp, #56]
  40e4f0:	ldr	x0, [sp, #56]
  40e4f4:	ldrb	w1, [sp, #111]
  40e4f8:	strb	w1, [x0]
  40e4fc:	ldrb	w0, [sp, #111]
  40e500:	cmp	w0, #0x0
  40e504:	cset	w0, ne  // ne = any
  40e508:	and	w0, w0, #0xff
  40e50c:	and	x0, x0, #0xff
  40e510:	ldr	x1, [sp, #56]
  40e514:	add	x0, x1, x0
  40e518:	str	x0, [sp, #56]
  40e51c:	ldr	x0, [sp, #24]
  40e520:	cmp	x0, #0x0
  40e524:	b.eq	40e534 <__fxstatat@plt+0xb404>  // b.none
  40e528:	ldr	x0, [sp, #24]
  40e52c:	ldr	x1, [sp, #56]
  40e530:	str	x1, [x0]
  40e534:	ldr	x2, [sp, #72]
  40e538:	ldr	x1, [sp, #32]
  40e53c:	ldr	x0, [sp, #56]
  40e540:	bl	402e90 <mempcpy@plt>
  40e544:	str	x0, [sp, #56]
  40e548:	ldr	x0, [sp, #56]
  40e54c:	strb	wzr, [x0]
  40e550:	ldr	x0, [sp, #64]
  40e554:	ldp	x29, x30, [sp], #112
  40e558:	ret
  40e55c:	stp	x29, x30, [sp, #-80]!
  40e560:	mov	x29, sp
  40e564:	str	w0, [sp, #44]
  40e568:	str	x1, [sp, #32]
  40e56c:	str	x2, [sp, #24]
  40e570:	str	xzr, [sp, #72]
  40e574:	ldr	x0, [sp, #32]
  40e578:	str	x0, [sp, #64]
  40e57c:	b	40e5f0 <__fxstatat@plt+0xb4c0>
  40e580:	ldr	x2, [sp, #24]
  40e584:	ldr	x1, [sp, #64]
  40e588:	ldr	w0, [sp, #44]
  40e58c:	bl	412944 <__fxstatat@plt+0xf814>
  40e590:	str	x0, [sp, #56]
  40e594:	ldr	x0, [sp, #56]
  40e598:	cmn	x0, #0x1
  40e59c:	b.eq	40e600 <__fxstatat@plt+0xb4d0>  // b.none
  40e5a0:	ldr	x0, [sp, #56]
  40e5a4:	cmp	x0, #0x0
  40e5a8:	b.ne	40e5c0 <__fxstatat@plt+0xb490>  // b.any
  40e5ac:	bl	403070 <__errno_location@plt>
  40e5b0:	mov	x1, x0
  40e5b4:	mov	w0, #0x1c                  	// #28
  40e5b8:	str	w0, [x1]
  40e5bc:	b	40e604 <__fxstatat@plt+0xb4d4>
  40e5c0:	ldr	x1, [sp, #72]
  40e5c4:	ldr	x0, [sp, #56]
  40e5c8:	add	x0, x1, x0
  40e5cc:	str	x0, [sp, #72]
  40e5d0:	ldr	x1, [sp, #64]
  40e5d4:	ldr	x0, [sp, #56]
  40e5d8:	add	x0, x1, x0
  40e5dc:	str	x0, [sp, #64]
  40e5e0:	ldr	x1, [sp, #24]
  40e5e4:	ldr	x0, [sp, #56]
  40e5e8:	sub	x0, x1, x0
  40e5ec:	str	x0, [sp, #24]
  40e5f0:	ldr	x0, [sp, #24]
  40e5f4:	cmp	x0, #0x0
  40e5f8:	b.ne	40e580 <__fxstatat@plt+0xb450>  // b.any
  40e5fc:	b	40e604 <__fxstatat@plt+0xb4d4>
  40e600:	nop
  40e604:	ldr	x0, [sp, #72]
  40e608:	ldp	x29, x30, [sp], #80
  40e60c:	ret
  40e610:	sub	sp, sp, #0x10
  40e614:	str	x0, [sp, #8]
  40e618:	ldr	x0, [sp, #8]
  40e61c:	ldr	x0, [x0, #16]
  40e620:	add	sp, sp, #0x10
  40e624:	ret
  40e628:	sub	sp, sp, #0x10
  40e62c:	str	x0, [sp, #8]
  40e630:	ldr	x0, [sp, #8]
  40e634:	ldr	x0, [x0, #24]
  40e638:	add	sp, sp, #0x10
  40e63c:	ret
  40e640:	sub	sp, sp, #0x10
  40e644:	str	x0, [sp, #8]
  40e648:	ldr	x0, [sp, #8]
  40e64c:	ldr	x0, [x0, #32]
  40e650:	add	sp, sp, #0x10
  40e654:	ret
  40e658:	sub	sp, sp, #0x30
  40e65c:	str	x0, [sp, #8]
  40e660:	str	xzr, [sp, #32]
  40e664:	ldr	x0, [sp, #8]
  40e668:	ldr	x0, [x0]
  40e66c:	str	x0, [sp, #40]
  40e670:	b	40e6e0 <__fxstatat@plt+0xb5b0>
  40e674:	ldr	x0, [sp, #40]
  40e678:	ldr	x0, [x0]
  40e67c:	cmp	x0, #0x0
  40e680:	b.eq	40e6d4 <__fxstatat@plt+0xb5a4>  // b.none
  40e684:	ldr	x0, [sp, #40]
  40e688:	str	x0, [sp, #24]
  40e68c:	mov	x0, #0x1                   	// #1
  40e690:	str	x0, [sp, #16]
  40e694:	b	40e6a4 <__fxstatat@plt+0xb574>
  40e698:	ldr	x0, [sp, #16]
  40e69c:	add	x0, x0, #0x1
  40e6a0:	str	x0, [sp, #16]
  40e6a4:	ldr	x0, [sp, #24]
  40e6a8:	ldr	x0, [x0, #8]
  40e6ac:	str	x0, [sp, #24]
  40e6b0:	ldr	x0, [sp, #24]
  40e6b4:	cmp	x0, #0x0
  40e6b8:	b.ne	40e698 <__fxstatat@plt+0xb568>  // b.any
  40e6bc:	ldr	x1, [sp, #16]
  40e6c0:	ldr	x0, [sp, #32]
  40e6c4:	cmp	x1, x0
  40e6c8:	b.ls	40e6d4 <__fxstatat@plt+0xb5a4>  // b.plast
  40e6cc:	ldr	x0, [sp, #16]
  40e6d0:	str	x0, [sp, #32]
  40e6d4:	ldr	x0, [sp, #40]
  40e6d8:	add	x0, x0, #0x10
  40e6dc:	str	x0, [sp, #40]
  40e6e0:	ldr	x0, [sp, #8]
  40e6e4:	ldr	x0, [x0, #8]
  40e6e8:	ldr	x1, [sp, #40]
  40e6ec:	cmp	x1, x0
  40e6f0:	b.cc	40e674 <__fxstatat@plt+0xb544>  // b.lo, b.ul, b.last
  40e6f4:	ldr	x0, [sp, #32]
  40e6f8:	add	sp, sp, #0x30
  40e6fc:	ret
  40e700:	sub	sp, sp, #0x30
  40e704:	str	x0, [sp, #8]
  40e708:	str	xzr, [sp, #32]
  40e70c:	str	xzr, [sp, #24]
  40e710:	ldr	x0, [sp, #8]
  40e714:	ldr	x0, [x0]
  40e718:	str	x0, [sp, #40]
  40e71c:	b	40e784 <__fxstatat@plt+0xb654>
  40e720:	ldr	x0, [sp, #40]
  40e724:	ldr	x0, [x0]
  40e728:	cmp	x0, #0x0
  40e72c:	b.eq	40e778 <__fxstatat@plt+0xb648>  // b.none
  40e730:	ldr	x0, [sp, #40]
  40e734:	str	x0, [sp, #16]
  40e738:	ldr	x0, [sp, #32]
  40e73c:	add	x0, x0, #0x1
  40e740:	str	x0, [sp, #32]
  40e744:	ldr	x0, [sp, #24]
  40e748:	add	x0, x0, #0x1
  40e74c:	str	x0, [sp, #24]
  40e750:	b	40e760 <__fxstatat@plt+0xb630>
  40e754:	ldr	x0, [sp, #24]
  40e758:	add	x0, x0, #0x1
  40e75c:	str	x0, [sp, #24]
  40e760:	ldr	x0, [sp, #16]
  40e764:	ldr	x0, [x0, #8]
  40e768:	str	x0, [sp, #16]
  40e76c:	ldr	x0, [sp, #16]
  40e770:	cmp	x0, #0x0
  40e774:	b.ne	40e754 <__fxstatat@plt+0xb624>  // b.any
  40e778:	ldr	x0, [sp, #40]
  40e77c:	add	x0, x0, #0x10
  40e780:	str	x0, [sp, #40]
  40e784:	ldr	x0, [sp, #8]
  40e788:	ldr	x0, [x0, #8]
  40e78c:	ldr	x1, [sp, #40]
  40e790:	cmp	x1, x0
  40e794:	b.cc	40e720 <__fxstatat@plt+0xb5f0>  // b.lo, b.ul, b.last
  40e798:	ldr	x0, [sp, #8]
  40e79c:	ldr	x0, [x0, #24]
  40e7a0:	ldr	x1, [sp, #32]
  40e7a4:	cmp	x1, x0
  40e7a8:	b.ne	40e7c8 <__fxstatat@plt+0xb698>  // b.any
  40e7ac:	ldr	x0, [sp, #8]
  40e7b0:	ldr	x0, [x0, #32]
  40e7b4:	ldr	x1, [sp, #24]
  40e7b8:	cmp	x1, x0
  40e7bc:	b.ne	40e7c8 <__fxstatat@plt+0xb698>  // b.any
  40e7c0:	mov	w0, #0x1                   	// #1
  40e7c4:	b	40e7cc <__fxstatat@plt+0xb69c>
  40e7c8:	mov	w0, #0x0                   	// #0
  40e7cc:	add	sp, sp, #0x30
  40e7d0:	ret
  40e7d4:	stp	x29, x30, [sp, #-64]!
  40e7d8:	mov	x29, sp
  40e7dc:	str	x0, [sp, #24]
  40e7e0:	str	x1, [sp, #16]
  40e7e4:	ldr	x0, [sp, #24]
  40e7e8:	bl	40e640 <__fxstatat@plt+0xb510>
  40e7ec:	str	x0, [sp, #56]
  40e7f0:	ldr	x0, [sp, #24]
  40e7f4:	bl	40e610 <__fxstatat@plt+0xb4e0>
  40e7f8:	str	x0, [sp, #48]
  40e7fc:	ldr	x0, [sp, #24]
  40e800:	bl	40e628 <__fxstatat@plt+0xb4f8>
  40e804:	str	x0, [sp, #40]
  40e808:	ldr	x0, [sp, #24]
  40e80c:	bl	40e658 <__fxstatat@plt+0xb528>
  40e810:	str	x0, [sp, #32]
  40e814:	ldr	x2, [sp, #56]
  40e818:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40e81c:	add	x1, x0, #0xd30
  40e820:	ldr	x0, [sp, #16]
  40e824:	bl	4030f0 <fprintf@plt>
  40e828:	ldr	x2, [sp, #48]
  40e82c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40e830:	add	x1, x0, #0xd48
  40e834:	ldr	x0, [sp, #16]
  40e838:	bl	4030f0 <fprintf@plt>
  40e83c:	ldr	d0, [sp, #40]
  40e840:	ucvtf	d0, d0
  40e844:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  40e848:	fmov	d1, x0
  40e84c:	fmul	d1, d0, d1
  40e850:	ldr	d0, [sp, #48]
  40e854:	ucvtf	d0, d0
  40e858:	fdiv	d0, d1, d0
  40e85c:	ldr	x2, [sp, #40]
  40e860:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40e864:	add	x1, x0, #0xd60
  40e868:	ldr	x0, [sp, #16]
  40e86c:	bl	4030f0 <fprintf@plt>
  40e870:	ldr	x2, [sp, #32]
  40e874:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40e878:	add	x1, x0, #0xd88
  40e87c:	ldr	x0, [sp, #16]
  40e880:	bl	4030f0 <fprintf@plt>
  40e884:	nop
  40e888:	ldp	x29, x30, [sp], #64
  40e88c:	ret
  40e890:	stp	x29, x30, [sp, #-48]!
  40e894:	mov	x29, sp
  40e898:	str	x0, [sp, #24]
  40e89c:	str	x1, [sp, #16]
  40e8a0:	ldr	x0, [sp, #24]
  40e8a4:	ldr	x2, [x0, #48]
  40e8a8:	ldr	x0, [sp, #24]
  40e8ac:	ldr	x0, [x0, #16]
  40e8b0:	mov	x1, x0
  40e8b4:	ldr	x0, [sp, #16]
  40e8b8:	blr	x2
  40e8bc:	str	x0, [sp, #40]
  40e8c0:	ldr	x0, [sp, #24]
  40e8c4:	ldr	x0, [x0, #16]
  40e8c8:	ldr	x1, [sp, #40]
  40e8cc:	cmp	x1, x0
  40e8d0:	b.cc	40e8d8 <__fxstatat@plt+0xb7a8>  // b.lo, b.ul, b.last
  40e8d4:	bl	402d20 <abort@plt>
  40e8d8:	ldr	x0, [sp, #24]
  40e8dc:	ldr	x1, [x0]
  40e8e0:	ldr	x0, [sp, #40]
  40e8e4:	lsl	x0, x0, #4
  40e8e8:	add	x0, x1, x0
  40e8ec:	ldp	x29, x30, [sp], #48
  40e8f0:	ret
  40e8f4:	stp	x29, x30, [sp, #-48]!
  40e8f8:	mov	x29, sp
  40e8fc:	str	x0, [sp, #24]
  40e900:	str	x1, [sp, #16]
  40e904:	ldr	x1, [sp, #16]
  40e908:	ldr	x0, [sp, #24]
  40e90c:	bl	40e890 <__fxstatat@plt+0xb760>
  40e910:	str	x0, [sp, #32]
  40e914:	ldr	x0, [sp, #32]
  40e918:	ldr	x0, [x0]
  40e91c:	cmp	x0, #0x0
  40e920:	b.ne	40e92c <__fxstatat@plt+0xb7fc>  // b.any
  40e924:	mov	x0, #0x0                   	// #0
  40e928:	b	40e99c <__fxstatat@plt+0xb86c>
  40e92c:	ldr	x0, [sp, #32]
  40e930:	str	x0, [sp, #40]
  40e934:	b	40e98c <__fxstatat@plt+0xb85c>
  40e938:	ldr	x0, [sp, #40]
  40e93c:	ldr	x0, [x0]
  40e940:	ldr	x1, [sp, #16]
  40e944:	cmp	x1, x0
  40e948:	b.eq	40e974 <__fxstatat@plt+0xb844>  // b.none
  40e94c:	ldr	x0, [sp, #24]
  40e950:	ldr	x2, [x0, #56]
  40e954:	ldr	x0, [sp, #40]
  40e958:	ldr	x0, [x0]
  40e95c:	mov	x1, x0
  40e960:	ldr	x0, [sp, #16]
  40e964:	blr	x2
  40e968:	and	w0, w0, #0xff
  40e96c:	cmp	w0, #0x0
  40e970:	b.eq	40e980 <__fxstatat@plt+0xb850>  // b.none
  40e974:	ldr	x0, [sp, #40]
  40e978:	ldr	x0, [x0]
  40e97c:	b	40e99c <__fxstatat@plt+0xb86c>
  40e980:	ldr	x0, [sp, #40]
  40e984:	ldr	x0, [x0, #8]
  40e988:	str	x0, [sp, #40]
  40e98c:	ldr	x0, [sp, #40]
  40e990:	cmp	x0, #0x0
  40e994:	b.ne	40e938 <__fxstatat@plt+0xb808>  // b.any
  40e998:	mov	x0, #0x0                   	// #0
  40e99c:	ldp	x29, x30, [sp], #48
  40e9a0:	ret
  40e9a4:	stp	x29, x30, [sp, #-48]!
  40e9a8:	mov	x29, sp
  40e9ac:	str	x0, [sp, #24]
  40e9b0:	ldr	x0, [sp, #24]
  40e9b4:	ldr	x0, [x0, #32]
  40e9b8:	cmp	x0, #0x0
  40e9bc:	b.ne	40e9c8 <__fxstatat@plt+0xb898>  // b.any
  40e9c0:	mov	x0, #0x0                   	// #0
  40e9c4:	b	40ea18 <__fxstatat@plt+0xb8e8>
  40e9c8:	ldr	x0, [sp, #24]
  40e9cc:	ldr	x0, [x0]
  40e9d0:	str	x0, [sp, #40]
  40e9d4:	ldr	x0, [sp, #24]
  40e9d8:	ldr	x0, [x0, #8]
  40e9dc:	ldr	x1, [sp, #40]
  40e9e0:	cmp	x1, x0
  40e9e4:	b.cc	40e9ec <__fxstatat@plt+0xb8bc>  // b.lo, b.ul, b.last
  40e9e8:	bl	402d20 <abort@plt>
  40e9ec:	ldr	x0, [sp, #40]
  40e9f0:	ldr	x0, [x0]
  40e9f4:	cmp	x0, #0x0
  40e9f8:	b.eq	40ea08 <__fxstatat@plt+0xb8d8>  // b.none
  40e9fc:	ldr	x0, [sp, #40]
  40ea00:	ldr	x0, [x0]
  40ea04:	b	40ea18 <__fxstatat@plt+0xb8e8>
  40ea08:	ldr	x0, [sp, #40]
  40ea0c:	add	x0, x0, #0x10
  40ea10:	str	x0, [sp, #40]
  40ea14:	b	40e9d4 <__fxstatat@plt+0xb8a4>
  40ea18:	ldp	x29, x30, [sp], #48
  40ea1c:	ret
  40ea20:	stp	x29, x30, [sp, #-48]!
  40ea24:	mov	x29, sp
  40ea28:	str	x0, [sp, #24]
  40ea2c:	str	x1, [sp, #16]
  40ea30:	ldr	x1, [sp, #16]
  40ea34:	ldr	x0, [sp, #24]
  40ea38:	bl	40e890 <__fxstatat@plt+0xb760>
  40ea3c:	str	x0, [sp, #40]
  40ea40:	ldr	x0, [sp, #40]
  40ea44:	str	x0, [sp, #32]
  40ea48:	ldr	x0, [sp, #32]
  40ea4c:	ldr	x0, [x0]
  40ea50:	ldr	x1, [sp, #16]
  40ea54:	cmp	x1, x0
  40ea58:	b.ne	40ea7c <__fxstatat@plt+0xb94c>  // b.any
  40ea5c:	ldr	x0, [sp, #32]
  40ea60:	ldr	x0, [x0, #8]
  40ea64:	cmp	x0, #0x0
  40ea68:	b.eq	40ea7c <__fxstatat@plt+0xb94c>  // b.none
  40ea6c:	ldr	x0, [sp, #32]
  40ea70:	ldr	x0, [x0, #8]
  40ea74:	ldr	x0, [x0]
  40ea78:	b	40ead8 <__fxstatat@plt+0xb9a8>
  40ea7c:	ldr	x0, [sp, #32]
  40ea80:	ldr	x0, [x0, #8]
  40ea84:	str	x0, [sp, #32]
  40ea88:	ldr	x0, [sp, #32]
  40ea8c:	cmp	x0, #0x0
  40ea90:	b.ne	40ea48 <__fxstatat@plt+0xb918>  // b.any
  40ea94:	b	40eab4 <__fxstatat@plt+0xb984>
  40ea98:	ldr	x0, [sp, #40]
  40ea9c:	ldr	x0, [x0]
  40eaa0:	cmp	x0, #0x0
  40eaa4:	b.eq	40eab4 <__fxstatat@plt+0xb984>  // b.none
  40eaa8:	ldr	x0, [sp, #40]
  40eaac:	ldr	x0, [x0]
  40eab0:	b	40ead8 <__fxstatat@plt+0xb9a8>
  40eab4:	ldr	x0, [sp, #40]
  40eab8:	add	x0, x0, #0x10
  40eabc:	str	x0, [sp, #40]
  40eac0:	ldr	x0, [sp, #24]
  40eac4:	ldr	x0, [x0, #8]
  40eac8:	ldr	x1, [sp, #40]
  40eacc:	cmp	x1, x0
  40ead0:	b.cc	40ea98 <__fxstatat@plt+0xb968>  // b.lo, b.ul, b.last
  40ead4:	mov	x0, #0x0                   	// #0
  40ead8:	ldp	x29, x30, [sp], #48
  40eadc:	ret
  40eae0:	sub	sp, sp, #0x40
  40eae4:	str	x0, [sp, #24]
  40eae8:	str	x1, [sp, #16]
  40eaec:	str	x2, [sp, #8]
  40eaf0:	str	xzr, [sp, #56]
  40eaf4:	ldr	x0, [sp, #24]
  40eaf8:	ldr	x0, [x0]
  40eafc:	str	x0, [sp, #48]
  40eb00:	b	40eb80 <__fxstatat@plt+0xba50>
  40eb04:	ldr	x0, [sp, #48]
  40eb08:	ldr	x0, [x0]
  40eb0c:	cmp	x0, #0x0
  40eb10:	b.eq	40eb74 <__fxstatat@plt+0xba44>  // b.none
  40eb14:	ldr	x0, [sp, #48]
  40eb18:	str	x0, [sp, #40]
  40eb1c:	b	40eb68 <__fxstatat@plt+0xba38>
  40eb20:	ldr	x1, [sp, #56]
  40eb24:	ldr	x0, [sp, #8]
  40eb28:	cmp	x1, x0
  40eb2c:	b.cc	40eb38 <__fxstatat@plt+0xba08>  // b.lo, b.ul, b.last
  40eb30:	ldr	x0, [sp, #56]
  40eb34:	b	40eb98 <__fxstatat@plt+0xba68>
  40eb38:	ldr	x0, [sp, #56]
  40eb3c:	add	x1, x0, #0x1
  40eb40:	str	x1, [sp, #56]
  40eb44:	lsl	x0, x0, #3
  40eb48:	ldr	x1, [sp, #16]
  40eb4c:	add	x0, x1, x0
  40eb50:	ldr	x1, [sp, #40]
  40eb54:	ldr	x1, [x1]
  40eb58:	str	x1, [x0]
  40eb5c:	ldr	x0, [sp, #40]
  40eb60:	ldr	x0, [x0, #8]
  40eb64:	str	x0, [sp, #40]
  40eb68:	ldr	x0, [sp, #40]
  40eb6c:	cmp	x0, #0x0
  40eb70:	b.ne	40eb20 <__fxstatat@plt+0xb9f0>  // b.any
  40eb74:	ldr	x0, [sp, #48]
  40eb78:	add	x0, x0, #0x10
  40eb7c:	str	x0, [sp, #48]
  40eb80:	ldr	x0, [sp, #24]
  40eb84:	ldr	x0, [x0, #8]
  40eb88:	ldr	x1, [sp, #48]
  40eb8c:	cmp	x1, x0
  40eb90:	b.cc	40eb04 <__fxstatat@plt+0xb9d4>  // b.lo, b.ul, b.last
  40eb94:	ldr	x0, [sp, #56]
  40eb98:	add	sp, sp, #0x40
  40eb9c:	ret
  40eba0:	stp	x29, x30, [sp, #-80]!
  40eba4:	mov	x29, sp
  40eba8:	str	x0, [sp, #40]
  40ebac:	str	x1, [sp, #32]
  40ebb0:	str	x2, [sp, #24]
  40ebb4:	str	xzr, [sp, #72]
  40ebb8:	ldr	x0, [sp, #40]
  40ebbc:	ldr	x0, [x0]
  40ebc0:	str	x0, [sp, #64]
  40ebc4:	b	40ec44 <__fxstatat@plt+0xbb14>
  40ebc8:	ldr	x0, [sp, #64]
  40ebcc:	ldr	x0, [x0]
  40ebd0:	cmp	x0, #0x0
  40ebd4:	b.eq	40ec38 <__fxstatat@plt+0xbb08>  // b.none
  40ebd8:	ldr	x0, [sp, #64]
  40ebdc:	str	x0, [sp, #56]
  40ebe0:	b	40ec2c <__fxstatat@plt+0xbafc>
  40ebe4:	ldr	x0, [sp, #56]
  40ebe8:	ldr	x0, [x0]
  40ebec:	ldr	x2, [sp, #32]
  40ebf0:	ldr	x1, [sp, #24]
  40ebf4:	blr	x2
  40ebf8:	and	w0, w0, #0xff
  40ebfc:	eor	w0, w0, #0x1
  40ec00:	and	w0, w0, #0xff
  40ec04:	cmp	w0, #0x0
  40ec08:	b.eq	40ec14 <__fxstatat@plt+0xbae4>  // b.none
  40ec0c:	ldr	x0, [sp, #72]
  40ec10:	b	40ec5c <__fxstatat@plt+0xbb2c>
  40ec14:	ldr	x0, [sp, #72]
  40ec18:	add	x0, x0, #0x1
  40ec1c:	str	x0, [sp, #72]
  40ec20:	ldr	x0, [sp, #56]
  40ec24:	ldr	x0, [x0, #8]
  40ec28:	str	x0, [sp, #56]
  40ec2c:	ldr	x0, [sp, #56]
  40ec30:	cmp	x0, #0x0
  40ec34:	b.ne	40ebe4 <__fxstatat@plt+0xbab4>  // b.any
  40ec38:	ldr	x0, [sp, #64]
  40ec3c:	add	x0, x0, #0x10
  40ec40:	str	x0, [sp, #64]
  40ec44:	ldr	x0, [sp, #40]
  40ec48:	ldr	x0, [x0, #8]
  40ec4c:	ldr	x1, [sp, #64]
  40ec50:	cmp	x1, x0
  40ec54:	b.cc	40ebc8 <__fxstatat@plt+0xba98>  // b.lo, b.ul, b.last
  40ec58:	ldr	x0, [sp, #72]
  40ec5c:	ldp	x29, x30, [sp], #80
  40ec60:	ret
  40ec64:	sub	sp, sp, #0x20
  40ec68:	str	x0, [sp, #8]
  40ec6c:	str	x1, [sp]
  40ec70:	str	xzr, [sp, #24]
  40ec74:	b	40ecb4 <__fxstatat@plt+0xbb84>
  40ec78:	ldr	x1, [sp, #24]
  40ec7c:	mov	x0, x1
  40ec80:	lsl	x0, x0, #5
  40ec84:	sub	x1, x0, x1
  40ec88:	ldrb	w0, [sp, #23]
  40ec8c:	add	x0, x1, x0
  40ec90:	ldr	x1, [sp]
  40ec94:	udiv	x2, x0, x1
  40ec98:	ldr	x1, [sp]
  40ec9c:	mul	x1, x2, x1
  40eca0:	sub	x0, x0, x1
  40eca4:	str	x0, [sp, #24]
  40eca8:	ldr	x0, [sp, #8]
  40ecac:	add	x0, x0, #0x1
  40ecb0:	str	x0, [sp, #8]
  40ecb4:	ldr	x0, [sp, #8]
  40ecb8:	ldrb	w0, [x0]
  40ecbc:	strb	w0, [sp, #23]
  40ecc0:	ldrb	w0, [sp, #23]
  40ecc4:	cmp	w0, #0x0
  40ecc8:	b.ne	40ec78 <__fxstatat@plt+0xbb48>  // b.any
  40eccc:	ldr	x0, [sp, #24]
  40ecd0:	add	sp, sp, #0x20
  40ecd4:	ret
  40ecd8:	sub	sp, sp, #0x20
  40ecdc:	str	x0, [sp, #8]
  40ece0:	mov	x0, #0x3                   	// #3
  40ece4:	str	x0, [sp, #24]
  40ece8:	ldr	x0, [sp, #24]
  40ecec:	mul	x0, x0, x0
  40ecf0:	str	x0, [sp, #16]
  40ecf4:	b	40ed24 <__fxstatat@plt+0xbbf4>
  40ecf8:	ldr	x0, [sp, #24]
  40ecfc:	add	x0, x0, #0x1
  40ed00:	str	x0, [sp, #24]
  40ed04:	ldr	x0, [sp, #24]
  40ed08:	lsl	x0, x0, #2
  40ed0c:	ldr	x1, [sp, #16]
  40ed10:	add	x0, x1, x0
  40ed14:	str	x0, [sp, #16]
  40ed18:	ldr	x0, [sp, #24]
  40ed1c:	add	x0, x0, #0x1
  40ed20:	str	x0, [sp, #24]
  40ed24:	ldr	x1, [sp, #16]
  40ed28:	ldr	x0, [sp, #8]
  40ed2c:	cmp	x1, x0
  40ed30:	b.cs	40ed54 <__fxstatat@plt+0xbc24>  // b.hs, b.nlast
  40ed34:	ldr	x0, [sp, #8]
  40ed38:	ldr	x1, [sp, #24]
  40ed3c:	udiv	x2, x0, x1
  40ed40:	ldr	x1, [sp, #24]
  40ed44:	mul	x1, x2, x1
  40ed48:	sub	x0, x0, x1
  40ed4c:	cmp	x0, #0x0
  40ed50:	b.ne	40ecf8 <__fxstatat@plt+0xbbc8>  // b.any
  40ed54:	ldr	x0, [sp, #8]
  40ed58:	ldr	x1, [sp, #24]
  40ed5c:	udiv	x2, x0, x1
  40ed60:	ldr	x1, [sp, #24]
  40ed64:	mul	x1, x2, x1
  40ed68:	sub	x0, x0, x1
  40ed6c:	cmp	x0, #0x0
  40ed70:	cset	w0, ne  // ne = any
  40ed74:	and	w0, w0, #0xff
  40ed78:	add	sp, sp, #0x20
  40ed7c:	ret
  40ed80:	stp	x29, x30, [sp, #-32]!
  40ed84:	mov	x29, sp
  40ed88:	str	x0, [sp, #24]
  40ed8c:	ldr	x0, [sp, #24]
  40ed90:	cmp	x0, #0x9
  40ed94:	b.hi	40eda0 <__fxstatat@plt+0xbc70>  // b.pmore
  40ed98:	mov	x0, #0xa                   	// #10
  40ed9c:	str	x0, [sp, #24]
  40eda0:	ldr	x0, [sp, #24]
  40eda4:	orr	x0, x0, #0x1
  40eda8:	str	x0, [sp, #24]
  40edac:	b	40edbc <__fxstatat@plt+0xbc8c>
  40edb0:	ldr	x0, [sp, #24]
  40edb4:	add	x0, x0, #0x2
  40edb8:	str	x0, [sp, #24]
  40edbc:	ldr	x0, [sp, #24]
  40edc0:	cmn	x0, #0x1
  40edc4:	b.eq	40ede4 <__fxstatat@plt+0xbcb4>  // b.none
  40edc8:	ldr	x0, [sp, #24]
  40edcc:	bl	40ecd8 <__fxstatat@plt+0xbba8>
  40edd0:	and	w0, w0, #0xff
  40edd4:	eor	w0, w0, #0x1
  40edd8:	and	w0, w0, #0xff
  40eddc:	cmp	w0, #0x0
  40ede0:	b.ne	40edb0 <__fxstatat@plt+0xbc80>  // b.any
  40ede4:	ldr	x0, [sp, #24]
  40ede8:	ldp	x29, x30, [sp], #32
  40edec:	ret
  40edf0:	sub	sp, sp, #0x10
  40edf4:	str	x0, [sp, #8]
  40edf8:	ldr	x1, [sp, #8]
  40edfc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40ee00:	add	x0, x0, #0xd18
  40ee04:	mov	x2, x1
  40ee08:	mov	x3, x0
  40ee0c:	ldp	x0, x1, [x3]
  40ee10:	stp	x0, x1, [x2]
  40ee14:	ldr	w0, [x3, #16]
  40ee18:	str	w0, [x2, #16]
  40ee1c:	nop
  40ee20:	add	sp, sp, #0x10
  40ee24:	ret
  40ee28:	stp	x29, x30, [sp, #-48]!
  40ee2c:	mov	x29, sp
  40ee30:	str	x0, [sp, #24]
  40ee34:	str	x1, [sp, #16]
  40ee38:	ldr	x0, [sp, #24]
  40ee3c:	mov	w1, #0x3                   	// #3
  40ee40:	bl	419f00 <__fxstatat@plt+0x16dd0>
  40ee44:	str	x0, [sp, #40]
  40ee48:	ldr	x0, [sp, #40]
  40ee4c:	ldr	x1, [sp, #16]
  40ee50:	udiv	x2, x0, x1
  40ee54:	ldr	x1, [sp, #16]
  40ee58:	mul	x1, x2, x1
  40ee5c:	sub	x0, x0, x1
  40ee60:	ldp	x29, x30, [sp], #48
  40ee64:	ret
  40ee68:	sub	sp, sp, #0x10
  40ee6c:	str	x0, [sp, #8]
  40ee70:	str	x1, [sp]
  40ee74:	ldr	x1, [sp, #8]
  40ee78:	ldr	x0, [sp]
  40ee7c:	cmp	x1, x0
  40ee80:	cset	w0, eq  // eq = none
  40ee84:	and	w0, w0, #0xff
  40ee88:	add	sp, sp, #0x10
  40ee8c:	ret
  40ee90:	sub	sp, sp, #0x20
  40ee94:	str	x0, [sp, #8]
  40ee98:	ldr	x0, [sp, #8]
  40ee9c:	ldr	x0, [x0, #40]
  40eea0:	str	x0, [sp, #24]
  40eea4:	ldr	x1, [sp, #24]
  40eea8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40eeac:	add	x0, x0, #0xd18
  40eeb0:	cmp	x1, x0
  40eeb4:	b.ne	40eec0 <__fxstatat@plt+0xbd90>  // b.any
  40eeb8:	mov	w0, #0x1                   	// #1
  40eebc:	b	40ef9c <__fxstatat@plt+0xbe6c>
  40eec0:	mov	w0, #0xcccd                	// #52429
  40eec4:	movk	w0, #0x3dcc, lsl #16
  40eec8:	fmov	s0, w0
  40eecc:	str	s0, [sp, #20]
  40eed0:	ldr	x0, [sp, #24]
  40eed4:	ldr	s0, [x0, #8]
  40eed8:	ldr	s1, [sp, #20]
  40eedc:	fcmpe	s1, s0
  40eee0:	b.pl	40ef88 <__fxstatat@plt+0xbe58>  // b.nfrst
  40eee4:	ldr	x0, [sp, #24]
  40eee8:	ldr	s1, [x0, #8]
  40eeec:	fmov	s2, #1.000000000000000000e+00
  40eef0:	ldr	s0, [sp, #20]
  40eef4:	fsub	s0, s2, s0
  40eef8:	fcmpe	s1, s0
  40eefc:	b.pl	40ef88 <__fxstatat@plt+0xbe58>  // b.nfrst
  40ef00:	ldr	s1, [sp, #20]
  40ef04:	fmov	s0, #1.000000000000000000e+00
  40ef08:	fadd	s1, s1, s0
  40ef0c:	ldr	x0, [sp, #24]
  40ef10:	ldr	s0, [x0, #12]
  40ef14:	fcmpe	s1, s0
  40ef18:	b.pl	40ef88 <__fxstatat@plt+0xbe58>  // b.nfrst
  40ef1c:	ldr	x0, [sp, #24]
  40ef20:	ldr	s0, [x0]
  40ef24:	fcmpe	s0, #0.0
  40ef28:	b.lt	40ef88 <__fxstatat@plt+0xbe58>  // b.tstop
  40ef2c:	ldr	x0, [sp, #24]
  40ef30:	ldr	s1, [x0]
  40ef34:	ldr	s0, [sp, #20]
  40ef38:	fadd	s1, s1, s0
  40ef3c:	ldr	x0, [sp, #24]
  40ef40:	ldr	s0, [x0, #4]
  40ef44:	fcmpe	s1, s0
  40ef48:	b.pl	40ef88 <__fxstatat@plt+0xbe58>  // b.nfrst
  40ef4c:	ldr	x0, [sp, #24]
  40ef50:	ldr	s1, [x0, #4]
  40ef54:	fmov	s0, #1.000000000000000000e+00
  40ef58:	fcmpe	s1, s0
  40ef5c:	b.hi	40ef88 <__fxstatat@plt+0xbe58>  // b.pmore
  40ef60:	ldr	x0, [sp, #24]
  40ef64:	ldr	s1, [x0]
  40ef68:	ldr	s0, [sp, #20]
  40ef6c:	fadd	s1, s1, s0
  40ef70:	ldr	x0, [sp, #24]
  40ef74:	ldr	s0, [x0, #8]
  40ef78:	fcmpe	s1, s0
  40ef7c:	b.pl	40ef88 <__fxstatat@plt+0xbe58>  // b.nfrst
  40ef80:	mov	w0, #0x1                   	// #1
  40ef84:	b	40ef9c <__fxstatat@plt+0xbe6c>
  40ef88:	ldr	x0, [sp, #8]
  40ef8c:	adrp	x1, 41e000 <__fxstatat@plt+0x1aed0>
  40ef90:	add	x1, x1, #0xd18
  40ef94:	str	x1, [x0, #40]
  40ef98:	mov	w0, #0x0                   	// #0
  40ef9c:	add	sp, sp, #0x20
  40efa0:	ret
  40efa4:	stp	x29, x30, [sp, #-48]!
  40efa8:	mov	x29, sp
  40efac:	str	x0, [sp, #24]
  40efb0:	str	x1, [sp, #16]
  40efb4:	ldr	x0, [sp, #16]
  40efb8:	ldrb	w0, [x0, #16]
  40efbc:	eor	w0, w0, #0x1
  40efc0:	and	w0, w0, #0xff
  40efc4:	cmp	w0, #0x0
  40efc8:	b.eq	40f00c <__fxstatat@plt+0xbedc>  // b.none
  40efcc:	ldr	x0, [sp, #24]
  40efd0:	ucvtf	s1, x0
  40efd4:	ldr	x0, [sp, #16]
  40efd8:	ldr	s0, [x0, #8]
  40efdc:	fdiv	s0, s1, s0
  40efe0:	str	s0, [sp, #44]
  40efe4:	ldr	s0, [sp, #44]
  40efe8:	mov	w0, #0x5f800000            	// #1602224128
  40efec:	fmov	s1, w0
  40eff0:	fcmpe	s0, s1
  40eff4:	b.lt	40f000 <__fxstatat@plt+0xbed0>  // b.tstop
  40eff8:	mov	x0, #0x0                   	// #0
  40effc:	b	40f060 <__fxstatat@plt+0xbf30>
  40f000:	ldr	s0, [sp, #44]
  40f004:	fcvtzu	x0, s0
  40f008:	str	x0, [sp, #24]
  40f00c:	ldr	x0, [sp, #24]
  40f010:	bl	40ed80 <__fxstatat@plt+0xbc50>
  40f014:	str	x0, [sp, #24]
  40f018:	mov	x0, #0x0                   	// #0
  40f01c:	ldr	x1, [sp, #24]
  40f020:	lsl	x1, x1, #3
  40f024:	ldr	x2, [sp, #24]
  40f028:	lsr	x2, x2, #61
  40f02c:	cmp	x2, #0x0
  40f030:	b.eq	40f038 <__fxstatat@plt+0xbf08>  // b.none
  40f034:	mov	x0, #0x1                   	// #1
  40f038:	cmp	x1, #0x0
  40f03c:	b.ge	40f044 <__fxstatat@plt+0xbf14>  // b.tcont
  40f040:	mov	x0, #0x1                   	// #1
  40f044:	and	w0, w0, #0x1
  40f048:	and	w0, w0, #0xff
  40f04c:	cmp	w0, #0x0
  40f050:	b.eq	40f05c <__fxstatat@plt+0xbf2c>  // b.none
  40f054:	mov	x0, #0x0                   	// #0
  40f058:	b	40f060 <__fxstatat@plt+0xbf30>
  40f05c:	ldr	x0, [sp, #24]
  40f060:	ldp	x29, x30, [sp], #48
  40f064:	ret
  40f068:	stp	x29, x30, [sp, #-80]!
  40f06c:	mov	x29, sp
  40f070:	str	x0, [sp, #56]
  40f074:	str	x1, [sp, #48]
  40f078:	str	x2, [sp, #40]
  40f07c:	str	x3, [sp, #32]
  40f080:	str	x4, [sp, #24]
  40f084:	ldr	x0, [sp, #40]
  40f088:	cmp	x0, #0x0
  40f08c:	b.ne	40f09c <__fxstatat@plt+0xbf6c>  // b.any
  40f090:	adrp	x0, 40e000 <__fxstatat@plt+0xaed0>
  40f094:	add	x0, x0, #0xe28
  40f098:	str	x0, [sp, #40]
  40f09c:	ldr	x0, [sp, #32]
  40f0a0:	cmp	x0, #0x0
  40f0a4:	b.ne	40f0b4 <__fxstatat@plt+0xbf84>  // b.any
  40f0a8:	adrp	x0, 40e000 <__fxstatat@plt+0xaed0>
  40f0ac:	add	x0, x0, #0xe68
  40f0b0:	str	x0, [sp, #32]
  40f0b4:	mov	x0, #0x50                  	// #80
  40f0b8:	bl	402b50 <malloc@plt>
  40f0bc:	str	x0, [sp, #72]
  40f0c0:	ldr	x0, [sp, #72]
  40f0c4:	cmp	x0, #0x0
  40f0c8:	b.ne	40f0d4 <__fxstatat@plt+0xbfa4>  // b.any
  40f0cc:	mov	x0, #0x0                   	// #0
  40f0d0:	b	40f1ec <__fxstatat@plt+0xc0bc>
  40f0d4:	ldr	x0, [sp, #48]
  40f0d8:	cmp	x0, #0x0
  40f0dc:	b.ne	40f0ec <__fxstatat@plt+0xbfbc>  // b.any
  40f0e0:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  40f0e4:	add	x0, x0, #0xd18
  40f0e8:	str	x0, [sp, #48]
  40f0ec:	ldr	x0, [sp, #72]
  40f0f0:	ldr	x1, [sp, #48]
  40f0f4:	str	x1, [x0, #40]
  40f0f8:	ldr	x0, [sp, #72]
  40f0fc:	bl	40ee90 <__fxstatat@plt+0xbd60>
  40f100:	and	w0, w0, #0xff
  40f104:	eor	w0, w0, #0x1
  40f108:	and	w0, w0, #0xff
  40f10c:	cmp	w0, #0x0
  40f110:	b.ne	40f1cc <__fxstatat@plt+0xc09c>  // b.any
  40f114:	ldr	x1, [sp, #48]
  40f118:	ldr	x0, [sp, #56]
  40f11c:	bl	40efa4 <__fxstatat@plt+0xbe74>
  40f120:	mov	x1, x0
  40f124:	ldr	x0, [sp, #72]
  40f128:	str	x1, [x0, #16]
  40f12c:	ldr	x0, [sp, #72]
  40f130:	ldr	x0, [x0, #16]
  40f134:	cmp	x0, #0x0
  40f138:	b.eq	40f1d4 <__fxstatat@plt+0xc0a4>  // b.none
  40f13c:	ldr	x0, [sp, #72]
  40f140:	ldr	x0, [x0, #16]
  40f144:	mov	x1, #0x10                  	// #16
  40f148:	bl	402c50 <calloc@plt>
  40f14c:	mov	x1, x0
  40f150:	ldr	x0, [sp, #72]
  40f154:	str	x1, [x0]
  40f158:	ldr	x0, [sp, #72]
  40f15c:	ldr	x0, [x0]
  40f160:	cmp	x0, #0x0
  40f164:	b.eq	40f1dc <__fxstatat@plt+0xc0ac>  // b.none
  40f168:	ldr	x0, [sp, #72]
  40f16c:	ldr	x1, [x0]
  40f170:	ldr	x0, [sp, #72]
  40f174:	ldr	x0, [x0, #16]
  40f178:	lsl	x0, x0, #4
  40f17c:	add	x1, x1, x0
  40f180:	ldr	x0, [sp, #72]
  40f184:	str	x1, [x0, #8]
  40f188:	ldr	x0, [sp, #72]
  40f18c:	str	xzr, [x0, #24]
  40f190:	ldr	x0, [sp, #72]
  40f194:	str	xzr, [x0, #32]
  40f198:	ldr	x0, [sp, #72]
  40f19c:	ldr	x1, [sp, #40]
  40f1a0:	str	x1, [x0, #48]
  40f1a4:	ldr	x0, [sp, #72]
  40f1a8:	ldr	x1, [sp, #32]
  40f1ac:	str	x1, [x0, #56]
  40f1b0:	ldr	x0, [sp, #72]
  40f1b4:	ldr	x1, [sp, #24]
  40f1b8:	str	x1, [x0, #64]
  40f1bc:	ldr	x0, [sp, #72]
  40f1c0:	str	xzr, [x0, #72]
  40f1c4:	ldr	x0, [sp, #72]
  40f1c8:	b	40f1ec <__fxstatat@plt+0xc0bc>
  40f1cc:	nop
  40f1d0:	b	40f1e0 <__fxstatat@plt+0xc0b0>
  40f1d4:	nop
  40f1d8:	b	40f1e0 <__fxstatat@plt+0xc0b0>
  40f1dc:	nop
  40f1e0:	ldr	x0, [sp, #72]
  40f1e4:	bl	402e30 <free@plt>
  40f1e8:	mov	x0, #0x0                   	// #0
  40f1ec:	ldp	x29, x30, [sp], #80
  40f1f0:	ret
  40f1f4:	stp	x29, x30, [sp, #-64]!
  40f1f8:	mov	x29, sp
  40f1fc:	str	x0, [sp, #24]
  40f200:	ldr	x0, [sp, #24]
  40f204:	ldr	x0, [x0]
  40f208:	str	x0, [sp, #56]
  40f20c:	b	40f2d8 <__fxstatat@plt+0xc1a8>
  40f210:	ldr	x0, [sp, #56]
  40f214:	ldr	x0, [x0]
  40f218:	cmp	x0, #0x0
  40f21c:	b.eq	40f2cc <__fxstatat@plt+0xc19c>  // b.none
  40f220:	ldr	x0, [sp, #56]
  40f224:	ldr	x0, [x0, #8]
  40f228:	str	x0, [sp, #48]
  40f22c:	b	40f28c <__fxstatat@plt+0xc15c>
  40f230:	ldr	x0, [sp, #24]
  40f234:	ldr	x0, [x0, #64]
  40f238:	cmp	x0, #0x0
  40f23c:	b.eq	40f254 <__fxstatat@plt+0xc124>  // b.none
  40f240:	ldr	x0, [sp, #24]
  40f244:	ldr	x1, [x0, #64]
  40f248:	ldr	x0, [sp, #48]
  40f24c:	ldr	x0, [x0]
  40f250:	blr	x1
  40f254:	ldr	x0, [sp, #48]
  40f258:	str	xzr, [x0]
  40f25c:	ldr	x0, [sp, #48]
  40f260:	ldr	x0, [x0, #8]
  40f264:	str	x0, [sp, #40]
  40f268:	ldr	x0, [sp, #24]
  40f26c:	ldr	x1, [x0, #72]
  40f270:	ldr	x0, [sp, #48]
  40f274:	str	x1, [x0, #8]
  40f278:	ldr	x0, [sp, #24]
  40f27c:	ldr	x1, [sp, #48]
  40f280:	str	x1, [x0, #72]
  40f284:	ldr	x0, [sp, #40]
  40f288:	str	x0, [sp, #48]
  40f28c:	ldr	x0, [sp, #48]
  40f290:	cmp	x0, #0x0
  40f294:	b.ne	40f230 <__fxstatat@plt+0xc100>  // b.any
  40f298:	ldr	x0, [sp, #24]
  40f29c:	ldr	x0, [x0, #64]
  40f2a0:	cmp	x0, #0x0
  40f2a4:	b.eq	40f2bc <__fxstatat@plt+0xc18c>  // b.none
  40f2a8:	ldr	x0, [sp, #24]
  40f2ac:	ldr	x1, [x0, #64]
  40f2b0:	ldr	x0, [sp, #56]
  40f2b4:	ldr	x0, [x0]
  40f2b8:	blr	x1
  40f2bc:	ldr	x0, [sp, #56]
  40f2c0:	str	xzr, [x0]
  40f2c4:	ldr	x0, [sp, #56]
  40f2c8:	str	xzr, [x0, #8]
  40f2cc:	ldr	x0, [sp, #56]
  40f2d0:	add	x0, x0, #0x10
  40f2d4:	str	x0, [sp, #56]
  40f2d8:	ldr	x0, [sp, #24]
  40f2dc:	ldr	x0, [x0, #8]
  40f2e0:	ldr	x1, [sp, #56]
  40f2e4:	cmp	x1, x0
  40f2e8:	b.cc	40f210 <__fxstatat@plt+0xc0e0>  // b.lo, b.ul, b.last
  40f2ec:	ldr	x0, [sp, #24]
  40f2f0:	str	xzr, [x0, #24]
  40f2f4:	ldr	x0, [sp, #24]
  40f2f8:	str	xzr, [x0, #32]
  40f2fc:	nop
  40f300:	ldp	x29, x30, [sp], #64
  40f304:	ret
  40f308:	stp	x29, x30, [sp, #-64]!
  40f30c:	mov	x29, sp
  40f310:	str	x0, [sp, #24]
  40f314:	ldr	x0, [sp, #24]
  40f318:	ldr	x0, [x0, #64]
  40f31c:	cmp	x0, #0x0
  40f320:	b.eq	40f3ac <__fxstatat@plt+0xc27c>  // b.none
  40f324:	ldr	x0, [sp, #24]
  40f328:	ldr	x0, [x0, #32]
  40f32c:	cmp	x0, #0x0
  40f330:	b.eq	40f3ac <__fxstatat@plt+0xc27c>  // b.none
  40f334:	ldr	x0, [sp, #24]
  40f338:	ldr	x0, [x0]
  40f33c:	str	x0, [sp, #56]
  40f340:	b	40f398 <__fxstatat@plt+0xc268>
  40f344:	ldr	x0, [sp, #56]
  40f348:	ldr	x0, [x0]
  40f34c:	cmp	x0, #0x0
  40f350:	b.eq	40f38c <__fxstatat@plt+0xc25c>  // b.none
  40f354:	ldr	x0, [sp, #56]
  40f358:	str	x0, [sp, #48]
  40f35c:	b	40f380 <__fxstatat@plt+0xc250>
  40f360:	ldr	x0, [sp, #24]
  40f364:	ldr	x1, [x0, #64]
  40f368:	ldr	x0, [sp, #48]
  40f36c:	ldr	x0, [x0]
  40f370:	blr	x1
  40f374:	ldr	x0, [sp, #48]
  40f378:	ldr	x0, [x0, #8]
  40f37c:	str	x0, [sp, #48]
  40f380:	ldr	x0, [sp, #48]
  40f384:	cmp	x0, #0x0
  40f388:	b.ne	40f360 <__fxstatat@plt+0xc230>  // b.any
  40f38c:	ldr	x0, [sp, #56]
  40f390:	add	x0, x0, #0x10
  40f394:	str	x0, [sp, #56]
  40f398:	ldr	x0, [sp, #24]
  40f39c:	ldr	x0, [x0, #8]
  40f3a0:	ldr	x1, [sp, #56]
  40f3a4:	cmp	x1, x0
  40f3a8:	b.cc	40f344 <__fxstatat@plt+0xc214>  // b.lo, b.ul, b.last
  40f3ac:	ldr	x0, [sp, #24]
  40f3b0:	ldr	x0, [x0]
  40f3b4:	str	x0, [sp, #56]
  40f3b8:	b	40f400 <__fxstatat@plt+0xc2d0>
  40f3bc:	ldr	x0, [sp, #56]
  40f3c0:	ldr	x0, [x0, #8]
  40f3c4:	str	x0, [sp, #48]
  40f3c8:	b	40f3e8 <__fxstatat@plt+0xc2b8>
  40f3cc:	ldr	x0, [sp, #48]
  40f3d0:	ldr	x0, [x0, #8]
  40f3d4:	str	x0, [sp, #40]
  40f3d8:	ldr	x0, [sp, #48]
  40f3dc:	bl	402e30 <free@plt>
  40f3e0:	ldr	x0, [sp, #40]
  40f3e4:	str	x0, [sp, #48]
  40f3e8:	ldr	x0, [sp, #48]
  40f3ec:	cmp	x0, #0x0
  40f3f0:	b.ne	40f3cc <__fxstatat@plt+0xc29c>  // b.any
  40f3f4:	ldr	x0, [sp, #56]
  40f3f8:	add	x0, x0, #0x10
  40f3fc:	str	x0, [sp, #56]
  40f400:	ldr	x0, [sp, #24]
  40f404:	ldr	x0, [x0, #8]
  40f408:	ldr	x1, [sp, #56]
  40f40c:	cmp	x1, x0
  40f410:	b.cc	40f3bc <__fxstatat@plt+0xc28c>  // b.lo, b.ul, b.last
  40f414:	ldr	x0, [sp, #24]
  40f418:	ldr	x0, [x0, #72]
  40f41c:	str	x0, [sp, #48]
  40f420:	b	40f440 <__fxstatat@plt+0xc310>
  40f424:	ldr	x0, [sp, #48]
  40f428:	ldr	x0, [x0, #8]
  40f42c:	str	x0, [sp, #40]
  40f430:	ldr	x0, [sp, #48]
  40f434:	bl	402e30 <free@plt>
  40f438:	ldr	x0, [sp, #40]
  40f43c:	str	x0, [sp, #48]
  40f440:	ldr	x0, [sp, #48]
  40f444:	cmp	x0, #0x0
  40f448:	b.ne	40f424 <__fxstatat@plt+0xc2f4>  // b.any
  40f44c:	ldr	x0, [sp, #24]
  40f450:	ldr	x0, [x0]
  40f454:	bl	402e30 <free@plt>
  40f458:	ldr	x0, [sp, #24]
  40f45c:	bl	402e30 <free@plt>
  40f460:	nop
  40f464:	ldp	x29, x30, [sp], #64
  40f468:	ret
  40f46c:	stp	x29, x30, [sp, #-48]!
  40f470:	mov	x29, sp
  40f474:	str	x0, [sp, #24]
  40f478:	ldr	x0, [sp, #24]
  40f47c:	ldr	x0, [x0, #72]
  40f480:	cmp	x0, #0x0
  40f484:	b.eq	40f4a8 <__fxstatat@plt+0xc378>  // b.none
  40f488:	ldr	x0, [sp, #24]
  40f48c:	ldr	x0, [x0, #72]
  40f490:	str	x0, [sp, #40]
  40f494:	ldr	x0, [sp, #40]
  40f498:	ldr	x1, [x0, #8]
  40f49c:	ldr	x0, [sp, #24]
  40f4a0:	str	x1, [x0, #72]
  40f4a4:	b	40f4b4 <__fxstatat@plt+0xc384>
  40f4a8:	mov	x0, #0x10                  	// #16
  40f4ac:	bl	402b50 <malloc@plt>
  40f4b0:	str	x0, [sp, #40]
  40f4b4:	ldr	x0, [sp, #40]
  40f4b8:	ldp	x29, x30, [sp], #48
  40f4bc:	ret
  40f4c0:	sub	sp, sp, #0x10
  40f4c4:	str	x0, [sp, #8]
  40f4c8:	str	x1, [sp]
  40f4cc:	ldr	x0, [sp]
  40f4d0:	str	xzr, [x0]
  40f4d4:	ldr	x0, [sp, #8]
  40f4d8:	ldr	x1, [x0, #72]
  40f4dc:	ldr	x0, [sp]
  40f4e0:	str	x1, [x0, #8]
  40f4e4:	ldr	x0, [sp, #8]
  40f4e8:	ldr	x1, [sp]
  40f4ec:	str	x1, [x0, #72]
  40f4f0:	nop
  40f4f4:	add	sp, sp, #0x10
  40f4f8:	ret
  40f4fc:	stp	x29, x30, [sp, #-96]!
  40f500:	mov	x29, sp
  40f504:	str	x0, [sp, #40]
  40f508:	str	x1, [sp, #32]
  40f50c:	str	x2, [sp, #24]
  40f510:	strb	w3, [sp, #23]
  40f514:	ldr	x1, [sp, #32]
  40f518:	ldr	x0, [sp, #40]
  40f51c:	bl	40e890 <__fxstatat@plt+0xb760>
  40f520:	str	x0, [sp, #80]
  40f524:	ldr	x0, [sp, #24]
  40f528:	ldr	x1, [sp, #80]
  40f52c:	str	x1, [x0]
  40f530:	ldr	x0, [sp, #80]
  40f534:	ldr	x0, [x0]
  40f538:	cmp	x0, #0x0
  40f53c:	b.ne	40f548 <__fxstatat@plt+0xc418>  // b.any
  40f540:	mov	x0, #0x0                   	// #0
  40f544:	b	40f6a4 <__fxstatat@plt+0xc574>
  40f548:	ldr	x0, [sp, #80]
  40f54c:	ldr	x0, [x0]
  40f550:	ldr	x1, [sp, #32]
  40f554:	cmp	x1, x0
  40f558:	b.eq	40f584 <__fxstatat@plt+0xc454>  // b.none
  40f55c:	ldr	x0, [sp, #40]
  40f560:	ldr	x2, [x0, #56]
  40f564:	ldr	x0, [sp, #80]
  40f568:	ldr	x0, [x0]
  40f56c:	mov	x1, x0
  40f570:	ldr	x0, [sp, #32]
  40f574:	blr	x2
  40f578:	and	w0, w0, #0xff
  40f57c:	cmp	w0, #0x0
  40f580:	b.eq	40f5e8 <__fxstatat@plt+0xc4b8>  // b.none
  40f584:	ldr	x0, [sp, #80]
  40f588:	ldr	x0, [x0]
  40f58c:	str	x0, [sp, #56]
  40f590:	ldrb	w0, [sp, #23]
  40f594:	cmp	w0, #0x0
  40f598:	b.eq	40f5e0 <__fxstatat@plt+0xc4b0>  // b.none
  40f59c:	ldr	x0, [sp, #80]
  40f5a0:	ldr	x0, [x0, #8]
  40f5a4:	cmp	x0, #0x0
  40f5a8:	b.eq	40f5d8 <__fxstatat@plt+0xc4a8>  // b.none
  40f5ac:	ldr	x0, [sp, #80]
  40f5b0:	ldr	x0, [x0, #8]
  40f5b4:	str	x0, [sp, #48]
  40f5b8:	ldr	x2, [sp, #80]
  40f5bc:	ldr	x0, [sp, #48]
  40f5c0:	ldp	x0, x1, [x0]
  40f5c4:	stp	x0, x1, [x2]
  40f5c8:	ldr	x1, [sp, #48]
  40f5cc:	ldr	x0, [sp, #40]
  40f5d0:	bl	40f4c0 <__fxstatat@plt+0xc390>
  40f5d4:	b	40f5e0 <__fxstatat@plt+0xc4b0>
  40f5d8:	ldr	x0, [sp, #80]
  40f5dc:	str	xzr, [x0]
  40f5e0:	ldr	x0, [sp, #56]
  40f5e4:	b	40f6a4 <__fxstatat@plt+0xc574>
  40f5e8:	ldr	x0, [sp, #80]
  40f5ec:	str	x0, [sp, #88]
  40f5f0:	b	40f690 <__fxstatat@plt+0xc560>
  40f5f4:	ldr	x0, [sp, #88]
  40f5f8:	ldr	x0, [x0, #8]
  40f5fc:	ldr	x0, [x0]
  40f600:	ldr	x1, [sp, #32]
  40f604:	cmp	x1, x0
  40f608:	b.eq	40f638 <__fxstatat@plt+0xc508>  // b.none
  40f60c:	ldr	x0, [sp, #40]
  40f610:	ldr	x2, [x0, #56]
  40f614:	ldr	x0, [sp, #88]
  40f618:	ldr	x0, [x0, #8]
  40f61c:	ldr	x0, [x0]
  40f620:	mov	x1, x0
  40f624:	ldr	x0, [sp, #32]
  40f628:	blr	x2
  40f62c:	and	w0, w0, #0xff
  40f630:	cmp	w0, #0x0
  40f634:	b.eq	40f684 <__fxstatat@plt+0xc554>  // b.none
  40f638:	ldr	x0, [sp, #88]
  40f63c:	ldr	x0, [x0, #8]
  40f640:	ldr	x0, [x0]
  40f644:	str	x0, [sp, #72]
  40f648:	ldrb	w0, [sp, #23]
  40f64c:	cmp	w0, #0x0
  40f650:	b.eq	40f67c <__fxstatat@plt+0xc54c>  // b.none
  40f654:	ldr	x0, [sp, #88]
  40f658:	ldr	x0, [x0, #8]
  40f65c:	str	x0, [sp, #64]
  40f660:	ldr	x0, [sp, #64]
  40f664:	ldr	x1, [x0, #8]
  40f668:	ldr	x0, [sp, #88]
  40f66c:	str	x1, [x0, #8]
  40f670:	ldr	x1, [sp, #64]
  40f674:	ldr	x0, [sp, #40]
  40f678:	bl	40f4c0 <__fxstatat@plt+0xc390>
  40f67c:	ldr	x0, [sp, #72]
  40f680:	b	40f6a4 <__fxstatat@plt+0xc574>
  40f684:	ldr	x0, [sp, #88]
  40f688:	ldr	x0, [x0, #8]
  40f68c:	str	x0, [sp, #88]
  40f690:	ldr	x0, [sp, #88]
  40f694:	ldr	x0, [x0, #8]
  40f698:	cmp	x0, #0x0
  40f69c:	b.ne	40f5f4 <__fxstatat@plt+0xc4c4>  // b.any
  40f6a0:	mov	x0, #0x0                   	// #0
  40f6a4:	ldp	x29, x30, [sp], #96
  40f6a8:	ret
  40f6ac:	stp	x29, x30, [sp, #-96]!
  40f6b0:	mov	x29, sp
  40f6b4:	str	x0, [sp, #40]
  40f6b8:	str	x1, [sp, #32]
  40f6bc:	strb	w2, [sp, #31]
  40f6c0:	ldr	x0, [sp, #32]
  40f6c4:	ldr	x0, [x0]
  40f6c8:	str	x0, [sp, #88]
  40f6cc:	b	40f864 <__fxstatat@plt+0xc734>
  40f6d0:	ldr	x0, [sp, #88]
  40f6d4:	ldr	x0, [x0]
  40f6d8:	cmp	x0, #0x0
  40f6dc:	b.eq	40f858 <__fxstatat@plt+0xc728>  // b.none
  40f6e0:	ldr	x0, [sp, #88]
  40f6e4:	ldr	x0, [x0, #8]
  40f6e8:	str	x0, [sp, #80]
  40f6ec:	b	40f77c <__fxstatat@plt+0xc64c>
  40f6f0:	ldr	x0, [sp, #80]
  40f6f4:	ldr	x0, [x0]
  40f6f8:	str	x0, [sp, #72]
  40f6fc:	ldr	x1, [sp, #72]
  40f700:	ldr	x0, [sp, #40]
  40f704:	bl	40e890 <__fxstatat@plt+0xb760>
  40f708:	str	x0, [sp, #64]
  40f70c:	ldr	x0, [sp, #80]
  40f710:	ldr	x0, [x0, #8]
  40f714:	str	x0, [sp, #48]
  40f718:	ldr	x0, [sp, #64]
  40f71c:	ldr	x0, [x0]
  40f720:	cmp	x0, #0x0
  40f724:	b.eq	40f748 <__fxstatat@plt+0xc618>  // b.none
  40f728:	ldr	x0, [sp, #64]
  40f72c:	ldr	x1, [x0, #8]
  40f730:	ldr	x0, [sp, #80]
  40f734:	str	x1, [x0, #8]
  40f738:	ldr	x0, [sp, #64]
  40f73c:	ldr	x1, [sp, #80]
  40f740:	str	x1, [x0, #8]
  40f744:	b	40f774 <__fxstatat@plt+0xc644>
  40f748:	ldr	x0, [sp, #64]
  40f74c:	ldr	x1, [sp, #72]
  40f750:	str	x1, [x0]
  40f754:	ldr	x0, [sp, #40]
  40f758:	ldr	x0, [x0, #24]
  40f75c:	add	x1, x0, #0x1
  40f760:	ldr	x0, [sp, #40]
  40f764:	str	x1, [x0, #24]
  40f768:	ldr	x1, [sp, #80]
  40f76c:	ldr	x0, [sp, #40]
  40f770:	bl	40f4c0 <__fxstatat@plt+0xc390>
  40f774:	ldr	x0, [sp, #48]
  40f778:	str	x0, [sp, #80]
  40f77c:	ldr	x0, [sp, #80]
  40f780:	cmp	x0, #0x0
  40f784:	b.ne	40f6f0 <__fxstatat@plt+0xc5c0>  // b.any
  40f788:	ldr	x0, [sp, #88]
  40f78c:	ldr	x0, [x0]
  40f790:	str	x0, [sp, #72]
  40f794:	ldr	x0, [sp, #88]
  40f798:	str	xzr, [x0, #8]
  40f79c:	ldrb	w0, [sp, #31]
  40f7a0:	cmp	w0, #0x0
  40f7a4:	b.ne	40f854 <__fxstatat@plt+0xc724>  // b.any
  40f7a8:	ldr	x1, [sp, #72]
  40f7ac:	ldr	x0, [sp, #40]
  40f7b0:	bl	40e890 <__fxstatat@plt+0xb760>
  40f7b4:	str	x0, [sp, #64]
  40f7b8:	ldr	x0, [sp, #64]
  40f7bc:	ldr	x0, [x0]
  40f7c0:	cmp	x0, #0x0
  40f7c4:	b.eq	40f814 <__fxstatat@plt+0xc6e4>  // b.none
  40f7c8:	ldr	x0, [sp, #40]
  40f7cc:	bl	40f46c <__fxstatat@plt+0xc33c>
  40f7d0:	str	x0, [sp, #56]
  40f7d4:	ldr	x0, [sp, #56]
  40f7d8:	cmp	x0, #0x0
  40f7dc:	b.ne	40f7e8 <__fxstatat@plt+0xc6b8>  // b.any
  40f7e0:	mov	w0, #0x0                   	// #0
  40f7e4:	b	40f87c <__fxstatat@plt+0xc74c>
  40f7e8:	ldr	x0, [sp, #56]
  40f7ec:	ldr	x1, [sp, #72]
  40f7f0:	str	x1, [x0]
  40f7f4:	ldr	x0, [sp, #64]
  40f7f8:	ldr	x1, [x0, #8]
  40f7fc:	ldr	x0, [sp, #56]
  40f800:	str	x1, [x0, #8]
  40f804:	ldr	x0, [sp, #64]
  40f808:	ldr	x1, [sp, #56]
  40f80c:	str	x1, [x0, #8]
  40f810:	b	40f834 <__fxstatat@plt+0xc704>
  40f814:	ldr	x0, [sp, #64]
  40f818:	ldr	x1, [sp, #72]
  40f81c:	str	x1, [x0]
  40f820:	ldr	x0, [sp, #40]
  40f824:	ldr	x0, [x0, #24]
  40f828:	add	x1, x0, #0x1
  40f82c:	ldr	x0, [sp, #40]
  40f830:	str	x1, [x0, #24]
  40f834:	ldr	x0, [sp, #88]
  40f838:	str	xzr, [x0]
  40f83c:	ldr	x0, [sp, #32]
  40f840:	ldr	x0, [x0, #24]
  40f844:	sub	x1, x0, #0x1
  40f848:	ldr	x0, [sp, #32]
  40f84c:	str	x1, [x0, #24]
  40f850:	b	40f858 <__fxstatat@plt+0xc728>
  40f854:	nop
  40f858:	ldr	x0, [sp, #88]
  40f85c:	add	x0, x0, #0x10
  40f860:	str	x0, [sp, #88]
  40f864:	ldr	x0, [sp, #32]
  40f868:	ldr	x0, [x0, #8]
  40f86c:	ldr	x1, [sp, #88]
  40f870:	cmp	x1, x0
  40f874:	b.cc	40f6d0 <__fxstatat@plt+0xc5a0>  // b.lo, b.ul, b.last
  40f878:	mov	w0, #0x1                   	// #1
  40f87c:	ldp	x29, x30, [sp], #96
  40f880:	ret
  40f884:	stp	x29, x30, [sp, #-128]!
  40f888:	mov	x29, sp
  40f88c:	str	x0, [sp, #24]
  40f890:	str	x1, [sp, #16]
  40f894:	ldr	x0, [sp, #24]
  40f898:	ldr	x0, [x0, #40]
  40f89c:	mov	x1, x0
  40f8a0:	ldr	x0, [sp, #16]
  40f8a4:	bl	40efa4 <__fxstatat@plt+0xbe74>
  40f8a8:	str	x0, [sp, #120]
  40f8ac:	ldr	x0, [sp, #120]
  40f8b0:	cmp	x0, #0x0
  40f8b4:	b.ne	40f8c0 <__fxstatat@plt+0xc790>  // b.any
  40f8b8:	mov	w0, #0x0                   	// #0
  40f8bc:	b	40fa88 <__fxstatat@plt+0xc958>
  40f8c0:	ldr	x0, [sp, #24]
  40f8c4:	ldr	x0, [x0, #16]
  40f8c8:	ldr	x1, [sp, #120]
  40f8cc:	cmp	x1, x0
  40f8d0:	b.ne	40f8dc <__fxstatat@plt+0xc7ac>  // b.any
  40f8d4:	mov	w0, #0x1                   	// #1
  40f8d8:	b	40fa88 <__fxstatat@plt+0xc958>
  40f8dc:	add	x0, sp, #0x20
  40f8e0:	str	x0, [sp, #112]
  40f8e4:	mov	x1, #0x10                  	// #16
  40f8e8:	ldr	x0, [sp, #120]
  40f8ec:	bl	402c50 <calloc@plt>
  40f8f0:	mov	x1, x0
  40f8f4:	ldr	x0, [sp, #112]
  40f8f8:	str	x1, [x0]
  40f8fc:	ldr	x0, [sp, #112]
  40f900:	ldr	x0, [x0]
  40f904:	cmp	x0, #0x0
  40f908:	b.ne	40f914 <__fxstatat@plt+0xc7e4>  // b.any
  40f90c:	mov	w0, #0x0                   	// #0
  40f910:	b	40fa88 <__fxstatat@plt+0xc958>
  40f914:	ldr	x0, [sp, #112]
  40f918:	ldr	x1, [sp, #120]
  40f91c:	str	x1, [x0, #16]
  40f920:	ldr	x0, [sp, #112]
  40f924:	ldr	x1, [x0]
  40f928:	ldr	x0, [sp, #120]
  40f92c:	lsl	x0, x0, #4
  40f930:	add	x1, x1, x0
  40f934:	ldr	x0, [sp, #112]
  40f938:	str	x1, [x0, #8]
  40f93c:	ldr	x0, [sp, #112]
  40f940:	str	xzr, [x0, #24]
  40f944:	ldr	x0, [sp, #112]
  40f948:	str	xzr, [x0, #32]
  40f94c:	ldr	x0, [sp, #24]
  40f950:	ldr	x1, [x0, #40]
  40f954:	ldr	x0, [sp, #112]
  40f958:	str	x1, [x0, #40]
  40f95c:	ldr	x0, [sp, #24]
  40f960:	ldr	x1, [x0, #48]
  40f964:	ldr	x0, [sp, #112]
  40f968:	str	x1, [x0, #48]
  40f96c:	ldr	x0, [sp, #24]
  40f970:	ldr	x1, [x0, #56]
  40f974:	ldr	x0, [sp, #112]
  40f978:	str	x1, [x0, #56]
  40f97c:	ldr	x0, [sp, #24]
  40f980:	ldr	x1, [x0, #64]
  40f984:	ldr	x0, [sp, #112]
  40f988:	str	x1, [x0, #64]
  40f98c:	ldr	x0, [sp, #24]
  40f990:	ldr	x1, [x0, #72]
  40f994:	ldr	x0, [sp, #112]
  40f998:	str	x1, [x0, #72]
  40f99c:	mov	w2, #0x0                   	// #0
  40f9a0:	ldr	x1, [sp, #24]
  40f9a4:	ldr	x0, [sp, #112]
  40f9a8:	bl	40f6ac <__fxstatat@plt+0xc57c>
  40f9ac:	and	w0, w0, #0xff
  40f9b0:	cmp	w0, #0x0
  40f9b4:	b.eq	40fa1c <__fxstatat@plt+0xc8ec>  // b.none
  40f9b8:	ldr	x0, [sp, #24]
  40f9bc:	ldr	x0, [x0]
  40f9c0:	bl	402e30 <free@plt>
  40f9c4:	ldr	x0, [sp, #112]
  40f9c8:	ldr	x1, [x0]
  40f9cc:	ldr	x0, [sp, #24]
  40f9d0:	str	x1, [x0]
  40f9d4:	ldr	x0, [sp, #112]
  40f9d8:	ldr	x1, [x0, #8]
  40f9dc:	ldr	x0, [sp, #24]
  40f9e0:	str	x1, [x0, #8]
  40f9e4:	ldr	x0, [sp, #112]
  40f9e8:	ldr	x1, [x0, #16]
  40f9ec:	ldr	x0, [sp, #24]
  40f9f0:	str	x1, [x0, #16]
  40f9f4:	ldr	x0, [sp, #112]
  40f9f8:	ldr	x1, [x0, #24]
  40f9fc:	ldr	x0, [sp, #24]
  40fa00:	str	x1, [x0, #24]
  40fa04:	ldr	x0, [sp, #112]
  40fa08:	ldr	x1, [x0, #72]
  40fa0c:	ldr	x0, [sp, #24]
  40fa10:	str	x1, [x0, #72]
  40fa14:	mov	w0, #0x1                   	// #1
  40fa18:	b	40fa88 <__fxstatat@plt+0xc958>
  40fa1c:	ldr	x0, [sp, #112]
  40fa20:	ldr	x1, [x0, #72]
  40fa24:	ldr	x0, [sp, #24]
  40fa28:	str	x1, [x0, #72]
  40fa2c:	mov	w2, #0x1                   	// #1
  40fa30:	ldr	x1, [sp, #112]
  40fa34:	ldr	x0, [sp, #24]
  40fa38:	bl	40f6ac <__fxstatat@plt+0xc57c>
  40fa3c:	and	w0, w0, #0xff
  40fa40:	eor	w0, w0, #0x1
  40fa44:	and	w0, w0, #0xff
  40fa48:	cmp	w0, #0x0
  40fa4c:	b.ne	40fa74 <__fxstatat@plt+0xc944>  // b.any
  40fa50:	mov	w2, #0x0                   	// #0
  40fa54:	ldr	x1, [sp, #112]
  40fa58:	ldr	x0, [sp, #24]
  40fa5c:	bl	40f6ac <__fxstatat@plt+0xc57c>
  40fa60:	and	w0, w0, #0xff
  40fa64:	eor	w0, w0, #0x1
  40fa68:	and	w0, w0, #0xff
  40fa6c:	cmp	w0, #0x0
  40fa70:	b.eq	40fa78 <__fxstatat@plt+0xc948>  // b.none
  40fa74:	bl	402d20 <abort@plt>
  40fa78:	ldr	x0, [sp, #112]
  40fa7c:	ldr	x0, [x0]
  40fa80:	bl	402e30 <free@plt>
  40fa84:	mov	w0, #0x0                   	// #0
  40fa88:	ldp	x29, x30, [sp], #128
  40fa8c:	ret
  40fa90:	stp	x29, x30, [sp, #-96]!
  40fa94:	mov	x29, sp
  40fa98:	str	x0, [sp, #40]
  40fa9c:	str	x1, [sp, #32]
  40faa0:	str	x2, [sp, #24]
  40faa4:	ldr	x0, [sp, #32]
  40faa8:	cmp	x0, #0x0
  40faac:	b.ne	40fab4 <__fxstatat@plt+0xc984>  // b.any
  40fab0:	bl	402d20 <abort@plt>
  40fab4:	add	x0, sp, #0x38
  40fab8:	mov	w3, #0x0                   	// #0
  40fabc:	mov	x2, x0
  40fac0:	ldr	x1, [sp, #32]
  40fac4:	ldr	x0, [sp, #40]
  40fac8:	bl	40f4fc <__fxstatat@plt+0xc3cc>
  40facc:	str	x0, [sp, #88]
  40fad0:	ldr	x0, [sp, #88]
  40fad4:	cmp	x0, #0x0
  40fad8:	b.eq	40fafc <__fxstatat@plt+0xc9cc>  // b.none
  40fadc:	ldr	x0, [sp, #24]
  40fae0:	cmp	x0, #0x0
  40fae4:	b.eq	40faf4 <__fxstatat@plt+0xc9c4>  // b.none
  40fae8:	ldr	x0, [sp, #24]
  40faec:	ldr	x1, [sp, #88]
  40faf0:	str	x1, [x0]
  40faf4:	mov	w0, #0x0                   	// #0
  40faf8:	b	40fce0 <__fxstatat@plt+0xcbb0>
  40fafc:	ldr	x0, [sp, #40]
  40fb00:	ldr	x0, [x0, #24]
  40fb04:	ucvtf	s1, x0
  40fb08:	ldr	x0, [sp, #40]
  40fb0c:	ldr	x0, [x0, #40]
  40fb10:	ldr	s2, [x0, #8]
  40fb14:	ldr	x0, [sp, #40]
  40fb18:	ldr	x0, [x0, #16]
  40fb1c:	ucvtf	s0, x0
  40fb20:	fmul	s0, s2, s0
  40fb24:	fcmpe	s1, s0
  40fb28:	b.le	40fc34 <__fxstatat@plt+0xcb04>
  40fb2c:	ldr	x0, [sp, #40]
  40fb30:	bl	40ee90 <__fxstatat@plt+0xbd60>
  40fb34:	ldr	x0, [sp, #40]
  40fb38:	ldr	x0, [x0, #24]
  40fb3c:	ucvtf	s1, x0
  40fb40:	ldr	x0, [sp, #40]
  40fb44:	ldr	x0, [x0, #40]
  40fb48:	ldr	s2, [x0, #8]
  40fb4c:	ldr	x0, [sp, #40]
  40fb50:	ldr	x0, [x0, #16]
  40fb54:	ucvtf	s0, x0
  40fb58:	fmul	s0, s2, s0
  40fb5c:	fcmpe	s1, s0
  40fb60:	b.le	40fc34 <__fxstatat@plt+0xcb04>
  40fb64:	ldr	x0, [sp, #40]
  40fb68:	ldr	x0, [x0, #40]
  40fb6c:	str	x0, [sp, #80]
  40fb70:	ldr	x0, [sp, #80]
  40fb74:	ldrb	w0, [x0, #16]
  40fb78:	cmp	w0, #0x0
  40fb7c:	b.eq	40fb9c <__fxstatat@plt+0xca6c>  // b.none
  40fb80:	ldr	x0, [sp, #40]
  40fb84:	ldr	x0, [x0, #16]
  40fb88:	ucvtf	s1, x0
  40fb8c:	ldr	x0, [sp, #80]
  40fb90:	ldr	s0, [x0, #12]
  40fb94:	fmul	s0, s1, s0
  40fb98:	b	40fbc0 <__fxstatat@plt+0xca90>
  40fb9c:	ldr	x0, [sp, #40]
  40fba0:	ldr	x0, [x0, #16]
  40fba4:	ucvtf	s1, x0
  40fba8:	ldr	x0, [sp, #80]
  40fbac:	ldr	s0, [x0, #12]
  40fbb0:	fmul	s1, s1, s0
  40fbb4:	ldr	x0, [sp, #80]
  40fbb8:	ldr	s0, [x0, #8]
  40fbbc:	fmul	s0, s1, s0
  40fbc0:	str	s0, [sp, #76]
  40fbc4:	ldr	s0, [sp, #76]
  40fbc8:	mov	w0, #0x5f800000            	// #1602224128
  40fbcc:	fmov	s1, w0
  40fbd0:	fcmpe	s0, s1
  40fbd4:	b.lt	40fbe0 <__fxstatat@plt+0xcab0>  // b.tstop
  40fbd8:	mov	w0, #0xffffffff            	// #-1
  40fbdc:	b	40fce0 <__fxstatat@plt+0xcbb0>
  40fbe0:	ldr	s0, [sp, #76]
  40fbe4:	fcvtzu	x0, s0
  40fbe8:	mov	x1, x0
  40fbec:	ldr	x0, [sp, #40]
  40fbf0:	bl	40f884 <__fxstatat@plt+0xc754>
  40fbf4:	and	w0, w0, #0xff
  40fbf8:	eor	w0, w0, #0x1
  40fbfc:	and	w0, w0, #0xff
  40fc00:	cmp	w0, #0x0
  40fc04:	b.eq	40fc10 <__fxstatat@plt+0xcae0>  // b.none
  40fc08:	mov	w0, #0xffffffff            	// #-1
  40fc0c:	b	40fce0 <__fxstatat@plt+0xcbb0>
  40fc10:	add	x0, sp, #0x38
  40fc14:	mov	w3, #0x0                   	// #0
  40fc18:	mov	x2, x0
  40fc1c:	ldr	x1, [sp, #32]
  40fc20:	ldr	x0, [sp, #40]
  40fc24:	bl	40f4fc <__fxstatat@plt+0xc3cc>
  40fc28:	cmp	x0, #0x0
  40fc2c:	b.eq	40fc34 <__fxstatat@plt+0xcb04>  // b.none
  40fc30:	bl	402d20 <abort@plt>
  40fc34:	ldr	x0, [sp, #56]
  40fc38:	ldr	x0, [x0]
  40fc3c:	cmp	x0, #0x0
  40fc40:	b.eq	40fca8 <__fxstatat@plt+0xcb78>  // b.none
  40fc44:	ldr	x0, [sp, #40]
  40fc48:	bl	40f46c <__fxstatat@plt+0xc33c>
  40fc4c:	str	x0, [sp, #64]
  40fc50:	ldr	x0, [sp, #64]
  40fc54:	cmp	x0, #0x0
  40fc58:	b.ne	40fc64 <__fxstatat@plt+0xcb34>  // b.any
  40fc5c:	mov	w0, #0xffffffff            	// #-1
  40fc60:	b	40fce0 <__fxstatat@plt+0xcbb0>
  40fc64:	ldr	x0, [sp, #64]
  40fc68:	ldr	x1, [sp, #32]
  40fc6c:	str	x1, [x0]
  40fc70:	ldr	x0, [sp, #56]
  40fc74:	ldr	x1, [x0, #8]
  40fc78:	ldr	x0, [sp, #64]
  40fc7c:	str	x1, [x0, #8]
  40fc80:	ldr	x0, [sp, #56]
  40fc84:	ldr	x1, [sp, #64]
  40fc88:	str	x1, [x0, #8]
  40fc8c:	ldr	x0, [sp, #40]
  40fc90:	ldr	x0, [x0, #32]
  40fc94:	add	x1, x0, #0x1
  40fc98:	ldr	x0, [sp, #40]
  40fc9c:	str	x1, [x0, #32]
  40fca0:	mov	w0, #0x1                   	// #1
  40fca4:	b	40fce0 <__fxstatat@plt+0xcbb0>
  40fca8:	ldr	x0, [sp, #56]
  40fcac:	ldr	x1, [sp, #32]
  40fcb0:	str	x1, [x0]
  40fcb4:	ldr	x0, [sp, #40]
  40fcb8:	ldr	x0, [x0, #32]
  40fcbc:	add	x1, x0, #0x1
  40fcc0:	ldr	x0, [sp, #40]
  40fcc4:	str	x1, [x0, #32]
  40fcc8:	ldr	x0, [sp, #40]
  40fccc:	ldr	x0, [x0, #24]
  40fcd0:	add	x1, x0, #0x1
  40fcd4:	ldr	x0, [sp, #40]
  40fcd8:	str	x1, [x0, #24]
  40fcdc:	mov	w0, #0x1                   	// #1
  40fce0:	ldp	x29, x30, [sp], #96
  40fce4:	ret
  40fce8:	stp	x29, x30, [sp, #-48]!
  40fcec:	mov	x29, sp
  40fcf0:	str	x0, [sp, #24]
  40fcf4:	str	x1, [sp, #16]
  40fcf8:	add	x0, sp, #0x20
  40fcfc:	mov	x2, x0
  40fd00:	ldr	x1, [sp, #16]
  40fd04:	ldr	x0, [sp, #24]
  40fd08:	bl	40fa90 <__fxstatat@plt+0xc960>
  40fd0c:	str	w0, [sp, #44]
  40fd10:	ldr	w0, [sp, #44]
  40fd14:	cmn	w0, #0x1
  40fd18:	b.eq	40fd38 <__fxstatat@plt+0xcc08>  // b.none
  40fd1c:	ldr	w0, [sp, #44]
  40fd20:	cmp	w0, #0x0
  40fd24:	b.ne	40fd30 <__fxstatat@plt+0xcc00>  // b.any
  40fd28:	ldr	x0, [sp, #32]
  40fd2c:	b	40fd3c <__fxstatat@plt+0xcc0c>
  40fd30:	ldr	x0, [sp, #16]
  40fd34:	b	40fd3c <__fxstatat@plt+0xcc0c>
  40fd38:	mov	x0, #0x0                   	// #0
  40fd3c:	ldp	x29, x30, [sp], #48
  40fd40:	ret
  40fd44:	stp	x29, x30, [sp, #-80]!
  40fd48:	mov	x29, sp
  40fd4c:	str	x0, [sp, #24]
  40fd50:	str	x1, [sp, #16]
  40fd54:	add	x0, sp, #0x20
  40fd58:	mov	w3, #0x1                   	// #1
  40fd5c:	mov	x2, x0
  40fd60:	ldr	x1, [sp, #16]
  40fd64:	ldr	x0, [sp, #24]
  40fd68:	bl	40f4fc <__fxstatat@plt+0xc3cc>
  40fd6c:	str	x0, [sp, #64]
  40fd70:	ldr	x0, [sp, #64]
  40fd74:	cmp	x0, #0x0
  40fd78:	b.ne	40fd84 <__fxstatat@plt+0xcc54>  // b.any
  40fd7c:	mov	x0, #0x0                   	// #0
  40fd80:	b	40fef0 <__fxstatat@plt+0xcdc0>
  40fd84:	ldr	x0, [sp, #24]
  40fd88:	ldr	x0, [x0, #32]
  40fd8c:	sub	x1, x0, #0x1
  40fd90:	ldr	x0, [sp, #24]
  40fd94:	str	x1, [x0, #32]
  40fd98:	ldr	x0, [sp, #32]
  40fd9c:	ldr	x0, [x0]
  40fda0:	cmp	x0, #0x0
  40fda4:	b.ne	40feec <__fxstatat@plt+0xcdbc>  // b.any
  40fda8:	ldr	x0, [sp, #24]
  40fdac:	ldr	x0, [x0, #24]
  40fdb0:	sub	x1, x0, #0x1
  40fdb4:	ldr	x0, [sp, #24]
  40fdb8:	str	x1, [x0, #24]
  40fdbc:	ldr	x0, [sp, #24]
  40fdc0:	ldr	x0, [x0, #24]
  40fdc4:	ucvtf	s1, x0
  40fdc8:	ldr	x0, [sp, #24]
  40fdcc:	ldr	x0, [x0, #40]
  40fdd0:	ldr	s2, [x0]
  40fdd4:	ldr	x0, [sp, #24]
  40fdd8:	ldr	x0, [x0, #16]
  40fddc:	ucvtf	s0, x0
  40fde0:	fmul	s0, s2, s0
  40fde4:	fcmpe	s1, s0
  40fde8:	b.pl	40feec <__fxstatat@plt+0xcdbc>  // b.nfrst
  40fdec:	ldr	x0, [sp, #24]
  40fdf0:	bl	40ee90 <__fxstatat@plt+0xbd60>
  40fdf4:	ldr	x0, [sp, #24]
  40fdf8:	ldr	x0, [x0, #24]
  40fdfc:	ucvtf	s1, x0
  40fe00:	ldr	x0, [sp, #24]
  40fe04:	ldr	x0, [x0, #40]
  40fe08:	ldr	s2, [x0]
  40fe0c:	ldr	x0, [sp, #24]
  40fe10:	ldr	x0, [x0, #16]
  40fe14:	ucvtf	s0, x0
  40fe18:	fmul	s0, s2, s0
  40fe1c:	fcmpe	s1, s0
  40fe20:	b.pl	40feec <__fxstatat@plt+0xcdbc>  // b.nfrst
  40fe24:	ldr	x0, [sp, #24]
  40fe28:	ldr	x0, [x0, #40]
  40fe2c:	str	x0, [sp, #56]
  40fe30:	ldr	x0, [sp, #56]
  40fe34:	ldrb	w0, [x0, #16]
  40fe38:	cmp	w0, #0x0
  40fe3c:	b.eq	40fe60 <__fxstatat@plt+0xcd30>  // b.none
  40fe40:	ldr	x0, [sp, #24]
  40fe44:	ldr	x0, [x0, #16]
  40fe48:	ucvtf	s1, x0
  40fe4c:	ldr	x0, [sp, #56]
  40fe50:	ldr	s0, [x0, #4]
  40fe54:	fmul	s0, s1, s0
  40fe58:	fcvtzu	x0, s0
  40fe5c:	b	40fe88 <__fxstatat@plt+0xcd58>
  40fe60:	ldr	x0, [sp, #24]
  40fe64:	ldr	x0, [x0, #16]
  40fe68:	ucvtf	s1, x0
  40fe6c:	ldr	x0, [sp, #56]
  40fe70:	ldr	s0, [x0, #4]
  40fe74:	fmul	s1, s1, s0
  40fe78:	ldr	x0, [sp, #56]
  40fe7c:	ldr	s0, [x0, #8]
  40fe80:	fmul	s0, s1, s0
  40fe84:	fcvtzu	x0, s0
  40fe88:	str	x0, [sp, #48]
  40fe8c:	ldr	x1, [sp, #48]
  40fe90:	ldr	x0, [sp, #24]
  40fe94:	bl	40f884 <__fxstatat@plt+0xc754>
  40fe98:	and	w0, w0, #0xff
  40fe9c:	eor	w0, w0, #0x1
  40fea0:	and	w0, w0, #0xff
  40fea4:	cmp	w0, #0x0
  40fea8:	b.eq	40feec <__fxstatat@plt+0xcdbc>  // b.none
  40feac:	ldr	x0, [sp, #24]
  40feb0:	ldr	x0, [x0, #72]
  40feb4:	str	x0, [sp, #72]
  40feb8:	b	40fed8 <__fxstatat@plt+0xcda8>
  40febc:	ldr	x0, [sp, #72]
  40fec0:	ldr	x0, [x0, #8]
  40fec4:	str	x0, [sp, #40]
  40fec8:	ldr	x0, [sp, #72]
  40fecc:	bl	402e30 <free@plt>
  40fed0:	ldr	x0, [sp, #40]
  40fed4:	str	x0, [sp, #72]
  40fed8:	ldr	x0, [sp, #72]
  40fedc:	cmp	x0, #0x0
  40fee0:	b.ne	40febc <__fxstatat@plt+0xcd8c>  // b.any
  40fee4:	ldr	x0, [sp, #24]
  40fee8:	str	xzr, [x0, #72]
  40feec:	ldr	x0, [sp, #64]
  40fef0:	ldp	x29, x30, [sp], #80
  40fef4:	ret
  40fef8:	stp	x29, x30, [sp, #-48]!
  40fefc:	mov	x29, sp
  40ff00:	str	x0, [sp, #24]
  40ff04:	str	x1, [sp, #16]
  40ff08:	ldr	x0, [sp, #24]
  40ff0c:	str	x0, [sp, #40]
  40ff10:	ldr	x0, [sp, #40]
  40ff14:	ldr	x0, [x0]
  40ff18:	ldr	x1, [sp, #16]
  40ff1c:	bl	41a468 <__fxstatat@plt+0x17338>
  40ff20:	str	x0, [sp, #32]
  40ff24:	ldr	x0, [sp, #40]
  40ff28:	ldr	x1, [x0, #8]
  40ff2c:	ldr	x0, [sp, #32]
  40ff30:	eor	x0, x1, x0
  40ff34:	ldr	x1, [sp, #16]
  40ff38:	udiv	x2, x0, x1
  40ff3c:	ldr	x1, [sp, #16]
  40ff40:	mul	x1, x2, x1
  40ff44:	sub	x0, x0, x1
  40ff48:	ldp	x29, x30, [sp], #48
  40ff4c:	ret
  40ff50:	sub	sp, sp, #0x20
  40ff54:	str	x0, [sp, #8]
  40ff58:	str	x1, [sp]
  40ff5c:	ldr	x0, [sp, #8]
  40ff60:	str	x0, [sp, #24]
  40ff64:	ldr	x0, [sp, #24]
  40ff68:	ldr	x0, [x0, #8]
  40ff6c:	ldr	x1, [sp]
  40ff70:	udiv	x2, x0, x1
  40ff74:	ldr	x1, [sp]
  40ff78:	mul	x1, x2, x1
  40ff7c:	sub	x0, x0, x1
  40ff80:	add	sp, sp, #0x20
  40ff84:	ret
  40ff88:	stp	x29, x30, [sp, #-48]!
  40ff8c:	mov	x29, sp
  40ff90:	str	x0, [sp, #24]
  40ff94:	str	x1, [sp, #16]
  40ff98:	ldr	x0, [sp, #24]
  40ff9c:	str	x0, [sp, #40]
  40ffa0:	ldr	x0, [sp, #16]
  40ffa4:	str	x0, [sp, #32]
  40ffa8:	ldr	x0, [sp, #40]
  40ffac:	ldr	x1, [x0, #8]
  40ffb0:	ldr	x0, [sp, #32]
  40ffb4:	ldr	x0, [x0, #8]
  40ffb8:	cmp	x1, x0
  40ffbc:	b.ne	410008 <__fxstatat@plt+0xced8>  // b.any
  40ffc0:	ldr	x0, [sp, #40]
  40ffc4:	ldr	x1, [x0, #16]
  40ffc8:	ldr	x0, [sp, #32]
  40ffcc:	ldr	x0, [x0, #16]
  40ffd0:	cmp	x1, x0
  40ffd4:	b.ne	410008 <__fxstatat@plt+0xced8>  // b.any
  40ffd8:	ldr	x0, [sp, #40]
  40ffdc:	ldr	x2, [x0]
  40ffe0:	ldr	x0, [sp, #32]
  40ffe4:	ldr	x0, [x0]
  40ffe8:	mov	x1, x0
  40ffec:	mov	x0, x2
  40fff0:	bl	4129d4 <__fxstatat@plt+0xf8a4>
  40fff4:	and	w0, w0, #0xff
  40fff8:	cmp	w0, #0x0
  40fffc:	b.eq	410008 <__fxstatat@plt+0xced8>  // b.none
  410000:	mov	w0, #0x1                   	// #1
  410004:	b	41000c <__fxstatat@plt+0xcedc>
  410008:	mov	w0, #0x0                   	// #0
  41000c:	and	w0, w0, #0x1
  410010:	and	w0, w0, #0xff
  410014:	ldp	x29, x30, [sp], #48
  410018:	ret
  41001c:	stp	x29, x30, [sp, #-48]!
  410020:	mov	x29, sp
  410024:	str	x0, [sp, #24]
  410028:	str	x1, [sp, #16]
  41002c:	ldr	x0, [sp, #24]
  410030:	str	x0, [sp, #40]
  410034:	ldr	x0, [sp, #16]
  410038:	str	x0, [sp, #32]
  41003c:	ldr	x0, [sp, #40]
  410040:	ldr	x1, [x0, #8]
  410044:	ldr	x0, [sp, #32]
  410048:	ldr	x0, [x0, #8]
  41004c:	cmp	x1, x0
  410050:	b.ne	410098 <__fxstatat@plt+0xcf68>  // b.any
  410054:	ldr	x0, [sp, #40]
  410058:	ldr	x1, [x0, #16]
  41005c:	ldr	x0, [sp, #32]
  410060:	ldr	x0, [x0, #16]
  410064:	cmp	x1, x0
  410068:	b.ne	410098 <__fxstatat@plt+0xcf68>  // b.any
  41006c:	ldr	x0, [sp, #40]
  410070:	ldr	x2, [x0]
  410074:	ldr	x0, [sp, #32]
  410078:	ldr	x0, [x0]
  41007c:	mov	x1, x0
  410080:	mov	x0, x2
  410084:	bl	402db0 <strcmp@plt>
  410088:	cmp	w0, #0x0
  41008c:	b.ne	410098 <__fxstatat@plt+0xcf68>  // b.any
  410090:	mov	w0, #0x1                   	// #1
  410094:	b	41009c <__fxstatat@plt+0xcf6c>
  410098:	mov	w0, #0x0                   	// #0
  41009c:	and	w0, w0, #0x1
  4100a0:	and	w0, w0, #0xff
  4100a4:	ldp	x29, x30, [sp], #48
  4100a8:	ret
  4100ac:	stp	x29, x30, [sp, #-48]!
  4100b0:	mov	x29, sp
  4100b4:	str	x0, [sp, #24]
  4100b8:	ldr	x0, [sp, #24]
  4100bc:	str	x0, [sp, #40]
  4100c0:	ldr	x0, [sp, #40]
  4100c4:	ldr	x0, [x0]
  4100c8:	bl	402e30 <free@plt>
  4100cc:	ldr	x0, [sp, #40]
  4100d0:	bl	402e30 <free@plt>
  4100d4:	nop
  4100d8:	ldp	x29, x30, [sp], #48
  4100dc:	ret
  4100e0:	stp	x29, x30, [sp, #-80]!
  4100e4:	mov	x29, sp
  4100e8:	str	w0, [sp, #44]
  4100ec:	str	x1, [sp, #32]
  4100f0:	str	w2, [sp, #40]
  4100f4:	str	x3, [sp, #24]
  4100f8:	ldr	w1, [sp, #40]
  4100fc:	mov	w0, #0x4900                	// #18688
  410100:	movk	w0, #0x8, lsl #16
  410104:	orr	w0, w1, w0
  410108:	str	w0, [sp, #76]
  41010c:	ldr	w2, [sp, #76]
  410110:	ldr	x1, [sp, #32]
  410114:	ldr	w0, [sp, #44]
  410118:	bl	41a708 <__fxstatat@plt+0x175d8>
  41011c:	str	w0, [sp, #72]
  410120:	ldr	w0, [sp, #72]
  410124:	cmp	w0, #0x0
  410128:	b.ge	410134 <__fxstatat@plt+0xd004>  // b.tcont
  41012c:	mov	x0, #0x0                   	// #0
  410130:	b	410184 <__fxstatat@plt+0xd054>
  410134:	ldr	w0, [sp, #72]
  410138:	bl	402d00 <fdopendir@plt>
  41013c:	str	x0, [sp, #64]
  410140:	ldr	x0, [sp, #64]
  410144:	cmp	x0, #0x0
  410148:	b.eq	41015c <__fxstatat@plt+0xd02c>  // b.none
  41014c:	ldr	x0, [sp, #24]
  410150:	ldr	w1, [sp, #72]
  410154:	str	w1, [x0]
  410158:	b	410180 <__fxstatat@plt+0xd050>
  41015c:	bl	403070 <__errno_location@plt>
  410160:	ldr	w0, [x0]
  410164:	str	w0, [sp, #60]
  410168:	ldr	w0, [sp, #72]
  41016c:	bl	402cd0 <close@plt>
  410170:	bl	403070 <__errno_location@plt>
  410174:	mov	x1, x0
  410178:	ldr	w0, [sp, #60]
  41017c:	str	w0, [x1]
  410180:	ldr	x0, [sp, #64]
  410184:	ldp	x29, x30, [sp], #80
  410188:	ret
  41018c:	mov	w0, #0xffffffff            	// #-1
  410190:	ret
  410194:	mov	w0, #0xffffffff            	// #-1
  410198:	ret
  41019c:	stp	x29, x30, [sp, #-48]!
  4101a0:	mov	x29, sp
  4101a4:	str	x0, [sp, #24]
  4101a8:	ldr	x0, [sp, #24]
  4101ac:	cmp	x0, #0x0
  4101b0:	b.ne	4101dc <__fxstatat@plt+0xd0ac>  // b.any
  4101b4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4101b8:	add	x0, x0, #0x4b0
  4101bc:	ldr	x0, [x0]
  4101c0:	mov	x3, x0
  4101c4:	mov	x2, #0x37                  	// #55
  4101c8:	mov	x1, #0x1                   	// #1
  4101cc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4101d0:	add	x0, x0, #0xda0
  4101d4:	bl	402ef0 <fwrite@plt>
  4101d8:	bl	402d20 <abort@plt>
  4101dc:	mov	w1, #0x2f                  	// #47
  4101e0:	ldr	x0, [sp, #24]
  4101e4:	bl	402ce0 <strrchr@plt>
  4101e8:	str	x0, [sp, #40]
  4101ec:	ldr	x0, [sp, #40]
  4101f0:	cmp	x0, #0x0
  4101f4:	b.eq	410204 <__fxstatat@plt+0xd0d4>  // b.none
  4101f8:	ldr	x0, [sp, #40]
  4101fc:	add	x0, x0, #0x1
  410200:	b	410208 <__fxstatat@plt+0xd0d8>
  410204:	ldr	x0, [sp, #24]
  410208:	str	x0, [sp, #32]
  41020c:	ldr	x1, [sp, #32]
  410210:	ldr	x0, [sp, #24]
  410214:	sub	x0, x1, x0
  410218:	cmp	x0, #0x6
  41021c:	b.le	410284 <__fxstatat@plt+0xd154>
  410220:	ldr	x0, [sp, #32]
  410224:	sub	x3, x0, #0x7
  410228:	mov	x2, #0x7                   	// #7
  41022c:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  410230:	add	x1, x0, #0xdd8
  410234:	mov	x0, x3
  410238:	bl	402bb0 <strncmp@plt>
  41023c:	cmp	w0, #0x0
  410240:	b.ne	410284 <__fxstatat@plt+0xd154>  // b.any
  410244:	ldr	x0, [sp, #32]
  410248:	str	x0, [sp, #24]
  41024c:	mov	x2, #0x3                   	// #3
  410250:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  410254:	add	x1, x0, #0xde0
  410258:	ldr	x0, [sp, #32]
  41025c:	bl	402bb0 <strncmp@plt>
  410260:	cmp	w0, #0x0
  410264:	b.ne	410284 <__fxstatat@plt+0xd154>  // b.any
  410268:	ldr	x0, [sp, #32]
  41026c:	add	x0, x0, #0x3
  410270:	str	x0, [sp, #24]
  410274:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  410278:	add	x0, x0, #0x4d8
  41027c:	ldr	x1, [sp, #24]
  410280:	str	x1, [x0]
  410284:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  410288:	add	x0, x0, #0x940
  41028c:	ldr	x1, [sp, #24]
  410290:	str	x1, [x0]
  410294:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  410298:	add	x0, x0, #0x4a8
  41029c:	ldr	x1, [sp, #24]
  4102a0:	str	x1, [x0]
  4102a4:	nop
  4102a8:	ldp	x29, x30, [sp], #48
  4102ac:	ret
  4102b0:	stp	x29, x30, [sp, #-96]!
  4102b4:	mov	x29, sp
  4102b8:	str	x0, [sp, #40]
  4102bc:	str	w1, [sp, #36]
  4102c0:	str	x2, [sp, #24]
  4102c4:	str	w3, [sp, #32]
  4102c8:	str	w4, [sp, #20]
  4102cc:	add	x0, sp, #0x38
  4102d0:	mov	x3, x0
  4102d4:	ldr	w2, [sp, #20]
  4102d8:	ldr	w1, [sp, #36]
  4102dc:	ldr	x0, [sp, #40]
  4102e0:	bl	4194f8 <__fxstatat@plt+0x163c8>
  4102e4:	str	w0, [sp, #92]
  4102e8:	ldr	w0, [sp, #92]
  4102ec:	cmp	w0, #0x0
  4102f0:	b.eq	4102fc <__fxstatat@plt+0xd1cc>  // b.none
  4102f4:	mov	w0, #0xfffffffe            	// #-2
  4102f8:	b	41031c <__fxstatat@plt+0xd1ec>
  4102fc:	add	x0, sp, #0x38
  410300:	ldr	w2, [sp, #32]
  410304:	ldr	x1, [sp, #24]
  410308:	bl	419818 <__fxstatat@plt+0x166e8>
  41030c:	str	w0, [sp, #92]
  410310:	add	x0, sp, #0x38
  410314:	bl	4194a8 <__fxstatat@plt+0x16378>
  410318:	ldr	w0, [sp, #92]
  41031c:	ldp	x29, x30, [sp], #96
  410320:	ret
  410324:	stp	x29, x30, [sp, #-80]!
  410328:	mov	x29, sp
  41032c:	str	x0, [sp, #24]
  410330:	str	w1, [sp, #20]
  410334:	str	w2, [sp, #16]
  410338:	add	x0, sp, #0x28
  41033c:	mov	x2, #0x20                  	// #32
  410340:	mov	w1, #0x0                   	// #0
  410344:	bl	402c00 <memset@plt>
  410348:	ldr	w0, [sp, #16]
  41034c:	str	w0, [sp, #40]
  410350:	add	x0, sp, #0x28
  410354:	ldr	w2, [sp, #20]
  410358:	ldr	x1, [sp, #24]
  41035c:	bl	419818 <__fxstatat@plt+0x166e8>
  410360:	str	w0, [sp, #76]
  410364:	add	x0, sp, #0x28
  410368:	bl	4194a8 <__fxstatat@plt+0x16378>
  41036c:	ldr	w0, [sp, #76]
  410370:	ldp	x29, x30, [sp], #80
  410374:	ret
  410378:	stp	x29, x30, [sp, #-48]!
  41037c:	mov	x29, sp
  410380:	str	x0, [sp, #24]
  410384:	bl	403070 <__errno_location@plt>
  410388:	ldr	w0, [x0]
  41038c:	str	w0, [sp, #44]
  410390:	ldr	x0, [sp, #24]
  410394:	cmp	x0, #0x0
  410398:	b.eq	4103a4 <__fxstatat@plt+0xd274>  // b.none
  41039c:	ldr	x0, [sp, #24]
  4103a0:	b	4103ac <__fxstatat@plt+0xd27c>
  4103a4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4103a8:	add	x0, x0, #0x948
  4103ac:	mov	x1, #0x38                  	// #56
  4103b0:	bl	415ba8 <__fxstatat@plt+0x12a78>
  4103b4:	str	x0, [sp, #32]
  4103b8:	bl	403070 <__errno_location@plt>
  4103bc:	mov	x1, x0
  4103c0:	ldr	w0, [sp, #44]
  4103c4:	str	w0, [x1]
  4103c8:	ldr	x0, [sp, #32]
  4103cc:	ldp	x29, x30, [sp], #48
  4103d0:	ret
  4103d4:	sub	sp, sp, #0x10
  4103d8:	str	x0, [sp, #8]
  4103dc:	ldr	x0, [sp, #8]
  4103e0:	cmp	x0, #0x0
  4103e4:	b.eq	4103f0 <__fxstatat@plt+0xd2c0>  // b.none
  4103e8:	ldr	x0, [sp, #8]
  4103ec:	b	4103f8 <__fxstatat@plt+0xd2c8>
  4103f0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4103f4:	add	x0, x0, #0x948
  4103f8:	ldr	w0, [x0]
  4103fc:	add	sp, sp, #0x10
  410400:	ret
  410404:	sub	sp, sp, #0x10
  410408:	str	x0, [sp, #8]
  41040c:	str	w1, [sp, #4]
  410410:	ldr	x0, [sp, #8]
  410414:	cmp	x0, #0x0
  410418:	b.eq	410424 <__fxstatat@plt+0xd2f4>  // b.none
  41041c:	ldr	x0, [sp, #8]
  410420:	b	41042c <__fxstatat@plt+0xd2fc>
  410424:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  410428:	add	x0, x0, #0x948
  41042c:	ldr	w1, [sp, #4]
  410430:	str	w1, [x0]
  410434:	nop
  410438:	add	sp, sp, #0x10
  41043c:	ret
  410440:	sub	sp, sp, #0x30
  410444:	str	x0, [sp, #8]
  410448:	strb	w1, [sp, #7]
  41044c:	str	w2, [sp]
  410450:	ldrb	w0, [sp, #7]
  410454:	strb	w0, [sp, #47]
  410458:	ldr	x0, [sp, #8]
  41045c:	cmp	x0, #0x0
  410460:	b.eq	41046c <__fxstatat@plt+0xd33c>  // b.none
  410464:	ldr	x0, [sp, #8]
  410468:	b	410474 <__fxstatat@plt+0xd344>
  41046c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  410470:	add	x0, x0, #0x948
  410474:	add	x1, x0, #0x8
  410478:	ldrb	w0, [sp, #47]
  41047c:	lsr	w0, w0, #5
  410480:	and	w0, w0, #0xff
  410484:	and	x0, x0, #0xff
  410488:	lsl	x0, x0, #2
  41048c:	add	x0, x1, x0
  410490:	str	x0, [sp, #32]
  410494:	ldrb	w0, [sp, #47]
  410498:	and	w0, w0, #0x1f
  41049c:	str	w0, [sp, #28]
  4104a0:	ldr	x0, [sp, #32]
  4104a4:	ldr	w1, [x0]
  4104a8:	ldr	w0, [sp, #28]
  4104ac:	lsr	w0, w1, w0
  4104b0:	and	w0, w0, #0x1
  4104b4:	str	w0, [sp, #24]
  4104b8:	ldr	x0, [sp, #32]
  4104bc:	ldr	w0, [x0]
  4104c0:	ldr	w1, [sp]
  4104c4:	and	w2, w1, #0x1
  4104c8:	ldr	w1, [sp, #24]
  4104cc:	eor	w2, w2, w1
  4104d0:	ldr	w1, [sp, #28]
  4104d4:	lsl	w1, w2, w1
  4104d8:	eor	w1, w0, w1
  4104dc:	ldr	x0, [sp, #32]
  4104e0:	str	w1, [x0]
  4104e4:	ldr	w0, [sp, #24]
  4104e8:	add	sp, sp, #0x30
  4104ec:	ret
  4104f0:	sub	sp, sp, #0x20
  4104f4:	str	x0, [sp, #8]
  4104f8:	str	w1, [sp, #4]
  4104fc:	ldr	x0, [sp, #8]
  410500:	cmp	x0, #0x0
  410504:	b.ne	410514 <__fxstatat@plt+0xd3e4>  // b.any
  410508:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41050c:	add	x0, x0, #0x948
  410510:	str	x0, [sp, #8]
  410514:	ldr	x0, [sp, #8]
  410518:	ldr	w0, [x0, #4]
  41051c:	str	w0, [sp, #28]
  410520:	ldr	x0, [sp, #8]
  410524:	ldr	w1, [sp, #4]
  410528:	str	w1, [x0, #4]
  41052c:	ldr	w0, [sp, #28]
  410530:	add	sp, sp, #0x20
  410534:	ret
  410538:	stp	x29, x30, [sp, #-48]!
  41053c:	mov	x29, sp
  410540:	str	x0, [sp, #40]
  410544:	str	x1, [sp, #32]
  410548:	str	x2, [sp, #24]
  41054c:	ldr	x0, [sp, #40]
  410550:	cmp	x0, #0x0
  410554:	b.ne	410564 <__fxstatat@plt+0xd434>  // b.any
  410558:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41055c:	add	x0, x0, #0x948
  410560:	str	x0, [sp, #40]
  410564:	ldr	x0, [sp, #40]
  410568:	mov	w1, #0xa                   	// #10
  41056c:	str	w1, [x0]
  410570:	ldr	x0, [sp, #32]
  410574:	cmp	x0, #0x0
  410578:	b.eq	410588 <__fxstatat@plt+0xd458>  // b.none
  41057c:	ldr	x0, [sp, #24]
  410580:	cmp	x0, #0x0
  410584:	b.ne	41058c <__fxstatat@plt+0xd45c>  // b.any
  410588:	bl	402d20 <abort@plt>
  41058c:	ldr	x0, [sp, #40]
  410590:	ldr	x1, [sp, #32]
  410594:	str	x1, [x0, #40]
  410598:	ldr	x0, [sp, #40]
  41059c:	ldr	x1, [sp, #24]
  4105a0:	str	x1, [x0, #48]
  4105a4:	nop
  4105a8:	ldp	x29, x30, [sp], #48
  4105ac:	ret
  4105b0:	stp	x29, x30, [sp, #-96]!
  4105b4:	mov	x29, sp
  4105b8:	mov	x1, x8
  4105bc:	str	w0, [sp, #28]
  4105c0:	stp	xzr, xzr, [sp, #40]
  4105c4:	stp	xzr, xzr, [sp, #56]
  4105c8:	stp	xzr, xzr, [sp, #72]
  4105cc:	str	xzr, [sp, #88]
  4105d0:	ldr	w0, [sp, #28]
  4105d4:	cmp	w0, #0xa
  4105d8:	b.ne	4105e0 <__fxstatat@plt+0xd4b0>  // b.any
  4105dc:	bl	402d20 <abort@plt>
  4105e0:	ldr	w0, [sp, #28]
  4105e4:	str	w0, [sp, #40]
  4105e8:	add	x0, sp, #0x28
  4105ec:	ldp	x2, x3, [x0]
  4105f0:	stp	x2, x3, [x1]
  4105f4:	ldp	x2, x3, [x0, #16]
  4105f8:	stp	x2, x3, [x1, #16]
  4105fc:	ldp	x2, x3, [x0, #32]
  410600:	stp	x2, x3, [x1, #32]
  410604:	ldr	x0, [x0, #48]
  410608:	str	x0, [x1, #48]
  41060c:	ldp	x29, x30, [sp], #96
  410610:	ret
  410614:	stp	x29, x30, [sp, #-48]!
  410618:	mov	x29, sp
  41061c:	str	x0, [sp, #24]
  410620:	str	w1, [sp, #20]
  410624:	ldr	x0, [sp, #24]
  410628:	bl	4030b0 <gettext@plt>
  41062c:	str	x0, [sp, #40]
  410630:	ldr	x1, [sp, #40]
  410634:	ldr	x0, [sp, #24]
  410638:	cmp	x1, x0
  41063c:	b.eq	410648 <__fxstatat@plt+0xd518>  // b.none
  410640:	ldr	x0, [sp, #40]
  410644:	b	4106f0 <__fxstatat@plt+0xd5c0>
  410648:	bl	41a6b4 <__fxstatat@plt+0x17584>
  41064c:	str	x0, [sp, #32]
  410650:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  410654:	add	x1, x0, #0xed8
  410658:	ldr	x0, [sp, #32]
  41065c:	bl	41a058 <__fxstatat@plt+0x16f28>
  410660:	cmp	w0, #0x0
  410664:	b.ne	410690 <__fxstatat@plt+0xd560>  // b.any
  410668:	ldr	x0, [sp, #24]
  41066c:	ldrb	w0, [x0]
  410670:	cmp	w0, #0x60
  410674:	b.ne	410684 <__fxstatat@plt+0xd554>  // b.any
  410678:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  41067c:	add	x0, x0, #0xee0
  410680:	b	4106f0 <__fxstatat@plt+0xd5c0>
  410684:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  410688:	add	x0, x0, #0xee8
  41068c:	b	4106f0 <__fxstatat@plt+0xd5c0>
  410690:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  410694:	add	x1, x0, #0xef0
  410698:	ldr	x0, [sp, #32]
  41069c:	bl	41a058 <__fxstatat@plt+0x16f28>
  4106a0:	cmp	w0, #0x0
  4106a4:	b.ne	4106d0 <__fxstatat@plt+0xd5a0>  // b.any
  4106a8:	ldr	x0, [sp, #24]
  4106ac:	ldrb	w0, [x0]
  4106b0:	cmp	w0, #0x60
  4106b4:	b.ne	4106c4 <__fxstatat@plt+0xd594>  // b.any
  4106b8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4106bc:	add	x0, x0, #0xef8
  4106c0:	b	4106f0 <__fxstatat@plt+0xd5c0>
  4106c4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4106c8:	add	x0, x0, #0xf00
  4106cc:	b	4106f0 <__fxstatat@plt+0xd5c0>
  4106d0:	ldr	w0, [sp, #20]
  4106d4:	cmp	w0, #0x9
  4106d8:	b.ne	4106e8 <__fxstatat@plt+0xd5b8>  // b.any
  4106dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4106e0:	add	x0, x0, #0xf08
  4106e4:	b	4106f0 <__fxstatat@plt+0xd5c0>
  4106e8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4106ec:	add	x0, x0, #0xf10
  4106f0:	ldp	x29, x30, [sp], #48
  4106f4:	ret
  4106f8:	sub	sp, sp, #0xf0
  4106fc:	stp	x29, x30, [sp, #16]
  410700:	add	x29, sp, #0x10
  410704:	str	x19, [sp, #32]
  410708:	str	x0, [sp, #104]
  41070c:	str	x1, [sp, #96]
  410710:	str	x2, [sp, #88]
  410714:	str	x3, [sp, #80]
  410718:	str	w4, [sp, #76]
  41071c:	str	w5, [sp, #72]
  410720:	str	x6, [sp, #64]
  410724:	str	x7, [sp, #56]
  410728:	str	xzr, [sp, #224]
  41072c:	str	xzr, [sp, #216]
  410730:	str	xzr, [sp, #208]
  410734:	str	xzr, [sp, #200]
  410738:	strb	wzr, [sp, #199]
  41073c:	bl	402e50 <__ctype_get_mb_cur_max@plt>
  410740:	cmp	x0, #0x1
  410744:	cset	w0, eq  // eq = none
  410748:	strb	w0, [sp, #159]
  41074c:	ldr	w0, [sp, #72]
  410750:	and	w0, w0, #0x2
  410754:	cmp	w0, #0x0
  410758:	cset	w0, ne  // ne = any
  41075c:	strb	w0, [sp, #198]
  410760:	strb	wzr, [sp, #197]
  410764:	strb	wzr, [sp, #196]
  410768:	mov	w0, #0x1                   	// #1
  41076c:	strb	w0, [sp, #195]
  410770:	ldr	w0, [sp, #76]
  410774:	cmp	w0, #0xa
  410778:	b.hi	410a14 <__fxstatat@plt+0xd8e4>  // b.pmore
  41077c:	ldr	w0, [sp, #76]
  410780:	cmp	w0, #0x8
  410784:	b.cs	4108b8 <__fxstatat@plt+0xd788>  // b.hs, b.nlast
  410788:	ldr	w0, [sp, #76]
  41078c:	cmp	w0, #0x7
  410790:	b.eq	4108a8 <__fxstatat@plt+0xd778>  // b.none
  410794:	ldr	w0, [sp, #76]
  410798:	cmp	w0, #0x7
  41079c:	b.hi	410a14 <__fxstatat@plt+0xd8e4>  // b.pmore
  4107a0:	ldr	w0, [sp, #76]
  4107a4:	cmp	w0, #0x6
  4107a8:	b.eq	410834 <__fxstatat@plt+0xd704>  // b.none
  4107ac:	ldr	w0, [sp, #76]
  4107b0:	cmp	w0, #0x6
  4107b4:	b.hi	410a14 <__fxstatat@plt+0xd8e4>  // b.pmore
  4107b8:	ldr	w0, [sp, #76]
  4107bc:	cmp	w0, #0x5
  4107c0:	b.eq	410844 <__fxstatat@plt+0xd714>  // b.none
  4107c4:	ldr	w0, [sp, #76]
  4107c8:	cmp	w0, #0x5
  4107cc:	b.hi	410a14 <__fxstatat@plt+0xd8e4>  // b.pmore
  4107d0:	ldr	w0, [sp, #76]
  4107d4:	cmp	w0, #0x4
  4107d8:	b.eq	41098c <__fxstatat@plt+0xd85c>  // b.none
  4107dc:	ldr	w0, [sp, #76]
  4107e0:	cmp	w0, #0x4
  4107e4:	b.hi	410a14 <__fxstatat@plt+0xd8e4>  // b.pmore
  4107e8:	ldr	w0, [sp, #76]
  4107ec:	cmp	w0, #0x3
  4107f0:	b.eq	41097c <__fxstatat@plt+0xd84c>  // b.none
  4107f4:	ldr	w0, [sp, #76]
  4107f8:	cmp	w0, #0x3
  4107fc:	b.hi	410a14 <__fxstatat@plt+0xd8e4>  // b.pmore
  410800:	ldr	w0, [sp, #76]
  410804:	cmp	w0, #0x2
  410808:	b.eq	4109a8 <__fxstatat@plt+0xd878>  // b.none
  41080c:	ldr	w0, [sp, #76]
  410810:	cmp	w0, #0x2
  410814:	b.hi	410a14 <__fxstatat@plt+0xd8e4>  // b.pmore
  410818:	ldr	w0, [sp, #76]
  41081c:	cmp	w0, #0x0
  410820:	b.eq	410a0c <__fxstatat@plt+0xd8dc>  // b.none
  410824:	ldr	w0, [sp, #76]
  410828:	cmp	w0, #0x1
  41082c:	b.eq	410984 <__fxstatat@plt+0xd854>  // b.none
  410830:	b	410a14 <__fxstatat@plt+0xd8e4>
  410834:	mov	w0, #0x5                   	// #5
  410838:	str	w0, [sp, #76]
  41083c:	mov	w0, #0x1                   	// #1
  410840:	strb	w0, [sp, #198]
  410844:	ldrb	w0, [sp, #198]
  410848:	eor	w0, w0, #0x1
  41084c:	and	w0, w0, #0xff
  410850:	cmp	w0, #0x0
  410854:	b.eq	410888 <__fxstatat@plt+0xd758>  // b.none
  410858:	ldr	x1, [sp, #224]
  41085c:	ldr	x0, [sp, #96]
  410860:	cmp	x1, x0
  410864:	b.cs	41087c <__fxstatat@plt+0xd74c>  // b.hs, b.nlast
  410868:	ldr	x1, [sp, #104]
  41086c:	ldr	x0, [sp, #224]
  410870:	add	x0, x1, x0
  410874:	mov	w1, #0x22                  	// #34
  410878:	strb	w1, [x0]
  41087c:	ldr	x0, [sp, #224]
  410880:	add	x0, x0, #0x1
  410884:	str	x0, [sp, #224]
  410888:	mov	w0, #0x1                   	// #1
  41088c:	strb	w0, [sp, #199]
  410890:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  410894:	add	x0, x0, #0xf08
  410898:	str	x0, [sp, #208]
  41089c:	mov	x0, #0x1                   	// #1
  4108a0:	str	x0, [sp, #200]
  4108a4:	b	410a18 <__fxstatat@plt+0xd8e8>
  4108a8:	mov	w0, #0x1                   	// #1
  4108ac:	strb	w0, [sp, #199]
  4108b0:	strb	wzr, [sp, #198]
  4108b4:	b	410a18 <__fxstatat@plt+0xd8e8>
  4108b8:	ldr	w0, [sp, #76]
  4108bc:	cmp	w0, #0xa
  4108c0:	b.eq	4108ec <__fxstatat@plt+0xd7bc>  // b.none
  4108c4:	ldr	w1, [sp, #76]
  4108c8:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4108cc:	add	x0, x0, #0xf18
  4108d0:	bl	410614 <__fxstatat@plt+0xd4e4>
  4108d4:	str	x0, [sp, #56]
  4108d8:	ldr	w1, [sp, #76]
  4108dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4108e0:	add	x0, x0, #0xf10
  4108e4:	bl	410614 <__fxstatat@plt+0xd4e4>
  4108e8:	str	x0, [sp, #240]
  4108ec:	ldrb	w0, [sp, #198]
  4108f0:	eor	w0, w0, #0x1
  4108f4:	and	w0, w0, #0xff
  4108f8:	cmp	w0, #0x0
  4108fc:	b.eq	41095c <__fxstatat@plt+0xd82c>  // b.none
  410900:	ldr	x0, [sp, #56]
  410904:	str	x0, [sp, #208]
  410908:	b	41094c <__fxstatat@plt+0xd81c>
  41090c:	ldr	x1, [sp, #224]
  410910:	ldr	x0, [sp, #96]
  410914:	cmp	x1, x0
  410918:	b.cs	410934 <__fxstatat@plt+0xd804>  // b.hs, b.nlast
  41091c:	ldr	x1, [sp, #104]
  410920:	ldr	x0, [sp, #224]
  410924:	add	x0, x1, x0
  410928:	ldr	x1, [sp, #208]
  41092c:	ldrb	w1, [x1]
  410930:	strb	w1, [x0]
  410934:	ldr	x0, [sp, #224]
  410938:	add	x0, x0, #0x1
  41093c:	str	x0, [sp, #224]
  410940:	ldr	x0, [sp, #208]
  410944:	add	x0, x0, #0x1
  410948:	str	x0, [sp, #208]
  41094c:	ldr	x0, [sp, #208]
  410950:	ldrb	w0, [x0]
  410954:	cmp	w0, #0x0
  410958:	b.ne	41090c <__fxstatat@plt+0xd7dc>  // b.any
  41095c:	mov	w0, #0x1                   	// #1
  410960:	strb	w0, [sp, #199]
  410964:	ldr	x0, [sp, #240]
  410968:	str	x0, [sp, #208]
  41096c:	ldr	x0, [sp, #208]
  410970:	bl	402950 <strlen@plt>
  410974:	str	x0, [sp, #200]
  410978:	b	410a18 <__fxstatat@plt+0xd8e8>
  41097c:	mov	w0, #0x1                   	// #1
  410980:	strb	w0, [sp, #199]
  410984:	mov	w0, #0x1                   	// #1
  410988:	strb	w0, [sp, #198]
  41098c:	ldrb	w0, [sp, #198]
  410990:	eor	w0, w0, #0x1
  410994:	and	w0, w0, #0xff
  410998:	cmp	w0, #0x0
  41099c:	b.eq	4109a8 <__fxstatat@plt+0xd878>  // b.none
  4109a0:	mov	w0, #0x1                   	// #1
  4109a4:	strb	w0, [sp, #199]
  4109a8:	mov	w0, #0x2                   	// #2
  4109ac:	str	w0, [sp, #76]
  4109b0:	ldrb	w0, [sp, #198]
  4109b4:	eor	w0, w0, #0x1
  4109b8:	and	w0, w0, #0xff
  4109bc:	cmp	w0, #0x0
  4109c0:	b.eq	4109f4 <__fxstatat@plt+0xd8c4>  // b.none
  4109c4:	ldr	x1, [sp, #224]
  4109c8:	ldr	x0, [sp, #96]
  4109cc:	cmp	x1, x0
  4109d0:	b.cs	4109e8 <__fxstatat@plt+0xd8b8>  // b.hs, b.nlast
  4109d4:	ldr	x1, [sp, #104]
  4109d8:	ldr	x0, [sp, #224]
  4109dc:	add	x0, x1, x0
  4109e0:	mov	w1, #0x27                  	// #39
  4109e4:	strb	w1, [x0]
  4109e8:	ldr	x0, [sp, #224]
  4109ec:	add	x0, x0, #0x1
  4109f0:	str	x0, [sp, #224]
  4109f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1aed0>
  4109f8:	add	x0, x0, #0xf10
  4109fc:	str	x0, [sp, #208]
  410a00:	mov	x0, #0x1                   	// #1
  410a04:	str	x0, [sp, #200]
  410a08:	b	410a18 <__fxstatat@plt+0xd8e8>
  410a0c:	strb	wzr, [sp, #198]
  410a10:	b	410a18 <__fxstatat@plt+0xd8e8>
  410a14:	bl	402d20 <abort@plt>
  410a18:	str	xzr, [sp, #232]
  410a1c:	b	4118d4 <__fxstatat@plt+0xe7a4>
  410a20:	strb	wzr, [sp, #192]
  410a24:	strb	wzr, [sp, #191]
  410a28:	strb	wzr, [sp, #190]
  410a2c:	ldrb	w0, [sp, #199]
  410a30:	cmp	w0, #0x0
  410a34:	b.eq	410ac8 <__fxstatat@plt+0xd998>  // b.none
  410a38:	ldr	w0, [sp, #76]
  410a3c:	cmp	w0, #0x2
  410a40:	b.eq	410ac8 <__fxstatat@plt+0xd998>  // b.none
  410a44:	ldr	x0, [sp, #200]
  410a48:	cmp	x0, #0x0
  410a4c:	b.eq	410ac8 <__fxstatat@plt+0xd998>  // b.none
  410a50:	ldr	x1, [sp, #232]
  410a54:	ldr	x0, [sp, #200]
  410a58:	add	x19, x1, x0
  410a5c:	ldr	x0, [sp, #80]
  410a60:	cmn	x0, #0x1
  410a64:	b.ne	410a88 <__fxstatat@plt+0xd958>  // b.any
  410a68:	ldr	x0, [sp, #200]
  410a6c:	cmp	x0, #0x1
  410a70:	b.ls	410a88 <__fxstatat@plt+0xd958>  // b.plast
  410a74:	ldr	x0, [sp, #88]
  410a78:	bl	402950 <strlen@plt>
  410a7c:	str	x0, [sp, #80]
  410a80:	ldr	x0, [sp, #80]
  410a84:	b	410a8c <__fxstatat@plt+0xd95c>
  410a88:	ldr	x0, [sp, #80]
  410a8c:	cmp	x0, x19
  410a90:	b.cc	410ac8 <__fxstatat@plt+0xd998>  // b.lo, b.ul, b.last
  410a94:	ldr	x1, [sp, #88]
  410a98:	ldr	x0, [sp, #232]
  410a9c:	add	x0, x1, x0
  410aa0:	ldr	x2, [sp, #200]
  410aa4:	ldr	x1, [sp, #208]
  410aa8:	bl	402d80 <memcmp@plt>
  410aac:	cmp	w0, #0x0
  410ab0:	b.ne	410ac8 <__fxstatat@plt+0xd998>  // b.any
  410ab4:	ldrb	w0, [sp, #198]
  410ab8:	cmp	w0, #0x0
  410abc:	b.ne	411a6c <__fxstatat@plt+0xe93c>  // b.any
  410ac0:	mov	w0, #0x1                   	// #1
  410ac4:	strb	w0, [sp, #192]
  410ac8:	ldr	x1, [sp, #88]
  410acc:	ldr	x0, [sp, #232]
  410ad0:	add	x0, x1, x0
  410ad4:	ldrb	w0, [x0]
  410ad8:	strb	w0, [sp, #194]
  410adc:	ldrb	w0, [sp, #194]
  410ae0:	cmp	w0, #0x7e
  410ae4:	b.hi	4110dc <__fxstatat@plt+0xdfac>  // b.pmore
  410ae8:	adrp	x1, 41e000 <__fxstatat@plt+0x1aed0>
  410aec:	add	x1, x1, #0xf1c
  410af0:	ldr	w0, [x1, w0, uxtw #2]
  410af4:	adr	x1, 410b00 <__fxstatat@plt+0xd9d0>
  410af8:	add	x0, x1, w0, sxtw #2
  410afc:	br	x0
  410b00:	ldrb	w0, [sp, #199]
  410b04:	cmp	w0, #0x0
  410b08:	b.eq	410ccc <__fxstatat@plt+0xdb9c>  // b.none
  410b0c:	ldrb	w0, [sp, #198]
  410b10:	cmp	w0, #0x0
  410b14:	b.ne	411a74 <__fxstatat@plt+0xe944>  // b.any
  410b18:	mov	w0, #0x1                   	// #1
  410b1c:	strb	w0, [sp, #191]
  410b20:	ldr	w0, [sp, #76]
  410b24:	cmp	w0, #0x2
  410b28:	b.ne	410bd8 <__fxstatat@plt+0xdaa8>  // b.any
  410b2c:	ldrb	w0, [sp, #197]
  410b30:	eor	w0, w0, #0x1
  410b34:	and	w0, w0, #0xff
  410b38:	cmp	w0, #0x0
  410b3c:	b.eq	410bd8 <__fxstatat@plt+0xdaa8>  // b.none
  410b40:	ldr	x1, [sp, #224]
  410b44:	ldr	x0, [sp, #96]
  410b48:	cmp	x1, x0
  410b4c:	b.cs	410b64 <__fxstatat@plt+0xda34>  // b.hs, b.nlast
  410b50:	ldr	x1, [sp, #104]
  410b54:	ldr	x0, [sp, #224]
  410b58:	add	x0, x1, x0
  410b5c:	mov	w1, #0x27                  	// #39
  410b60:	strb	w1, [x0]
  410b64:	ldr	x0, [sp, #224]
  410b68:	add	x0, x0, #0x1
  410b6c:	str	x0, [sp, #224]
  410b70:	ldr	x1, [sp, #224]
  410b74:	ldr	x0, [sp, #96]
  410b78:	cmp	x1, x0
  410b7c:	b.cs	410b94 <__fxstatat@plt+0xda64>  // b.hs, b.nlast
  410b80:	ldr	x1, [sp, #104]
  410b84:	ldr	x0, [sp, #224]
  410b88:	add	x0, x1, x0
  410b8c:	mov	w1, #0x24                  	// #36
  410b90:	strb	w1, [x0]
  410b94:	ldr	x0, [sp, #224]
  410b98:	add	x0, x0, #0x1
  410b9c:	str	x0, [sp, #224]
  410ba0:	ldr	x1, [sp, #224]
  410ba4:	ldr	x0, [sp, #96]
  410ba8:	cmp	x1, x0
  410bac:	b.cs	410bc4 <__fxstatat@plt+0xda94>  // b.hs, b.nlast
  410bb0:	ldr	x1, [sp, #104]
  410bb4:	ldr	x0, [sp, #224]
  410bb8:	add	x0, x1, x0
  410bbc:	mov	w1, #0x27                  	// #39
  410bc0:	strb	w1, [x0]
  410bc4:	ldr	x0, [sp, #224]
  410bc8:	add	x0, x0, #0x1
  410bcc:	str	x0, [sp, #224]
  410bd0:	mov	w0, #0x1                   	// #1
  410bd4:	strb	w0, [sp, #197]
  410bd8:	ldr	x1, [sp, #224]
  410bdc:	ldr	x0, [sp, #96]
  410be0:	cmp	x1, x0
  410be4:	b.cs	410bfc <__fxstatat@plt+0xdacc>  // b.hs, b.nlast
  410be8:	ldr	x1, [sp, #104]
  410bec:	ldr	x0, [sp, #224]
  410bf0:	add	x0, x1, x0
  410bf4:	mov	w1, #0x5c                  	// #92
  410bf8:	strb	w1, [x0]
  410bfc:	ldr	x0, [sp, #224]
  410c00:	add	x0, x0, #0x1
  410c04:	str	x0, [sp, #224]
  410c08:	ldr	w0, [sp, #76]
  410c0c:	cmp	w0, #0x2
  410c10:	b.eq	410cc0 <__fxstatat@plt+0xdb90>  // b.none
  410c14:	ldr	x0, [sp, #232]
  410c18:	add	x0, x0, #0x1
  410c1c:	ldr	x1, [sp, #80]
  410c20:	cmp	x1, x0
  410c24:	b.ls	410cc0 <__fxstatat@plt+0xdb90>  // b.plast
  410c28:	ldr	x0, [sp, #232]
  410c2c:	add	x0, x0, #0x1
  410c30:	ldr	x1, [sp, #88]
  410c34:	add	x0, x1, x0
  410c38:	ldrb	w0, [x0]
  410c3c:	cmp	w0, #0x2f
  410c40:	b.ls	410cc0 <__fxstatat@plt+0xdb90>  // b.plast
  410c44:	ldr	x0, [sp, #232]
  410c48:	add	x0, x0, #0x1
  410c4c:	ldr	x1, [sp, #88]
  410c50:	add	x0, x1, x0
  410c54:	ldrb	w0, [x0]
  410c58:	cmp	w0, #0x39
  410c5c:	b.hi	410cc0 <__fxstatat@plt+0xdb90>  // b.pmore
  410c60:	ldr	x1, [sp, #224]
  410c64:	ldr	x0, [sp, #96]
  410c68:	cmp	x1, x0
  410c6c:	b.cs	410c84 <__fxstatat@plt+0xdb54>  // b.hs, b.nlast
  410c70:	ldr	x1, [sp, #104]
  410c74:	ldr	x0, [sp, #224]
  410c78:	add	x0, x1, x0
  410c7c:	mov	w1, #0x30                  	// #48
  410c80:	strb	w1, [x0]
  410c84:	ldr	x0, [sp, #224]
  410c88:	add	x0, x0, #0x1
  410c8c:	str	x0, [sp, #224]
  410c90:	ldr	x1, [sp, #224]
  410c94:	ldr	x0, [sp, #96]
  410c98:	cmp	x1, x0
  410c9c:	b.cs	410cb4 <__fxstatat@plt+0xdb84>  // b.hs, b.nlast
  410ca0:	ldr	x1, [sp, #104]
  410ca4:	ldr	x0, [sp, #224]
  410ca8:	add	x0, x1, x0
  410cac:	mov	w1, #0x30                  	// #48
  410cb0:	strb	w1, [x0]
  410cb4:	ldr	x0, [sp, #224]
  410cb8:	add	x0, x0, #0x1
  410cbc:	str	x0, [sp, #224]
  410cc0:	mov	w0, #0x30                  	// #48
  410cc4:	strb	w0, [sp, #194]
  410cc8:	b	41162c <__fxstatat@plt+0xe4fc>
  410ccc:	ldr	w0, [sp, #72]
  410cd0:	and	w0, w0, #0x1
  410cd4:	cmp	w0, #0x0
  410cd8:	b.eq	41162c <__fxstatat@plt+0xe4fc>  // b.none
  410cdc:	b	4118c8 <__fxstatat@plt+0xe798>
  410ce0:	ldr	w0, [sp, #76]
  410ce4:	cmp	w0, #0x2
  410ce8:	b.eq	410cfc <__fxstatat@plt+0xdbcc>  // b.none
  410cec:	ldr	w0, [sp, #76]
  410cf0:	cmp	w0, #0x5
  410cf4:	b.eq	410d0c <__fxstatat@plt+0xdbdc>  // b.none
  410cf8:	b	410ea4 <__fxstatat@plt+0xdd74>
  410cfc:	ldrb	w0, [sp, #198]
  410d00:	cmp	w0, #0x0
  410d04:	b.eq	410e98 <__fxstatat@plt+0xdd68>  // b.none
  410d08:	b	411aa8 <__fxstatat@plt+0xe978>
  410d0c:	ldr	w0, [sp, #72]
  410d10:	and	w0, w0, #0x4
  410d14:	cmp	w0, #0x0
  410d18:	b.eq	410ea0 <__fxstatat@plt+0xdd70>  // b.none
  410d1c:	ldr	x0, [sp, #232]
  410d20:	add	x0, x0, #0x2
  410d24:	ldr	x1, [sp, #80]
  410d28:	cmp	x1, x0
  410d2c:	b.ls	410ea0 <__fxstatat@plt+0xdd70>  // b.plast
  410d30:	ldr	x0, [sp, #232]
  410d34:	add	x0, x0, #0x1
  410d38:	ldr	x1, [sp, #88]
  410d3c:	add	x0, x1, x0
  410d40:	ldrb	w0, [x0]
  410d44:	cmp	w0, #0x3f
  410d48:	b.ne	410ea0 <__fxstatat@plt+0xdd70>  // b.any
  410d4c:	ldr	x0, [sp, #232]
  410d50:	add	x0, x0, #0x2
  410d54:	ldr	x1, [sp, #88]
  410d58:	add	x0, x1, x0
  410d5c:	ldrb	w0, [x0]
  410d60:	cmp	w0, #0x3e
  410d64:	cset	w1, hi  // hi = pmore
  410d68:	and	w1, w1, #0xff
  410d6c:	cmp	w1, #0x0
  410d70:	b.ne	410e90 <__fxstatat@plt+0xdd60>  // b.any
  410d74:	mov	x1, #0x1                   	// #1
  410d78:	lsl	x1, x1, x0
  410d7c:	mov	x0, #0xa38200000000        	// #179778741075968
  410d80:	movk	x0, #0x7000, lsl #48
  410d84:	and	x0, x1, x0
  410d88:	cmp	x0, #0x0
  410d8c:	cset	w0, ne  // ne = any
  410d90:	and	w0, w0, #0xff
  410d94:	cmp	w0, #0x0
  410d98:	b.eq	410e90 <__fxstatat@plt+0xdd60>  // b.none
  410d9c:	ldrb	w0, [sp, #198]
  410da0:	cmp	w0, #0x0
  410da4:	b.ne	411a7c <__fxstatat@plt+0xe94c>  // b.any
  410da8:	ldr	x0, [sp, #232]
  410dac:	add	x0, x0, #0x2
  410db0:	ldr	x1, [sp, #88]
  410db4:	add	x0, x1, x0
  410db8:	ldrb	w0, [x0]
  410dbc:	strb	w0, [sp, #194]
  410dc0:	ldr	x0, [sp, #232]
  410dc4:	add	x0, x0, #0x2
  410dc8:	str	x0, [sp, #232]
  410dcc:	ldr	x1, [sp, #224]
  410dd0:	ldr	x0, [sp, #96]
  410dd4:	cmp	x1, x0
  410dd8:	b.cs	410df0 <__fxstatat@plt+0xdcc0>  // b.hs, b.nlast
  410ddc:	ldr	x1, [sp, #104]
  410de0:	ldr	x0, [sp, #224]
  410de4:	add	x0, x1, x0
  410de8:	mov	w1, #0x3f                  	// #63
  410dec:	strb	w1, [x0]
  410df0:	ldr	x0, [sp, #224]
  410df4:	add	x0, x0, #0x1
  410df8:	str	x0, [sp, #224]
  410dfc:	ldr	x1, [sp, #224]
  410e00:	ldr	x0, [sp, #96]
  410e04:	cmp	x1, x0
  410e08:	b.cs	410e20 <__fxstatat@plt+0xdcf0>  // b.hs, b.nlast
  410e0c:	ldr	x1, [sp, #104]
  410e10:	ldr	x0, [sp, #224]
  410e14:	add	x0, x1, x0
  410e18:	mov	w1, #0x22                  	// #34
  410e1c:	strb	w1, [x0]
  410e20:	ldr	x0, [sp, #224]
  410e24:	add	x0, x0, #0x1
  410e28:	str	x0, [sp, #224]
  410e2c:	ldr	x1, [sp, #224]
  410e30:	ldr	x0, [sp, #96]
  410e34:	cmp	x1, x0
  410e38:	b.cs	410e50 <__fxstatat@plt+0xdd20>  // b.hs, b.nlast
  410e3c:	ldr	x1, [sp, #104]
  410e40:	ldr	x0, [sp, #224]
  410e44:	add	x0, x1, x0
  410e48:	mov	w1, #0x22                  	// #34
  410e4c:	strb	w1, [x0]
  410e50:	ldr	x0, [sp, #224]
  410e54:	add	x0, x0, #0x1
  410e58:	str	x0, [sp, #224]
  410e5c:	ldr	x1, [sp, #224]
  410e60:	ldr	x0, [sp, #96]
  410e64:	cmp	x1, x0
  410e68:	b.cs	410e80 <__fxstatat@plt+0xdd50>  // b.hs, b.nlast
  410e6c:	ldr	x1, [sp, #104]
  410e70:	ldr	x0, [sp, #224]
  410e74:	add	x0, x1, x0
  410e78:	mov	w1, #0x3f                  	// #63
  410e7c:	strb	w1, [x0]
  410e80:	ldr	x0, [sp, #224]
  410e84:	add	x0, x0, #0x1
  410e88:	str	x0, [sp, #224]
  410e8c:	b	410e94 <__fxstatat@plt+0xdd64>
  410e90:	nop
  410e94:	b	410ea0 <__fxstatat@plt+0xdd70>
  410e98:	nop
  410e9c:	b	411658 <__fxstatat@plt+0xe528>
  410ea0:	nop
  410ea4:	b	411658 <__fxstatat@plt+0xe528>
  410ea8:	mov	w0, #0x61                  	// #97
  410eac:	strb	w0, [sp, #193]
  410eb0:	b	410f64 <__fxstatat@plt+0xde34>
  410eb4:	mov	w0, #0x62                  	// #98
  410eb8:	strb	w0, [sp, #193]
  410ebc:	b	410f64 <__fxstatat@plt+0xde34>
  410ec0:	mov	w0, #0x66                  	// #102
  410ec4:	strb	w0, [sp, #193]
  410ec8:	b	410f64 <__fxstatat@plt+0xde34>
  410ecc:	mov	w0, #0x6e                  	// #110
  410ed0:	strb	w0, [sp, #193]
  410ed4:	b	410f48 <__fxstatat@plt+0xde18>
  410ed8:	mov	w0, #0x72                  	// #114
  410edc:	strb	w0, [sp, #193]
  410ee0:	b	410f48 <__fxstatat@plt+0xde18>
  410ee4:	mov	w0, #0x74                  	// #116
  410ee8:	strb	w0, [sp, #193]
  410eec:	b	410f48 <__fxstatat@plt+0xde18>
  410ef0:	mov	w0, #0x76                  	// #118
  410ef4:	strb	w0, [sp, #193]
  410ef8:	b	410f64 <__fxstatat@plt+0xde34>
  410efc:	ldrb	w0, [sp, #194]
  410f00:	strb	w0, [sp, #193]
  410f04:	ldr	w0, [sp, #76]
  410f08:	cmp	w0, #0x2
  410f0c:	b.ne	410f20 <__fxstatat@plt+0xddf0>  // b.any
  410f10:	ldrb	w0, [sp, #198]
  410f14:	cmp	w0, #0x0
  410f18:	b.eq	4117e8 <__fxstatat@plt+0xe6b8>  // b.none
  410f1c:	b	411aa8 <__fxstatat@plt+0xe978>
  410f20:	ldrb	w0, [sp, #199]
  410f24:	cmp	w0, #0x0
  410f28:	b.eq	410f44 <__fxstatat@plt+0xde14>  // b.none
  410f2c:	ldrb	w0, [sp, #198]
  410f30:	cmp	w0, #0x0
  410f34:	b.eq	410f44 <__fxstatat@plt+0xde14>  // b.none
  410f38:	ldr	x0, [sp, #200]
  410f3c:	cmp	x0, #0x0
  410f40:	b.ne	4117f0 <__fxstatat@plt+0xe6c0>  // b.any
  410f44:	nop
  410f48:	ldr	w0, [sp, #76]
  410f4c:	cmp	w0, #0x2
  410f50:	b.ne	410f60 <__fxstatat@plt+0xde30>  // b.any
  410f54:	ldrb	w0, [sp, #198]
  410f58:	cmp	w0, #0x0
  410f5c:	b.ne	411a84 <__fxstatat@plt+0xe954>  // b.any
  410f60:	nop
  410f64:	ldrb	w0, [sp, #199]
  410f68:	cmp	w0, #0x0
  410f6c:	b.eq	411634 <__fxstatat@plt+0xe504>  // b.none
  410f70:	ldrb	w0, [sp, #193]
  410f74:	strb	w0, [sp, #194]
  410f78:	b	4116e8 <__fxstatat@plt+0xe5b8>
  410f7c:	ldr	x0, [sp, #80]
  410f80:	cmn	x0, #0x1
  410f84:	b.ne	410fa4 <__fxstatat@plt+0xde74>  // b.any
  410f88:	ldr	x0, [sp, #88]
  410f8c:	add	x0, x0, #0x1
  410f90:	ldrb	w0, [x0]
  410f94:	cmp	w0, #0x0
  410f98:	cset	w0, ne  // ne = any
  410f9c:	and	w0, w0, #0xff
  410fa0:	b	410fb4 <__fxstatat@plt+0xde84>
  410fa4:	ldr	x0, [sp, #80]
  410fa8:	cmp	x0, #0x1
  410fac:	cset	w0, ne  // ne = any
  410fb0:	and	w0, w0, #0xff
  410fb4:	cmp	w0, #0x0
  410fb8:	b.ne	41163c <__fxstatat@plt+0xe50c>  // b.any
  410fbc:	ldr	x0, [sp, #232]
  410fc0:	cmp	x0, #0x0
  410fc4:	b.ne	411644 <__fxstatat@plt+0xe514>  // b.any
  410fc8:	mov	w0, #0x1                   	// #1
  410fcc:	strb	w0, [sp, #190]
  410fd0:	ldr	w0, [sp, #76]
  410fd4:	cmp	w0, #0x2
  410fd8:	b.ne	41164c <__fxstatat@plt+0xe51c>  // b.any
  410fdc:	ldrb	w0, [sp, #198]
  410fe0:	cmp	w0, #0x0
  410fe4:	b.eq	41164c <__fxstatat@plt+0xe51c>  // b.none
  410fe8:	b	411aa8 <__fxstatat@plt+0xe978>
  410fec:	mov	w0, #0x1                   	// #1
  410ff0:	strb	w0, [sp, #196]
  410ff4:	mov	w0, #0x1                   	// #1
  410ff8:	strb	w0, [sp, #190]
  410ffc:	ldr	w0, [sp, #76]
  411000:	cmp	w0, #0x2
  411004:	b.ne	411654 <__fxstatat@plt+0xe524>  // b.any
  411008:	ldrb	w0, [sp, #198]
  41100c:	cmp	w0, #0x0
  411010:	b.ne	411a8c <__fxstatat@plt+0xe95c>  // b.any
  411014:	ldr	x0, [sp, #96]
  411018:	cmp	x0, #0x0
  41101c:	b.eq	411038 <__fxstatat@plt+0xdf08>  // b.none
  411020:	ldr	x0, [sp, #216]
  411024:	cmp	x0, #0x0
  411028:	b.ne	411038 <__fxstatat@plt+0xdf08>  // b.any
  41102c:	ldr	x0, [sp, #96]
  411030:	str	x0, [sp, #216]
  411034:	str	xzr, [sp, #96]
  411038:	ldr	x1, [sp, #224]
  41103c:	ldr	x0, [sp, #96]
  411040:	cmp	x1, x0
  411044:	b.cs	41105c <__fxstatat@plt+0xdf2c>  // b.hs, b.nlast
  411048:	ldr	x1, [sp, #104]
  41104c:	ldr	x0, [sp, #224]
  411050:	add	x0, x1, x0
  411054:	mov	w1, #0x27                  	// #39
  411058:	strb	w1, [x0]
  41105c:	ldr	x0, [sp, #224]
  411060:	add	x0, x0, #0x1
  411064:	str	x0, [sp, #224]
  411068:	ldr	x1, [sp, #224]
  41106c:	ldr	x0, [sp, #96]
  411070:	cmp	x1, x0
  411074:	b.cs	41108c <__fxstatat@plt+0xdf5c>  // b.hs, b.nlast
  411078:	ldr	x1, [sp, #104]
  41107c:	ldr	x0, [sp, #224]
  411080:	add	x0, x1, x0
  411084:	mov	w1, #0x5c                  	// #92
  411088:	strb	w1, [x0]
  41108c:	ldr	x0, [sp, #224]
  411090:	add	x0, x0, #0x1
  411094:	str	x0, [sp, #224]
  411098:	ldr	x1, [sp, #224]
  41109c:	ldr	x0, [sp, #96]
  4110a0:	cmp	x1, x0
  4110a4:	b.cs	4110bc <__fxstatat@plt+0xdf8c>  // b.hs, b.nlast
  4110a8:	ldr	x1, [sp, #104]
  4110ac:	ldr	x0, [sp, #224]
  4110b0:	add	x0, x1, x0
  4110b4:	mov	w1, #0x27                  	// #39
  4110b8:	strb	w1, [x0]
  4110bc:	ldr	x0, [sp, #224]
  4110c0:	add	x0, x0, #0x1
  4110c4:	str	x0, [sp, #224]
  4110c8:	strb	wzr, [sp, #197]
  4110cc:	b	411654 <__fxstatat@plt+0xe524>
  4110d0:	mov	w0, #0x1                   	// #1
  4110d4:	strb	w0, [sp, #190]
  4110d8:	b	411658 <__fxstatat@plt+0xe528>
  4110dc:	ldrb	w0, [sp, #159]
  4110e0:	cmp	w0, #0x0
  4110e4:	b.eq	41111c <__fxstatat@plt+0xdfec>  // b.none
  4110e8:	mov	x0, #0x1                   	// #1
  4110ec:	str	x0, [sp, #176]
  4110f0:	bl	402dc0 <__ctype_b_loc@plt>
  4110f4:	ldr	x1, [x0]
  4110f8:	ldrb	w0, [sp, #194]
  4110fc:	lsl	x0, x0, #1
  411100:	add	x0, x1, x0
  411104:	ldrh	w0, [x0]
  411108:	and	w0, w0, #0x4000
  41110c:	cmp	w0, #0x0
  411110:	cset	w0, ne  // ne = any
  411114:	strb	w0, [sp, #175]
  411118:	b	4112f8 <__fxstatat@plt+0xe1c8>
  41111c:	add	x0, sp, #0x80
  411120:	mov	x2, #0x8                   	// #8
  411124:	mov	w1, #0x0                   	// #0
  411128:	bl	402c00 <memset@plt>
  41112c:	str	xzr, [sp, #176]
  411130:	mov	w0, #0x1                   	// #1
  411134:	strb	w0, [sp, #175]
  411138:	ldr	x0, [sp, #80]
  41113c:	cmn	x0, #0x1
  411140:	b.ne	411150 <__fxstatat@plt+0xe020>  // b.any
  411144:	ldr	x0, [sp, #88]
  411148:	bl	402950 <strlen@plt>
  41114c:	str	x0, [sp, #80]
  411150:	ldr	x1, [sp, #232]
  411154:	ldr	x0, [sp, #176]
  411158:	add	x0, x1, x0
  41115c:	ldr	x1, [sp, #88]
  411160:	add	x4, x1, x0
  411164:	ldr	x1, [sp, #232]
  411168:	ldr	x0, [sp, #176]
  41116c:	add	x0, x1, x0
  411170:	ldr	x1, [sp, #80]
  411174:	sub	x1, x1, x0
  411178:	add	x2, sp, #0x80
  41117c:	add	x0, sp, #0x7c
  411180:	mov	x3, x2
  411184:	mov	x2, x1
  411188:	mov	x1, x4
  41118c:	bl	4192dc <__fxstatat@plt+0x161ac>
  411190:	str	x0, [sp, #144]
  411194:	ldr	x0, [sp, #144]
  411198:	cmp	x0, #0x0
  41119c:	b.eq	4112ec <__fxstatat@plt+0xe1bc>  // b.none
  4111a0:	ldr	x0, [sp, #144]
  4111a4:	cmn	x0, #0x1
  4111a8:	b.ne	4111b4 <__fxstatat@plt+0xe084>  // b.any
  4111ac:	strb	wzr, [sp, #175]
  4111b0:	b	4112f8 <__fxstatat@plt+0xe1c8>
  4111b4:	ldr	x0, [sp, #144]
  4111b8:	cmn	x0, #0x2
  4111bc:	b.ne	411210 <__fxstatat@plt+0xe0e0>  // b.any
  4111c0:	strb	wzr, [sp, #175]
  4111c4:	b	4111d4 <__fxstatat@plt+0xe0a4>
  4111c8:	ldr	x0, [sp, #176]
  4111cc:	add	x0, x0, #0x1
  4111d0:	str	x0, [sp, #176]
  4111d4:	ldr	x1, [sp, #232]
  4111d8:	ldr	x0, [sp, #176]
  4111dc:	add	x0, x1, x0
  4111e0:	ldr	x1, [sp, #80]
  4111e4:	cmp	x1, x0
  4111e8:	b.ls	4112f4 <__fxstatat@plt+0xe1c4>  // b.plast
  4111ec:	ldr	x1, [sp, #232]
  4111f0:	ldr	x0, [sp, #176]
  4111f4:	add	x0, x1, x0
  4111f8:	ldr	x1, [sp, #88]
  4111fc:	add	x0, x1, x0
  411200:	ldrb	w0, [x0]
  411204:	cmp	w0, #0x0
  411208:	b.ne	4111c8 <__fxstatat@plt+0xe098>  // b.any
  41120c:	b	4112f4 <__fxstatat@plt+0xe1c4>
  411210:	ldrb	w0, [sp, #198]
  411214:	cmp	w0, #0x0
  411218:	b.eq	4112b4 <__fxstatat@plt+0xe184>  // b.none
  41121c:	ldr	w0, [sp, #76]
  411220:	cmp	w0, #0x2
  411224:	b.ne	4112b4 <__fxstatat@plt+0xe184>  // b.any
  411228:	mov	x0, #0x1                   	// #1
  41122c:	str	x0, [sp, #160]
  411230:	b	4112a4 <__fxstatat@plt+0xe174>
  411234:	ldr	x1, [sp, #232]
  411238:	ldr	x0, [sp, #176]
  41123c:	add	x1, x1, x0
  411240:	ldr	x0, [sp, #160]
  411244:	add	x0, x1, x0
  411248:	ldr	x1, [sp, #88]
  41124c:	add	x0, x1, x0
  411250:	ldrb	w0, [x0]
  411254:	sub	w0, w0, #0x5b
  411258:	cmp	w0, #0x21
  41125c:	cset	w1, hi  // hi = pmore
  411260:	and	w1, w1, #0xff
  411264:	cmp	w1, #0x0
  411268:	b.ne	411294 <__fxstatat@plt+0xe164>  // b.any
  41126c:	mov	x1, #0x1                   	// #1
  411270:	lsl	x1, x1, x0
  411274:	mov	x0, #0x2b                  	// #43
  411278:	movk	x0, #0x2, lsl #32
  41127c:	and	x0, x1, x0
  411280:	cmp	x0, #0x0
  411284:	cset	w0, ne  // ne = any
  411288:	and	w0, w0, #0xff
  41128c:	cmp	w0, #0x0
  411290:	b.ne	411aa8 <__fxstatat@plt+0xe978>  // b.any
  411294:	nop
  411298:	ldr	x0, [sp, #160]
  41129c:	add	x0, x0, #0x1
  4112a0:	str	x0, [sp, #160]
  4112a4:	ldr	x1, [sp, #160]
  4112a8:	ldr	x0, [sp, #144]
  4112ac:	cmp	x1, x0
  4112b0:	b.cc	411234 <__fxstatat@plt+0xe104>  // b.lo, b.ul, b.last
  4112b4:	ldr	w0, [sp, #124]
  4112b8:	bl	403010 <iswprint@plt>
  4112bc:	cmp	w0, #0x0
  4112c0:	b.ne	4112c8 <__fxstatat@plt+0xe198>  // b.any
  4112c4:	strb	wzr, [sp, #175]
  4112c8:	ldr	x1, [sp, #176]
  4112cc:	ldr	x0, [sp, #144]
  4112d0:	add	x0, x1, x0
  4112d4:	str	x0, [sp, #176]
  4112d8:	add	x0, sp, #0x80
  4112dc:	bl	402d40 <mbsinit@plt>
  4112e0:	cmp	w0, #0x0
  4112e4:	b.eq	411150 <__fxstatat@plt+0xe020>  // b.none
  4112e8:	b	4112f8 <__fxstatat@plt+0xe1c8>
  4112ec:	nop
  4112f0:	b	4112f8 <__fxstatat@plt+0xe1c8>
  4112f4:	nop
  4112f8:	ldrb	w0, [sp, #175]
  4112fc:	strb	w0, [sp, #190]
  411300:	ldr	x0, [sp, #176]
  411304:	cmp	x0, #0x1
  411308:	b.hi	41132c <__fxstatat@plt+0xe1fc>  // b.pmore
  41130c:	ldrb	w0, [sp, #199]
  411310:	cmp	w0, #0x0
  411314:	b.eq	411658 <__fxstatat@plt+0xe528>  // b.none
  411318:	ldrb	w0, [sp, #175]
  41131c:	eor	w0, w0, #0x1
  411320:	and	w0, w0, #0xff
  411324:	cmp	w0, #0x0
  411328:	b.eq	411658 <__fxstatat@plt+0xe528>  // b.none
  41132c:	ldr	x1, [sp, #232]
  411330:	ldr	x0, [sp, #176]
  411334:	add	x0, x1, x0
  411338:	str	x0, [sp, #136]
  41133c:	ldrb	w0, [sp, #199]
  411340:	cmp	w0, #0x0
  411344:	b.eq	4114f8 <__fxstatat@plt+0xe3c8>  // b.none
  411348:	ldrb	w0, [sp, #175]
  41134c:	eor	w0, w0, #0x1
  411350:	and	w0, w0, #0xff
  411354:	cmp	w0, #0x0
  411358:	b.eq	4114f8 <__fxstatat@plt+0xe3c8>  // b.none
  41135c:	ldrb	w0, [sp, #198]
  411360:	cmp	w0, #0x0
  411364:	b.ne	411a94 <__fxstatat@plt+0xe964>  // b.any
  411368:	mov	w0, #0x1                   	// #1
  41136c:	strb	w0, [sp, #191]
  411370:	ldr	w0, [sp, #76]
  411374:	cmp	w0, #0x2
  411378:	b.ne	411428 <__fxstatat@plt+0xe2f8>  // b.any
  41137c:	ldrb	w0, [sp, #197]
  411380:	eor	w0, w0, #0x1
  411384:	and	w0, w0, #0xff
  411388:	cmp	w0, #0x0
  41138c:	b.eq	411428 <__fxstatat@plt+0xe2f8>  // b.none
  411390:	ldr	x1, [sp, #224]
  411394:	ldr	x0, [sp, #96]
  411398:	cmp	x1, x0
  41139c:	b.cs	4113b4 <__fxstatat@plt+0xe284>  // b.hs, b.nlast
  4113a0:	ldr	x1, [sp, #104]
  4113a4:	ldr	x0, [sp, #224]
  4113a8:	add	x0, x1, x0
  4113ac:	mov	w1, #0x27                  	// #39
  4113b0:	strb	w1, [x0]
  4113b4:	ldr	x0, [sp, #224]
  4113b8:	add	x0, x0, #0x1
  4113bc:	str	x0, [sp, #224]
  4113c0:	ldr	x1, [sp, #224]
  4113c4:	ldr	x0, [sp, #96]
  4113c8:	cmp	x1, x0
  4113cc:	b.cs	4113e4 <__fxstatat@plt+0xe2b4>  // b.hs, b.nlast
  4113d0:	ldr	x1, [sp, #104]
  4113d4:	ldr	x0, [sp, #224]
  4113d8:	add	x0, x1, x0
  4113dc:	mov	w1, #0x24                  	// #36
  4113e0:	strb	w1, [x0]
  4113e4:	ldr	x0, [sp, #224]
  4113e8:	add	x0, x0, #0x1
  4113ec:	str	x0, [sp, #224]
  4113f0:	ldr	x1, [sp, #224]
  4113f4:	ldr	x0, [sp, #96]
  4113f8:	cmp	x1, x0
  4113fc:	b.cs	411414 <__fxstatat@plt+0xe2e4>  // b.hs, b.nlast
  411400:	ldr	x1, [sp, #104]
  411404:	ldr	x0, [sp, #224]
  411408:	add	x0, x1, x0
  41140c:	mov	w1, #0x27                  	// #39
  411410:	strb	w1, [x0]
  411414:	ldr	x0, [sp, #224]
  411418:	add	x0, x0, #0x1
  41141c:	str	x0, [sp, #224]
  411420:	mov	w0, #0x1                   	// #1
  411424:	strb	w0, [sp, #197]
  411428:	ldr	x1, [sp, #224]
  41142c:	ldr	x0, [sp, #96]
  411430:	cmp	x1, x0
  411434:	b.cs	41144c <__fxstatat@plt+0xe31c>  // b.hs, b.nlast
  411438:	ldr	x1, [sp, #104]
  41143c:	ldr	x0, [sp, #224]
  411440:	add	x0, x1, x0
  411444:	mov	w1, #0x5c                  	// #92
  411448:	strb	w1, [x0]
  41144c:	ldr	x0, [sp, #224]
  411450:	add	x0, x0, #0x1
  411454:	str	x0, [sp, #224]
  411458:	ldr	x1, [sp, #224]
  41145c:	ldr	x0, [sp, #96]
  411460:	cmp	x1, x0
  411464:	b.cs	41148c <__fxstatat@plt+0xe35c>  // b.hs, b.nlast
  411468:	ldrb	w0, [sp, #194]
  41146c:	lsr	w0, w0, #6
  411470:	and	w1, w0, #0xff
  411474:	ldr	x2, [sp, #104]
  411478:	ldr	x0, [sp, #224]
  41147c:	add	x0, x2, x0
  411480:	add	w1, w1, #0x30
  411484:	and	w1, w1, #0xff
  411488:	strb	w1, [x0]
  41148c:	ldr	x0, [sp, #224]
  411490:	add	x0, x0, #0x1
  411494:	str	x0, [sp, #224]
  411498:	ldr	x1, [sp, #224]
  41149c:	ldr	x0, [sp, #96]
  4114a0:	cmp	x1, x0
  4114a4:	b.cs	4114d4 <__fxstatat@plt+0xe3a4>  // b.hs, b.nlast
  4114a8:	ldrb	w0, [sp, #194]
  4114ac:	lsr	w0, w0, #3
  4114b0:	and	w0, w0, #0xff
  4114b4:	and	w0, w0, #0x7
  4114b8:	and	w1, w0, #0xff
  4114bc:	ldr	x2, [sp, #104]
  4114c0:	ldr	x0, [sp, #224]
  4114c4:	add	x0, x2, x0
  4114c8:	add	w1, w1, #0x30
  4114cc:	and	w1, w1, #0xff
  4114d0:	strb	w1, [x0]
  4114d4:	ldr	x0, [sp, #224]
  4114d8:	add	x0, x0, #0x1
  4114dc:	str	x0, [sp, #224]
  4114e0:	ldrb	w0, [sp, #194]
  4114e4:	and	w0, w0, #0x7
  4114e8:	and	w0, w0, #0xff
  4114ec:	add	w0, w0, #0x30
  4114f0:	strb	w0, [sp, #194]
  4114f4:	b	411538 <__fxstatat@plt+0xe408>
  4114f8:	ldrb	w0, [sp, #192]
  4114fc:	cmp	w0, #0x0
  411500:	b.eq	411538 <__fxstatat@plt+0xe408>  // b.none
  411504:	ldr	x1, [sp, #224]
  411508:	ldr	x0, [sp, #96]
  41150c:	cmp	x1, x0
  411510:	b.cs	411528 <__fxstatat@plt+0xe3f8>  // b.hs, b.nlast
  411514:	ldr	x1, [sp, #104]
  411518:	ldr	x0, [sp, #224]
  41151c:	add	x0, x1, x0
  411520:	mov	w1, #0x5c                  	// #92
  411524:	strb	w1, [x0]
  411528:	ldr	x0, [sp, #224]
  41152c:	add	x0, x0, #0x1
  411530:	str	x0, [sp, #224]
  411534:	strb	wzr, [sp, #192]
  411538:	ldr	x0, [sp, #232]
  41153c:	add	x0, x0, #0x1
  411540:	ldr	x1, [sp, #136]
  411544:	cmp	x1, x0
  411548:	b.ls	411624 <__fxstatat@plt+0xe4f4>  // b.plast
  41154c:	ldrb	w0, [sp, #197]
  411550:	cmp	w0, #0x0
  411554:	b.eq	4115d0 <__fxstatat@plt+0xe4a0>  // b.none
  411558:	ldrb	w0, [sp, #191]
  41155c:	eor	w0, w0, #0x1
  411560:	and	w0, w0, #0xff
  411564:	cmp	w0, #0x0
  411568:	b.eq	4115d0 <__fxstatat@plt+0xe4a0>  // b.none
  41156c:	ldr	x1, [sp, #224]
  411570:	ldr	x0, [sp, #96]
  411574:	cmp	x1, x0
  411578:	b.cs	411590 <__fxstatat@plt+0xe460>  // b.hs, b.nlast
  41157c:	ldr	x1, [sp, #104]
  411580:	ldr	x0, [sp, #224]
  411584:	add	x0, x1, x0
  411588:	mov	w1, #0x27                  	// #39
  41158c:	strb	w1, [x0]
  411590:	ldr	x0, [sp, #224]
  411594:	add	x0, x0, #0x1
  411598:	str	x0, [sp, #224]
  41159c:	ldr	x1, [sp, #224]
  4115a0:	ldr	x0, [sp, #96]
  4115a4:	cmp	x1, x0
  4115a8:	b.cs	4115c0 <__fxstatat@plt+0xe490>  // b.hs, b.nlast
  4115ac:	ldr	x1, [sp, #104]
  4115b0:	ldr	x0, [sp, #224]
  4115b4:	add	x0, x1, x0
  4115b8:	mov	w1, #0x27                  	// #39
  4115bc:	strb	w1, [x0]
  4115c0:	ldr	x0, [sp, #224]
  4115c4:	add	x0, x0, #0x1
  4115c8:	str	x0, [sp, #224]
  4115cc:	strb	wzr, [sp, #197]
  4115d0:	ldr	x1, [sp, #224]
  4115d4:	ldr	x0, [sp, #96]
  4115d8:	cmp	x1, x0
  4115dc:	b.cs	4115f4 <__fxstatat@plt+0xe4c4>  // b.hs, b.nlast
  4115e0:	ldr	x1, [sp, #104]
  4115e4:	ldr	x0, [sp, #224]
  4115e8:	add	x0, x1, x0
  4115ec:	ldrb	w1, [sp, #194]
  4115f0:	strb	w1, [x0]
  4115f4:	ldr	x0, [sp, #224]
  4115f8:	add	x0, x0, #0x1
  4115fc:	str	x0, [sp, #224]
  411600:	ldr	x0, [sp, #232]
  411604:	add	x0, x0, #0x1
  411608:	str	x0, [sp, #232]
  41160c:	ldr	x1, [sp, #88]
  411610:	ldr	x0, [sp, #232]
  411614:	add	x0, x1, x0
  411618:	ldrb	w0, [x0]
  41161c:	strb	w0, [sp, #194]
  411620:	b	41133c <__fxstatat@plt+0xe20c>
  411624:	nop
  411628:	b	4117fc <__fxstatat@plt+0xe6cc>
  41162c:	nop
  411630:	b	411658 <__fxstatat@plt+0xe528>
  411634:	nop
  411638:	b	411658 <__fxstatat@plt+0xe528>
  41163c:	nop
  411640:	b	411658 <__fxstatat@plt+0xe528>
  411644:	nop
  411648:	b	411658 <__fxstatat@plt+0xe528>
  41164c:	nop
  411650:	b	411658 <__fxstatat@plt+0xe528>
  411654:	nop
  411658:	ldrb	w0, [sp, #199]
  41165c:	eor	w0, w0, #0x1
  411660:	and	w0, w0, #0xff
  411664:	cmp	w0, #0x0
  411668:	b.ne	411678 <__fxstatat@plt+0xe548>  // b.any
  41166c:	ldr	w0, [sp, #76]
  411670:	cmp	w0, #0x2
  411674:	b.ne	41168c <__fxstatat@plt+0xe55c>  // b.any
  411678:	ldrb	w0, [sp, #198]
  41167c:	eor	w0, w0, #0x1
  411680:	and	w0, w0, #0xff
  411684:	cmp	w0, #0x0
  411688:	b.ne	4116d0 <__fxstatat@plt+0xe5a0>  // b.any
  41168c:	ldr	x0, [sp, #64]
  411690:	cmp	x0, #0x0
  411694:	b.eq	4116d0 <__fxstatat@plt+0xe5a0>  // b.none
  411698:	ldrb	w0, [sp, #194]
  41169c:	lsr	w0, w0, #5
  4116a0:	and	w0, w0, #0xff
  4116a4:	and	x0, x0, #0xff
  4116a8:	lsl	x0, x0, #2
  4116ac:	ldr	x1, [sp, #64]
  4116b0:	add	x0, x1, x0
  4116b4:	ldr	w1, [x0]
  4116b8:	ldrb	w0, [sp, #194]
  4116bc:	and	w0, w0, #0x1f
  4116c0:	lsr	w0, w1, w0
  4116c4:	and	w0, w0, #0x1
  4116c8:	cmp	w0, #0x0
  4116cc:	b.ne	4116e4 <__fxstatat@plt+0xe5b4>  // b.any
  4116d0:	ldrb	w0, [sp, #192]
  4116d4:	eor	w0, w0, #0x1
  4116d8:	and	w0, w0, #0xff
  4116dc:	cmp	w0, #0x0
  4116e0:	b.ne	4117f8 <__fxstatat@plt+0xe6c8>  // b.any
  4116e4:	nop
  4116e8:	ldrb	w0, [sp, #198]
  4116ec:	cmp	w0, #0x0
  4116f0:	b.ne	411a9c <__fxstatat@plt+0xe96c>  // b.any
  4116f4:	mov	w0, #0x1                   	// #1
  4116f8:	strb	w0, [sp, #191]
  4116fc:	ldr	w0, [sp, #76]
  411700:	cmp	w0, #0x2
  411704:	b.ne	4117b4 <__fxstatat@plt+0xe684>  // b.any
  411708:	ldrb	w0, [sp, #197]
  41170c:	eor	w0, w0, #0x1
  411710:	and	w0, w0, #0xff
  411714:	cmp	w0, #0x0
  411718:	b.eq	4117b4 <__fxstatat@plt+0xe684>  // b.none
  41171c:	ldr	x1, [sp, #224]
  411720:	ldr	x0, [sp, #96]
  411724:	cmp	x1, x0
  411728:	b.cs	411740 <__fxstatat@plt+0xe610>  // b.hs, b.nlast
  41172c:	ldr	x1, [sp, #104]
  411730:	ldr	x0, [sp, #224]
  411734:	add	x0, x1, x0
  411738:	mov	w1, #0x27                  	// #39
  41173c:	strb	w1, [x0]
  411740:	ldr	x0, [sp, #224]
  411744:	add	x0, x0, #0x1
  411748:	str	x0, [sp, #224]
  41174c:	ldr	x1, [sp, #224]
  411750:	ldr	x0, [sp, #96]
  411754:	cmp	x1, x0
  411758:	b.cs	411770 <__fxstatat@plt+0xe640>  // b.hs, b.nlast
  41175c:	ldr	x1, [sp, #104]
  411760:	ldr	x0, [sp, #224]
  411764:	add	x0, x1, x0
  411768:	mov	w1, #0x24                  	// #36
  41176c:	strb	w1, [x0]
  411770:	ldr	x0, [sp, #224]
  411774:	add	x0, x0, #0x1
  411778:	str	x0, [sp, #224]
  41177c:	ldr	x1, [sp, #224]
  411780:	ldr	x0, [sp, #96]
  411784:	cmp	x1, x0
  411788:	b.cs	4117a0 <__fxstatat@plt+0xe670>  // b.hs, b.nlast
  41178c:	ldr	x1, [sp, #104]
  411790:	ldr	x0, [sp, #224]
  411794:	add	x0, x1, x0
  411798:	mov	w1, #0x27                  	// #39
  41179c:	strb	w1, [x0]
  4117a0:	ldr	x0, [sp, #224]
  4117a4:	add	x0, x0, #0x1
  4117a8:	str	x0, [sp, #224]
  4117ac:	mov	w0, #0x1                   	// #1
  4117b0:	strb	w0, [sp, #197]
  4117b4:	ldr	x1, [sp, #224]
  4117b8:	ldr	x0, [sp, #96]
  4117bc:	cmp	x1, x0
  4117c0:	b.cs	4117d8 <__fxstatat@plt+0xe6a8>  // b.hs, b.nlast
  4117c4:	ldr	x1, [sp, #104]
  4117c8:	ldr	x0, [sp, #224]
  4117cc:	add	x0, x1, x0
  4117d0:	mov	w1, #0x5c                  	// #92
  4117d4:	strb	w1, [x0]
  4117d8:	ldr	x0, [sp, #224]
  4117dc:	add	x0, x0, #0x1
  4117e0:	str	x0, [sp, #224]
  4117e4:	b	4117fc <__fxstatat@plt+0xe6cc>
  4117e8:	nop
  4117ec:	b	4117fc <__fxstatat@plt+0xe6cc>
  4117f0:	nop
  4117f4:	b	4117fc <__fxstatat@plt+0xe6cc>
  4117f8:	nop
  4117fc:	ldrb	w0, [sp, #197]
  411800:	cmp	w0, #0x0
  411804:	b.eq	411880 <__fxstatat@plt+0xe750>  // b.none
  411808:	ldrb	w0, [sp, #191]
  41180c:	eor	w0, w0, #0x1
  411810:	and	w0, w0, #0xff
  411814:	cmp	w0, #0x0
  411818:	b.eq	411880 <__fxstatat@plt+0xe750>  // b.none
  41181c:	ldr	x1, [sp, #224]
  411820:	ldr	x0, [sp, #96]
  411824:	cmp	x1, x0
  411828:	b.cs	411840 <__fxstatat@plt+0xe710>  // b.hs, b.nlast
  41182c:	ldr	x1, [sp, #104]
  411830:	ldr	x0, [sp, #224]
  411834:	add	x0, x1, x0
  411838:	mov	w1, #0x27                  	// #39
  41183c:	strb	w1, [x0]
  411840:	ldr	x0, [sp, #224]
  411844:	add	x0, x0, #0x1
  411848:	str	x0, [sp, #224]
  41184c:	ldr	x1, [sp, #224]
  411850:	ldr	x0, [sp, #96]
  411854:	cmp	x1, x0
  411858:	b.cs	411870 <__fxstatat@plt+0xe740>  // b.hs, b.nlast
  41185c:	ldr	x1, [sp, #104]
  411860:	ldr	x0, [sp, #224]
  411864:	add	x0, x1, x0
  411868:	mov	w1, #0x27                  	// #39
  41186c:	strb	w1, [x0]
  411870:	ldr	x0, [sp, #224]
  411874:	add	x0, x0, #0x1
  411878:	str	x0, [sp, #224]
  41187c:	strb	wzr, [sp, #197]
  411880:	ldr	x1, [sp, #224]
  411884:	ldr	x0, [sp, #96]
  411888:	cmp	x1, x0
  41188c:	b.cs	4118a4 <__fxstatat@plt+0xe774>  // b.hs, b.nlast
  411890:	ldr	x1, [sp, #104]
  411894:	ldr	x0, [sp, #224]
  411898:	add	x0, x1, x0
  41189c:	ldrb	w1, [sp, #194]
  4118a0:	strb	w1, [x0]
  4118a4:	ldr	x0, [sp, #224]
  4118a8:	add	x0, x0, #0x1
  4118ac:	str	x0, [sp, #224]
  4118b0:	ldrb	w0, [sp, #190]
  4118b4:	eor	w0, w0, #0x1
  4118b8:	and	w0, w0, #0xff
  4118bc:	cmp	w0, #0x0
  4118c0:	b.eq	4118c8 <__fxstatat@plt+0xe798>  // b.none
  4118c4:	strb	wzr, [sp, #195]
  4118c8:	ldr	x0, [sp, #232]
  4118cc:	add	x0, x0, #0x1
  4118d0:	str	x0, [sp, #232]
  4118d4:	ldr	x0, [sp, #80]
  4118d8:	cmn	x0, #0x1
  4118dc:	b.ne	411900 <__fxstatat@plt+0xe7d0>  // b.any
  4118e0:	ldr	x1, [sp, #88]
  4118e4:	ldr	x0, [sp, #232]
  4118e8:	add	x0, x1, x0
  4118ec:	ldrb	w0, [x0]
  4118f0:	cmp	w0, #0x0
  4118f4:	cset	w0, ne  // ne = any
  4118f8:	and	w0, w0, #0xff
  4118fc:	b	411914 <__fxstatat@plt+0xe7e4>
  411900:	ldr	x1, [sp, #232]
  411904:	ldr	x0, [sp, #80]
  411908:	cmp	x1, x0
  41190c:	cset	w0, ne  // ne = any
  411910:	and	w0, w0, #0xff
  411914:	cmp	w0, #0x0
  411918:	b.ne	410a20 <__fxstatat@plt+0xd8f0>  // b.any
  41191c:	ldr	x0, [sp, #224]
  411920:	cmp	x0, #0x0
  411924:	b.ne	411940 <__fxstatat@plt+0xe810>  // b.any
  411928:	ldr	w0, [sp, #76]
  41192c:	cmp	w0, #0x2
  411930:	b.ne	411940 <__fxstatat@plt+0xe810>  // b.any
  411934:	ldrb	w0, [sp, #198]
  411938:	cmp	w0, #0x0
  41193c:	b.ne	411aa4 <__fxstatat@plt+0xe974>  // b.any
  411940:	ldr	w0, [sp, #76]
  411944:	cmp	w0, #0x2
  411948:	b.ne	4119d0 <__fxstatat@plt+0xe8a0>  // b.any
  41194c:	ldrb	w0, [sp, #198]
  411950:	eor	w0, w0, #0x1
  411954:	and	w0, w0, #0xff
  411958:	cmp	w0, #0x0
  41195c:	b.eq	4119d0 <__fxstatat@plt+0xe8a0>  // b.none
  411960:	ldrb	w0, [sp, #196]
  411964:	cmp	w0, #0x0
  411968:	b.eq	4119d0 <__fxstatat@plt+0xe8a0>  // b.none
  41196c:	ldrb	w0, [sp, #195]
  411970:	cmp	w0, #0x0
  411974:	b.eq	4119a8 <__fxstatat@plt+0xe878>  // b.none
  411978:	ldr	x0, [sp, #240]
  41197c:	str	x0, [sp]
  411980:	ldr	x7, [sp, #56]
  411984:	ldr	x6, [sp, #64]
  411988:	ldr	w5, [sp, #72]
  41198c:	mov	w4, #0x5                   	// #5
  411990:	ldr	x3, [sp, #80]
  411994:	ldr	x2, [sp, #88]
  411998:	ldr	x1, [sp, #216]
  41199c:	ldr	x0, [sp, #104]
  4119a0:	bl	4106f8 <__fxstatat@plt+0xd5c8>
  4119a4:	b	411afc <__fxstatat@plt+0xe9cc>
  4119a8:	ldr	x0, [sp, #96]
  4119ac:	cmp	x0, #0x0
  4119b0:	b.ne	4119d0 <__fxstatat@plt+0xe8a0>  // b.any
  4119b4:	ldr	x0, [sp, #216]
  4119b8:	cmp	x0, #0x0
  4119bc:	b.eq	4119d0 <__fxstatat@plt+0xe8a0>  // b.none
  4119c0:	ldr	x0, [sp, #216]
  4119c4:	str	x0, [sp, #96]
  4119c8:	str	xzr, [sp, #224]
  4119cc:	b	410770 <__fxstatat@plt+0xd640>
  4119d0:	ldr	x0, [sp, #208]
  4119d4:	cmp	x0, #0x0
  4119d8:	b.eq	411a44 <__fxstatat@plt+0xe914>  // b.none
  4119dc:	ldrb	w0, [sp, #198]
  4119e0:	eor	w0, w0, #0x1
  4119e4:	and	w0, w0, #0xff
  4119e8:	cmp	w0, #0x0
  4119ec:	b.eq	411a44 <__fxstatat@plt+0xe914>  // b.none
  4119f0:	b	411a34 <__fxstatat@plt+0xe904>
  4119f4:	ldr	x1, [sp, #224]
  4119f8:	ldr	x0, [sp, #96]
  4119fc:	cmp	x1, x0
  411a00:	b.cs	411a1c <__fxstatat@plt+0xe8ec>  // b.hs, b.nlast
  411a04:	ldr	x1, [sp, #104]
  411a08:	ldr	x0, [sp, #224]
  411a0c:	add	x0, x1, x0
  411a10:	ldr	x1, [sp, #208]
  411a14:	ldrb	w1, [x1]
  411a18:	strb	w1, [x0]
  411a1c:	ldr	x0, [sp, #224]
  411a20:	add	x0, x0, #0x1
  411a24:	str	x0, [sp, #224]
  411a28:	ldr	x0, [sp, #208]
  411a2c:	add	x0, x0, #0x1
  411a30:	str	x0, [sp, #208]
  411a34:	ldr	x0, [sp, #208]
  411a38:	ldrb	w0, [x0]
  411a3c:	cmp	w0, #0x0
  411a40:	b.ne	4119f4 <__fxstatat@plt+0xe8c4>  // b.any
  411a44:	ldr	x1, [sp, #224]
  411a48:	ldr	x0, [sp, #96]
  411a4c:	cmp	x1, x0
  411a50:	b.cs	411a64 <__fxstatat@plt+0xe934>  // b.hs, b.nlast
  411a54:	ldr	x1, [sp, #104]
  411a58:	ldr	x0, [sp, #224]
  411a5c:	add	x0, x1, x0
  411a60:	strb	wzr, [x0]
  411a64:	ldr	x0, [sp, #224]
  411a68:	b	411afc <__fxstatat@plt+0xe9cc>
  411a6c:	nop
  411a70:	b	411aa8 <__fxstatat@plt+0xe978>
  411a74:	nop
  411a78:	b	411aa8 <__fxstatat@plt+0xe978>
  411a7c:	nop
  411a80:	b	411aa8 <__fxstatat@plt+0xe978>
  411a84:	nop
  411a88:	b	411aa8 <__fxstatat@plt+0xe978>
  411a8c:	nop
  411a90:	b	411aa8 <__fxstatat@plt+0xe978>
  411a94:	nop
  411a98:	b	411aa8 <__fxstatat@plt+0xe978>
  411a9c:	nop
  411aa0:	b	411aa8 <__fxstatat@plt+0xe978>
  411aa4:	nop
  411aa8:	ldr	w0, [sp, #76]
  411aac:	cmp	w0, #0x2
  411ab0:	b.ne	411ac8 <__fxstatat@plt+0xe998>  // b.any
  411ab4:	ldrb	w0, [sp, #199]
  411ab8:	cmp	w0, #0x0
  411abc:	b.eq	411ac8 <__fxstatat@plt+0xe998>  // b.none
  411ac0:	mov	w0, #0x4                   	// #4
  411ac4:	str	w0, [sp, #76]
  411ac8:	ldr	w0, [sp, #72]
  411acc:	and	w1, w0, #0xfffffffd
  411ad0:	ldr	x0, [sp, #240]
  411ad4:	str	x0, [sp]
  411ad8:	ldr	x7, [sp, #56]
  411adc:	mov	x6, #0x0                   	// #0
  411ae0:	mov	w5, w1
  411ae4:	ldr	w4, [sp, #76]
  411ae8:	ldr	x3, [sp, #80]
  411aec:	ldr	x2, [sp, #88]
  411af0:	ldr	x1, [sp, #96]
  411af4:	ldr	x0, [sp, #104]
  411af8:	bl	4106f8 <__fxstatat@plt+0xd5c8>
  411afc:	ldr	x19, [sp, #32]
  411b00:	ldp	x29, x30, [sp, #16]
  411b04:	add	sp, sp, #0xf0
  411b08:	ret
  411b0c:	sub	sp, sp, #0x70
  411b10:	stp	x29, x30, [sp, #16]
  411b14:	add	x29, sp, #0x10
  411b18:	str	x0, [sp, #72]
  411b1c:	str	x1, [sp, #64]
  411b20:	str	x2, [sp, #56]
  411b24:	str	x3, [sp, #48]
  411b28:	str	x4, [sp, #40]
  411b2c:	ldr	x0, [sp, #40]
  411b30:	cmp	x0, #0x0
  411b34:	b.eq	411b40 <__fxstatat@plt+0xea10>  // b.none
  411b38:	ldr	x0, [sp, #40]
  411b3c:	b	411b48 <__fxstatat@plt+0xea18>
  411b40:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411b44:	add	x0, x0, #0x948
  411b48:	str	x0, [sp, #104]
  411b4c:	bl	403070 <__errno_location@plt>
  411b50:	ldr	w0, [x0]
  411b54:	str	w0, [sp, #100]
  411b58:	ldr	x0, [sp, #104]
  411b5c:	ldr	w1, [x0]
  411b60:	ldr	x0, [sp, #104]
  411b64:	ldr	w2, [x0, #4]
  411b68:	ldr	x0, [sp, #104]
  411b6c:	add	x3, x0, #0x8
  411b70:	ldr	x0, [sp, #104]
  411b74:	ldr	x4, [x0, #40]
  411b78:	ldr	x0, [sp, #104]
  411b7c:	ldr	x0, [x0, #48]
  411b80:	str	x0, [sp]
  411b84:	mov	x7, x4
  411b88:	mov	x6, x3
  411b8c:	mov	w5, w2
  411b90:	mov	w4, w1
  411b94:	ldr	x3, [sp, #48]
  411b98:	ldr	x2, [sp, #56]
  411b9c:	ldr	x1, [sp, #64]
  411ba0:	ldr	x0, [sp, #72]
  411ba4:	bl	4106f8 <__fxstatat@plt+0xd5c8>
  411ba8:	str	x0, [sp, #88]
  411bac:	bl	403070 <__errno_location@plt>
  411bb0:	mov	x1, x0
  411bb4:	ldr	w0, [sp, #100]
  411bb8:	str	w0, [x1]
  411bbc:	ldr	x0, [sp, #88]
  411bc0:	ldp	x29, x30, [sp, #16]
  411bc4:	add	sp, sp, #0x70
  411bc8:	ret
  411bcc:	stp	x29, x30, [sp, #-48]!
  411bd0:	mov	x29, sp
  411bd4:	str	x0, [sp, #40]
  411bd8:	str	x1, [sp, #32]
  411bdc:	str	x2, [sp, #24]
  411be0:	ldr	x3, [sp, #24]
  411be4:	mov	x2, #0x0                   	// #0
  411be8:	ldr	x1, [sp, #32]
  411bec:	ldr	x0, [sp, #40]
  411bf0:	bl	411bfc <__fxstatat@plt+0xeacc>
  411bf4:	ldp	x29, x30, [sp], #48
  411bf8:	ret
  411bfc:	sub	sp, sp, #0x60
  411c00:	stp	x29, x30, [sp, #16]
  411c04:	add	x29, sp, #0x10
  411c08:	str	x0, [sp, #56]
  411c0c:	str	x1, [sp, #48]
  411c10:	str	x2, [sp, #40]
  411c14:	str	x3, [sp, #32]
  411c18:	ldr	x0, [sp, #32]
  411c1c:	cmp	x0, #0x0
  411c20:	b.eq	411c2c <__fxstatat@plt+0xeafc>  // b.none
  411c24:	ldr	x0, [sp, #32]
  411c28:	b	411c34 <__fxstatat@plt+0xeb04>
  411c2c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411c30:	add	x0, x0, #0x948
  411c34:	str	x0, [sp, #88]
  411c38:	bl	403070 <__errno_location@plt>
  411c3c:	ldr	w0, [x0]
  411c40:	str	w0, [sp, #84]
  411c44:	ldr	x0, [sp, #88]
  411c48:	ldr	w0, [x0, #4]
  411c4c:	ldr	x1, [sp, #40]
  411c50:	cmp	x1, #0x0
  411c54:	cset	w1, eq  // eq = none
  411c58:	and	w1, w1, #0xff
  411c5c:	orr	w0, w0, w1
  411c60:	str	w0, [sp, #80]
  411c64:	ldr	x0, [sp, #88]
  411c68:	ldr	w1, [x0]
  411c6c:	ldr	x0, [sp, #88]
  411c70:	add	x2, x0, #0x8
  411c74:	ldr	x0, [sp, #88]
  411c78:	ldr	x3, [x0, #40]
  411c7c:	ldr	x0, [sp, #88]
  411c80:	ldr	x0, [x0, #48]
  411c84:	str	x0, [sp]
  411c88:	mov	x7, x3
  411c8c:	mov	x6, x2
  411c90:	ldr	w5, [sp, #80]
  411c94:	mov	w4, w1
  411c98:	ldr	x3, [sp, #48]
  411c9c:	ldr	x2, [sp, #56]
  411ca0:	mov	x1, #0x0                   	// #0
  411ca4:	mov	x0, #0x0                   	// #0
  411ca8:	bl	4106f8 <__fxstatat@plt+0xd5c8>
  411cac:	add	x0, x0, #0x1
  411cb0:	str	x0, [sp, #72]
  411cb4:	ldr	x0, [sp, #72]
  411cb8:	bl	415a04 <__fxstatat@plt+0x128d4>
  411cbc:	str	x0, [sp, #64]
  411cc0:	ldr	x0, [sp, #88]
  411cc4:	ldr	w1, [x0]
  411cc8:	ldr	x0, [sp, #88]
  411ccc:	add	x2, x0, #0x8
  411cd0:	ldr	x0, [sp, #88]
  411cd4:	ldr	x3, [x0, #40]
  411cd8:	ldr	x0, [sp, #88]
  411cdc:	ldr	x0, [x0, #48]
  411ce0:	str	x0, [sp]
  411ce4:	mov	x7, x3
  411ce8:	mov	x6, x2
  411cec:	ldr	w5, [sp, #80]
  411cf0:	mov	w4, w1
  411cf4:	ldr	x3, [sp, #48]
  411cf8:	ldr	x2, [sp, #56]
  411cfc:	ldr	x1, [sp, #72]
  411d00:	ldr	x0, [sp, #64]
  411d04:	bl	4106f8 <__fxstatat@plt+0xd5c8>
  411d08:	bl	403070 <__errno_location@plt>
  411d0c:	mov	x1, x0
  411d10:	ldr	w0, [sp, #84]
  411d14:	str	w0, [x1]
  411d18:	ldr	x0, [sp, #40]
  411d1c:	cmp	x0, #0x0
  411d20:	b.eq	411d34 <__fxstatat@plt+0xec04>  // b.none
  411d24:	ldr	x0, [sp, #72]
  411d28:	sub	x1, x0, #0x1
  411d2c:	ldr	x0, [sp, #40]
  411d30:	str	x1, [x0]
  411d34:	ldr	x0, [sp, #64]
  411d38:	ldp	x29, x30, [sp, #16]
  411d3c:	add	sp, sp, #0x60
  411d40:	ret
  411d44:	stp	x29, x30, [sp, #-32]!
  411d48:	mov	x29, sp
  411d4c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411d50:	add	x0, x0, #0x460
  411d54:	ldr	x0, [x0]
  411d58:	str	x0, [sp, #16]
  411d5c:	mov	w0, #0x1                   	// #1
  411d60:	str	w0, [sp, #28]
  411d64:	b	411d8c <__fxstatat@plt+0xec5c>
  411d68:	ldrsw	x0, [sp, #28]
  411d6c:	lsl	x0, x0, #4
  411d70:	ldr	x1, [sp, #16]
  411d74:	add	x0, x1, x0
  411d78:	ldr	x0, [x0, #8]
  411d7c:	bl	402e30 <free@plt>
  411d80:	ldr	w0, [sp, #28]
  411d84:	add	w0, w0, #0x1
  411d88:	str	w0, [sp, #28]
  411d8c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411d90:	add	x0, x0, #0x448
  411d94:	ldr	w0, [x0]
  411d98:	ldr	w1, [sp, #28]
  411d9c:	cmp	w1, w0
  411da0:	b.lt	411d68 <__fxstatat@plt+0xec38>  // b.tstop
  411da4:	ldr	x0, [sp, #16]
  411da8:	ldr	x1, [x0, #8]
  411dac:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411db0:	add	x0, x0, #0x980
  411db4:	cmp	x1, x0
  411db8:	b.eq	411dec <__fxstatat@plt+0xecbc>  // b.none
  411dbc:	ldr	x0, [sp, #16]
  411dc0:	ldr	x0, [x0, #8]
  411dc4:	bl	402e30 <free@plt>
  411dc8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411dcc:	add	x0, x0, #0x450
  411dd0:	mov	x1, #0x100                 	// #256
  411dd4:	str	x1, [x0]
  411dd8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411ddc:	add	x0, x0, #0x450
  411de0:	adrp	x1, 434000 <__fxstatat@plt+0x30ed0>
  411de4:	add	x1, x1, #0x980
  411de8:	str	x1, [x0, #8]
  411dec:	ldr	x1, [sp, #16]
  411df0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411df4:	add	x0, x0, #0x450
  411df8:	cmp	x1, x0
  411dfc:	b.eq	411e1c <__fxstatat@plt+0xecec>  // b.none
  411e00:	ldr	x0, [sp, #16]
  411e04:	bl	402e30 <free@plt>
  411e08:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411e0c:	add	x0, x0, #0x460
  411e10:	adrp	x1, 434000 <__fxstatat@plt+0x30ed0>
  411e14:	add	x1, x1, #0x450
  411e18:	str	x1, [x0]
  411e1c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411e20:	add	x0, x0, #0x448
  411e24:	mov	w1, #0x1                   	// #1
  411e28:	str	w1, [x0]
  411e2c:	nop
  411e30:	ldp	x29, x30, [sp], #32
  411e34:	ret
  411e38:	sub	sp, sp, #0x80
  411e3c:	stp	x29, x30, [sp, #16]
  411e40:	add	x29, sp, #0x10
  411e44:	str	w0, [sp, #60]
  411e48:	str	x1, [sp, #48]
  411e4c:	str	x2, [sp, #40]
  411e50:	str	x3, [sp, #32]
  411e54:	bl	403070 <__errno_location@plt>
  411e58:	ldr	w0, [x0]
  411e5c:	str	w0, [sp, #108]
  411e60:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411e64:	add	x0, x0, #0x460
  411e68:	ldr	x0, [x0]
  411e6c:	str	x0, [sp, #120]
  411e70:	ldr	w0, [sp, #60]
  411e74:	cmp	w0, #0x0
  411e78:	b.ge	411e80 <__fxstatat@plt+0xed50>  // b.tcont
  411e7c:	bl	402d20 <abort@plt>
  411e80:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411e84:	add	x0, x0, #0x448
  411e88:	ldr	w0, [x0]
  411e8c:	ldr	w1, [sp, #60]
  411e90:	cmp	w1, w0
  411e94:	b.lt	411f8c <__fxstatat@plt+0xee5c>  // b.tstop
  411e98:	ldr	x1, [sp, #120]
  411e9c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411ea0:	add	x0, x0, #0x450
  411ea4:	cmp	x1, x0
  411ea8:	cset	w0, eq  // eq = none
  411eac:	strb	w0, [sp, #107]
  411eb0:	mov	w0, #0x7ffffffe            	// #2147483646
  411eb4:	str	w0, [sp, #100]
  411eb8:	ldr	w1, [sp, #100]
  411ebc:	ldr	w0, [sp, #60]
  411ec0:	cmp	w1, w0
  411ec4:	b.ge	411ecc <__fxstatat@plt+0xed9c>  // b.tcont
  411ec8:	bl	415c00 <__fxstatat@plt+0x12ad0>
  411ecc:	ldrb	w0, [sp, #107]
  411ed0:	cmp	w0, #0x0
  411ed4:	b.eq	411ee0 <__fxstatat@plt+0xedb0>  // b.none
  411ed8:	mov	x0, #0x0                   	// #0
  411edc:	b	411ee4 <__fxstatat@plt+0xedb4>
  411ee0:	ldr	x0, [sp, #120]
  411ee4:	ldr	w1, [sp, #60]
  411ee8:	add	w1, w1, #0x1
  411eec:	sxtw	x1, w1
  411ef0:	lsl	x1, x1, #4
  411ef4:	bl	415a60 <__fxstatat@plt+0x12930>
  411ef8:	str	x0, [sp, #120]
  411efc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411f00:	add	x0, x0, #0x460
  411f04:	ldr	x1, [sp, #120]
  411f08:	str	x1, [x0]
  411f0c:	ldrb	w0, [sp, #107]
  411f10:	cmp	w0, #0x0
  411f14:	b.eq	411f2c <__fxstatat@plt+0xedfc>  // b.none
  411f18:	ldr	x2, [sp, #120]
  411f1c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411f20:	add	x0, x0, #0x450
  411f24:	ldp	x0, x1, [x0]
  411f28:	stp	x0, x1, [x2]
  411f2c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411f30:	add	x0, x0, #0x448
  411f34:	ldr	w0, [x0]
  411f38:	sxtw	x0, w0
  411f3c:	lsl	x0, x0, #4
  411f40:	ldr	x1, [sp, #120]
  411f44:	add	x3, x1, x0
  411f48:	ldr	w0, [sp, #60]
  411f4c:	add	w1, w0, #0x1
  411f50:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411f54:	add	x0, x0, #0x448
  411f58:	ldr	w0, [x0]
  411f5c:	sub	w0, w1, w0
  411f60:	sxtw	x0, w0
  411f64:	lsl	x0, x0, #4
  411f68:	mov	x2, x0
  411f6c:	mov	w1, #0x0                   	// #0
  411f70:	mov	x0, x3
  411f74:	bl	402c00 <memset@plt>
  411f78:	ldr	w0, [sp, #60]
  411f7c:	add	w1, w0, #0x1
  411f80:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  411f84:	add	x0, x0, #0x448
  411f88:	str	w1, [x0]
  411f8c:	ldrsw	x0, [sp, #60]
  411f90:	lsl	x0, x0, #4
  411f94:	ldr	x1, [sp, #120]
  411f98:	add	x0, x1, x0
  411f9c:	ldr	x0, [x0]
  411fa0:	str	x0, [sp, #88]
  411fa4:	ldrsw	x0, [sp, #60]
  411fa8:	lsl	x0, x0, #4
  411fac:	ldr	x1, [sp, #120]
  411fb0:	add	x0, x1, x0
  411fb4:	ldr	x0, [x0, #8]
  411fb8:	str	x0, [sp, #112]
  411fbc:	ldr	x0, [sp, #32]
  411fc0:	ldr	w0, [x0, #4]
  411fc4:	orr	w0, w0, #0x1
  411fc8:	str	w0, [sp, #84]
  411fcc:	ldr	x0, [sp, #32]
  411fd0:	ldr	w1, [x0]
  411fd4:	ldr	x0, [sp, #32]
  411fd8:	add	x2, x0, #0x8
  411fdc:	ldr	x0, [sp, #32]
  411fe0:	ldr	x3, [x0, #40]
  411fe4:	ldr	x0, [sp, #32]
  411fe8:	ldr	x0, [x0, #48]
  411fec:	str	x0, [sp]
  411ff0:	mov	x7, x3
  411ff4:	mov	x6, x2
  411ff8:	ldr	w5, [sp, #84]
  411ffc:	mov	w4, w1
  412000:	ldr	x3, [sp, #40]
  412004:	ldr	x2, [sp, #48]
  412008:	ldr	x1, [sp, #88]
  41200c:	ldr	x0, [sp, #112]
  412010:	bl	4106f8 <__fxstatat@plt+0xd5c8>
  412014:	str	x0, [sp, #72]
  412018:	ldr	x1, [sp, #88]
  41201c:	ldr	x0, [sp, #72]
  412020:	cmp	x1, x0
  412024:	b.hi	4120d4 <__fxstatat@plt+0xefa4>  // b.pmore
  412028:	ldr	x0, [sp, #72]
  41202c:	add	x0, x0, #0x1
  412030:	str	x0, [sp, #88]
  412034:	ldrsw	x0, [sp, #60]
  412038:	lsl	x0, x0, #4
  41203c:	ldr	x1, [sp, #120]
  412040:	add	x0, x1, x0
  412044:	ldr	x1, [sp, #88]
  412048:	str	x1, [x0]
  41204c:	ldr	x1, [sp, #112]
  412050:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  412054:	add	x0, x0, #0x980
  412058:	cmp	x1, x0
  41205c:	b.eq	412068 <__fxstatat@plt+0xef38>  // b.none
  412060:	ldr	x0, [sp, #112]
  412064:	bl	402e30 <free@plt>
  412068:	ldr	x0, [sp, #88]
  41206c:	bl	415a04 <__fxstatat@plt+0x128d4>
  412070:	str	x0, [sp, #112]
  412074:	ldrsw	x0, [sp, #60]
  412078:	lsl	x0, x0, #4
  41207c:	ldr	x1, [sp, #120]
  412080:	add	x0, x1, x0
  412084:	ldr	x1, [sp, #112]
  412088:	str	x1, [x0, #8]
  41208c:	ldr	x0, [sp, #32]
  412090:	ldr	w1, [x0]
  412094:	ldr	x0, [sp, #32]
  412098:	add	x2, x0, #0x8
  41209c:	ldr	x0, [sp, #32]
  4120a0:	ldr	x3, [x0, #40]
  4120a4:	ldr	x0, [sp, #32]
  4120a8:	ldr	x0, [x0, #48]
  4120ac:	str	x0, [sp]
  4120b0:	mov	x7, x3
  4120b4:	mov	x6, x2
  4120b8:	ldr	w5, [sp, #84]
  4120bc:	mov	w4, w1
  4120c0:	ldr	x3, [sp, #40]
  4120c4:	ldr	x2, [sp, #48]
  4120c8:	ldr	x1, [sp, #88]
  4120cc:	ldr	x0, [sp, #112]
  4120d0:	bl	4106f8 <__fxstatat@plt+0xd5c8>
  4120d4:	bl	403070 <__errno_location@plt>
  4120d8:	mov	x1, x0
  4120dc:	ldr	w0, [sp, #108]
  4120e0:	str	w0, [x1]
  4120e4:	ldr	x0, [sp, #112]
  4120e8:	ldp	x29, x30, [sp, #16]
  4120ec:	add	sp, sp, #0x80
  4120f0:	ret
  4120f4:	stp	x29, x30, [sp, #-32]!
  4120f8:	mov	x29, sp
  4120fc:	str	w0, [sp, #28]
  412100:	str	x1, [sp, #16]
  412104:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  412108:	add	x3, x0, #0x948
  41210c:	mov	x2, #0xffffffffffffffff    	// #-1
  412110:	ldr	x1, [sp, #16]
  412114:	ldr	w0, [sp, #28]
  412118:	bl	411e38 <__fxstatat@plt+0xed08>
  41211c:	ldp	x29, x30, [sp], #32
  412120:	ret
  412124:	stp	x29, x30, [sp, #-48]!
  412128:	mov	x29, sp
  41212c:	str	w0, [sp, #44]
  412130:	str	x1, [sp, #32]
  412134:	str	x2, [sp, #24]
  412138:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41213c:	add	x3, x0, #0x948
  412140:	ldr	x2, [sp, #24]
  412144:	ldr	x1, [sp, #32]
  412148:	ldr	w0, [sp, #44]
  41214c:	bl	411e38 <__fxstatat@plt+0xed08>
  412150:	ldp	x29, x30, [sp], #48
  412154:	ret
  412158:	stp	x29, x30, [sp, #-32]!
  41215c:	mov	x29, sp
  412160:	str	x0, [sp, #24]
  412164:	ldr	x1, [sp, #24]
  412168:	mov	w0, #0x0                   	// #0
  41216c:	bl	4120f4 <__fxstatat@plt+0xefc4>
  412170:	ldp	x29, x30, [sp], #32
  412174:	ret
  412178:	stp	x29, x30, [sp, #-32]!
  41217c:	mov	x29, sp
  412180:	str	x0, [sp, #24]
  412184:	str	x1, [sp, #16]
  412188:	ldr	x2, [sp, #16]
  41218c:	ldr	x1, [sp, #24]
  412190:	mov	w0, #0x0                   	// #0
  412194:	bl	412124 <__fxstatat@plt+0xeff4>
  412198:	ldp	x29, x30, [sp], #32
  41219c:	ret
  4121a0:	stp	x29, x30, [sp, #-96]!
  4121a4:	mov	x29, sp
  4121a8:	str	w0, [sp, #28]
  4121ac:	str	w1, [sp, #24]
  4121b0:	str	x2, [sp, #16]
  4121b4:	add	x0, sp, #0x28
  4121b8:	mov	x8, x0
  4121bc:	ldr	w0, [sp, #24]
  4121c0:	bl	4105b0 <__fxstatat@plt+0xd480>
  4121c4:	add	x0, sp, #0x28
  4121c8:	mov	x3, x0
  4121cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4121d0:	ldr	x1, [sp, #16]
  4121d4:	ldr	w0, [sp, #28]
  4121d8:	bl	411e38 <__fxstatat@plt+0xed08>
  4121dc:	ldp	x29, x30, [sp], #96
  4121e0:	ret
  4121e4:	stp	x29, x30, [sp, #-112]!
  4121e8:	mov	x29, sp
  4121ec:	str	w0, [sp, #44]
  4121f0:	str	w1, [sp, #40]
  4121f4:	str	x2, [sp, #32]
  4121f8:	str	x3, [sp, #24]
  4121fc:	add	x0, sp, #0x38
  412200:	mov	x8, x0
  412204:	ldr	w0, [sp, #40]
  412208:	bl	4105b0 <__fxstatat@plt+0xd480>
  41220c:	add	x0, sp, #0x38
  412210:	mov	x3, x0
  412214:	ldr	x2, [sp, #24]
  412218:	ldr	x1, [sp, #32]
  41221c:	ldr	w0, [sp, #44]
  412220:	bl	411e38 <__fxstatat@plt+0xed08>
  412224:	ldp	x29, x30, [sp], #112
  412228:	ret
  41222c:	stp	x29, x30, [sp, #-32]!
  412230:	mov	x29, sp
  412234:	str	w0, [sp, #28]
  412238:	str	x1, [sp, #16]
  41223c:	ldr	x2, [sp, #16]
  412240:	ldr	w1, [sp, #28]
  412244:	mov	w0, #0x0                   	// #0
  412248:	bl	4121a0 <__fxstatat@plt+0xf070>
  41224c:	ldp	x29, x30, [sp], #32
  412250:	ret
  412254:	stp	x29, x30, [sp, #-48]!
  412258:	mov	x29, sp
  41225c:	str	w0, [sp, #44]
  412260:	str	x1, [sp, #32]
  412264:	str	x2, [sp, #24]
  412268:	ldr	x3, [sp, #24]
  41226c:	ldr	x2, [sp, #32]
  412270:	ldr	w1, [sp, #44]
  412274:	mov	w0, #0x0                   	// #0
  412278:	bl	4121e4 <__fxstatat@plt+0xf0b4>
  41227c:	ldp	x29, x30, [sp], #48
  412280:	ret
  412284:	stp	x29, x30, [sp, #-112]!
  412288:	mov	x29, sp
  41228c:	str	x0, [sp, #40]
  412290:	str	x1, [sp, #32]
  412294:	strb	w2, [sp, #31]
  412298:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41229c:	add	x1, x0, #0x948
  4122a0:	add	x0, sp, #0x38
  4122a4:	ldp	x2, x3, [x1]
  4122a8:	stp	x2, x3, [x0]
  4122ac:	ldp	x2, x3, [x1, #16]
  4122b0:	stp	x2, x3, [x0, #16]
  4122b4:	ldp	x2, x3, [x1, #32]
  4122b8:	stp	x2, x3, [x0, #32]
  4122bc:	ldr	x1, [x1, #48]
  4122c0:	str	x1, [x0, #48]
  4122c4:	add	x0, sp, #0x38
  4122c8:	mov	w2, #0x1                   	// #1
  4122cc:	ldrb	w1, [sp, #31]
  4122d0:	bl	410440 <__fxstatat@plt+0xd310>
  4122d4:	add	x0, sp, #0x38
  4122d8:	mov	x3, x0
  4122dc:	ldr	x2, [sp, #32]
  4122e0:	ldr	x1, [sp, #40]
  4122e4:	mov	w0, #0x0                   	// #0
  4122e8:	bl	411e38 <__fxstatat@plt+0xed08>
  4122ec:	ldp	x29, x30, [sp], #112
  4122f0:	ret
  4122f4:	stp	x29, x30, [sp, #-32]!
  4122f8:	mov	x29, sp
  4122fc:	str	x0, [sp, #24]
  412300:	strb	w1, [sp, #23]
  412304:	ldrb	w2, [sp, #23]
  412308:	mov	x1, #0xffffffffffffffff    	// #-1
  41230c:	ldr	x0, [sp, #24]
  412310:	bl	412284 <__fxstatat@plt+0xf154>
  412314:	ldp	x29, x30, [sp], #32
  412318:	ret
  41231c:	stp	x29, x30, [sp, #-32]!
  412320:	mov	x29, sp
  412324:	str	x0, [sp, #24]
  412328:	mov	w1, #0x3a                  	// #58
  41232c:	ldr	x0, [sp, #24]
  412330:	bl	4122f4 <__fxstatat@plt+0xf1c4>
  412334:	ldp	x29, x30, [sp], #32
  412338:	ret
  41233c:	stp	x29, x30, [sp, #-32]!
  412340:	mov	x29, sp
  412344:	str	x0, [sp, #24]
  412348:	str	x1, [sp, #16]
  41234c:	mov	w2, #0x3a                  	// #58
  412350:	ldr	x1, [sp, #16]
  412354:	ldr	x0, [sp, #24]
  412358:	bl	412284 <__fxstatat@plt+0xf154>
  41235c:	ldp	x29, x30, [sp], #32
  412360:	ret
  412364:	stp	x29, x30, [sp, #-160]!
  412368:	mov	x29, sp
  41236c:	str	w0, [sp, #92]
  412370:	str	w1, [sp, #88]
  412374:	str	x2, [sp, #80]
  412378:	add	x0, sp, #0x10
  41237c:	mov	x8, x0
  412380:	ldr	w0, [sp, #88]
  412384:	bl	4105b0 <__fxstatat@plt+0xd480>
  412388:	add	x0, sp, #0x68
  41238c:	add	x1, sp, #0x10
  412390:	ldp	x2, x3, [x1]
  412394:	stp	x2, x3, [x0]
  412398:	ldp	x2, x3, [x1, #16]
  41239c:	stp	x2, x3, [x0, #16]
  4123a0:	ldp	x2, x3, [x1, #32]
  4123a4:	stp	x2, x3, [x0, #32]
  4123a8:	ldr	x1, [x1, #48]
  4123ac:	str	x1, [x0, #48]
  4123b0:	add	x0, sp, #0x68
  4123b4:	mov	w2, #0x1                   	// #1
  4123b8:	mov	w1, #0x3a                  	// #58
  4123bc:	bl	410440 <__fxstatat@plt+0xd310>
  4123c0:	add	x0, sp, #0x68
  4123c4:	mov	x3, x0
  4123c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4123cc:	ldr	x1, [sp, #80]
  4123d0:	ldr	w0, [sp, #92]
  4123d4:	bl	411e38 <__fxstatat@plt+0xed08>
  4123d8:	ldp	x29, x30, [sp], #160
  4123dc:	ret
  4123e0:	stp	x29, x30, [sp, #-48]!
  4123e4:	mov	x29, sp
  4123e8:	str	w0, [sp, #44]
  4123ec:	str	x1, [sp, #32]
  4123f0:	str	x2, [sp, #24]
  4123f4:	str	x3, [sp, #16]
  4123f8:	mov	x4, #0xffffffffffffffff    	// #-1
  4123fc:	ldr	x3, [sp, #16]
  412400:	ldr	x2, [sp, #24]
  412404:	ldr	x1, [sp, #32]
  412408:	ldr	w0, [sp, #44]
  41240c:	bl	412418 <__fxstatat@plt+0xf2e8>
  412410:	ldp	x29, x30, [sp], #48
  412414:	ret
  412418:	stp	x29, x30, [sp, #-128]!
  41241c:	mov	x29, sp
  412420:	str	w0, [sp, #60]
  412424:	str	x1, [sp, #48]
  412428:	str	x2, [sp, #40]
  41242c:	str	x3, [sp, #32]
  412430:	str	x4, [sp, #24]
  412434:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  412438:	add	x1, x0, #0x948
  41243c:	add	x0, sp, #0x48
  412440:	ldp	x2, x3, [x1]
  412444:	stp	x2, x3, [x0]
  412448:	ldp	x2, x3, [x1, #16]
  41244c:	stp	x2, x3, [x0, #16]
  412450:	ldp	x2, x3, [x1, #32]
  412454:	stp	x2, x3, [x0, #32]
  412458:	ldr	x1, [x1, #48]
  41245c:	str	x1, [x0, #48]
  412460:	add	x0, sp, #0x48
  412464:	ldr	x2, [sp, #40]
  412468:	ldr	x1, [sp, #48]
  41246c:	bl	410538 <__fxstatat@plt+0xd408>
  412470:	add	x0, sp, #0x48
  412474:	mov	x3, x0
  412478:	ldr	x2, [sp, #24]
  41247c:	ldr	x1, [sp, #32]
  412480:	ldr	w0, [sp, #60]
  412484:	bl	411e38 <__fxstatat@plt+0xed08>
  412488:	ldp	x29, x30, [sp], #128
  41248c:	ret
  412490:	stp	x29, x30, [sp, #-48]!
  412494:	mov	x29, sp
  412498:	str	x0, [sp, #40]
  41249c:	str	x1, [sp, #32]
  4124a0:	str	x2, [sp, #24]
  4124a4:	ldr	x3, [sp, #24]
  4124a8:	ldr	x2, [sp, #32]
  4124ac:	ldr	x1, [sp, #40]
  4124b0:	mov	w0, #0x0                   	// #0
  4124b4:	bl	4123e0 <__fxstatat@plt+0xf2b0>
  4124b8:	ldp	x29, x30, [sp], #48
  4124bc:	ret
  4124c0:	stp	x29, x30, [sp, #-48]!
  4124c4:	mov	x29, sp
  4124c8:	str	x0, [sp, #40]
  4124cc:	str	x1, [sp, #32]
  4124d0:	str	x2, [sp, #24]
  4124d4:	str	x3, [sp, #16]
  4124d8:	ldr	x4, [sp, #16]
  4124dc:	ldr	x3, [sp, #24]
  4124e0:	ldr	x2, [sp, #32]
  4124e4:	ldr	x1, [sp, #40]
  4124e8:	mov	w0, #0x0                   	// #0
  4124ec:	bl	412418 <__fxstatat@plt+0xf2e8>
  4124f0:	ldp	x29, x30, [sp], #48
  4124f4:	ret
  4124f8:	stp	x29, x30, [sp, #-48]!
  4124fc:	mov	x29, sp
  412500:	str	w0, [sp, #44]
  412504:	str	x1, [sp, #32]
  412508:	str	x2, [sp, #24]
  41250c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  412510:	add	x3, x0, #0x468
  412514:	ldr	x2, [sp, #24]
  412518:	ldr	x1, [sp, #32]
  41251c:	ldr	w0, [sp, #44]
  412520:	bl	411e38 <__fxstatat@plt+0xed08>
  412524:	ldp	x29, x30, [sp], #48
  412528:	ret
  41252c:	stp	x29, x30, [sp, #-32]!
  412530:	mov	x29, sp
  412534:	str	x0, [sp, #24]
  412538:	str	x1, [sp, #16]
  41253c:	ldr	x2, [sp, #16]
  412540:	ldr	x1, [sp, #24]
  412544:	mov	w0, #0x0                   	// #0
  412548:	bl	4124f8 <__fxstatat@plt+0xf3c8>
  41254c:	ldp	x29, x30, [sp], #32
  412550:	ret
  412554:	stp	x29, x30, [sp, #-32]!
  412558:	mov	x29, sp
  41255c:	str	w0, [sp, #28]
  412560:	str	x1, [sp, #16]
  412564:	mov	x2, #0xffffffffffffffff    	// #-1
  412568:	ldr	x1, [sp, #16]
  41256c:	ldr	w0, [sp, #28]
  412570:	bl	4124f8 <__fxstatat@plt+0xf3c8>
  412574:	ldp	x29, x30, [sp], #32
  412578:	ret
  41257c:	stp	x29, x30, [sp, #-32]!
  412580:	mov	x29, sp
  412584:	str	x0, [sp, #24]
  412588:	ldr	x1, [sp, #24]
  41258c:	mov	w0, #0x0                   	// #0
  412590:	bl	412554 <__fxstatat@plt+0xf424>
  412594:	ldp	x29, x30, [sp], #32
  412598:	ret
  41259c:	stp	x29, x30, [sp, #-32]!
  4125a0:	mov	x29, sp
  4125a4:	str	w0, [sp, #28]
  4125a8:	bl	403070 <__errno_location@plt>
  4125ac:	mov	x1, x0
  4125b0:	ldr	w0, [sp, #28]
  4125b4:	str	w0, [x1]
  4125b8:	mov	w0, #0xffffffff            	// #-1
  4125bc:	ldp	x29, x30, [sp], #32
  4125c0:	ret
  4125c4:	stp	x29, x30, [sp, #-368]!
  4125c8:	mov	x29, sp
  4125cc:	str	w0, [sp, #44]
  4125d0:	str	x1, [sp, #32]
  4125d4:	str	w2, [sp, #40]
  4125d8:	str	x3, [sp, #24]
  4125dc:	str	w4, [sp, #20]
  4125e0:	mov	w0, #0xffffffff            	// #-1
  4125e4:	str	w0, [sp, #360]
  4125e8:	mov	w0, #0x16                  	// #22
  4125ec:	str	w0, [sp, #356]
  4125f0:	ldr	w4, [sp, #20]
  4125f4:	ldr	x3, [sp, #24]
  4125f8:	ldr	w2, [sp, #40]
  4125fc:	ldr	x1, [sp, #32]
  412600:	ldr	w0, [sp, #44]
  412604:	bl	402e40 <renameat2@plt>
  412608:	str	w0, [sp, #360]
  41260c:	bl	403070 <__errno_location@plt>
  412610:	ldr	w0, [x0]
  412614:	str	w0, [sp, #356]
  412618:	ldr	w0, [sp, #360]
  41261c:	cmp	w0, #0x0
  412620:	b.ge	412648 <__fxstatat@plt+0xf518>  // b.tcont
  412624:	ldr	w0, [sp, #356]
  412628:	cmp	w0, #0x16
  41262c:	b.eq	412650 <__fxstatat@plt+0xf520>  // b.none
  412630:	ldr	w0, [sp, #356]
  412634:	cmp	w0, #0x26
  412638:	b.eq	412650 <__fxstatat@plt+0xf520>  // b.none
  41263c:	ldr	w0, [sp, #356]
  412640:	cmp	w0, #0x5f
  412644:	b.eq	412650 <__fxstatat@plt+0xf520>  // b.none
  412648:	ldr	w0, [sp, #360]
  41264c:	b	4128e8 <__fxstatat@plt+0xf7b8>
  412650:	ldr	x0, [sp, #32]
  412654:	str	x0, [sp, #344]
  412658:	ldr	x0, [sp, #24]
  41265c:	str	x0, [sp, #336]
  412660:	mov	w0, #0x14                  	// #20
  412664:	str	w0, [sp, #332]
  412668:	strb	wzr, [sp, #367]
  41266c:	ldr	w0, [sp, #20]
  412670:	cmp	w0, #0x0
  412674:	b.eq	4126ec <__fxstatat@plt+0xf5bc>  // b.none
  412678:	ldr	w0, [sp, #20]
  41267c:	and	w0, w0, #0xfffffffe
  412680:	cmp	w0, #0x0
  412684:	b.eq	412694 <__fxstatat@plt+0xf564>  // b.none
  412688:	mov	w0, #0x5f                  	// #95
  41268c:	bl	41259c <__fxstatat@plt+0xf46c>
  412690:	b	4128e8 <__fxstatat@plt+0xf7b8>
  412694:	add	x0, sp, #0xb0
  412698:	mov	x2, x0
  41269c:	ldr	x1, [sp, #24]
  4126a0:	ldr	w0, [sp, #40]
  4126a4:	bl	4133f0 <__fxstatat@plt+0x102c0>
  4126a8:	cmp	w0, #0x0
  4126ac:	b.eq	4126c0 <__fxstatat@plt+0xf590>  // b.none
  4126b0:	bl	403070 <__errno_location@plt>
  4126b4:	ldr	w0, [x0]
  4126b8:	cmp	w0, #0x4b
  4126bc:	b.ne	4126cc <__fxstatat@plt+0xf59c>  // b.any
  4126c0:	mov	w0, #0x11                  	// #17
  4126c4:	bl	41259c <__fxstatat@plt+0xf46c>
  4126c8:	b	4128e8 <__fxstatat@plt+0xf7b8>
  4126cc:	bl	403070 <__errno_location@plt>
  4126d0:	ldr	w0, [x0]
  4126d4:	cmp	w0, #0x2
  4126d8:	b.eq	4126e4 <__fxstatat@plt+0xf5b4>  // b.none
  4126dc:	mov	w0, #0xffffffff            	// #-1
  4126e0:	b	4128e8 <__fxstatat@plt+0xf7b8>
  4126e4:	mov	w0, #0x1                   	// #1
  4126e8:	strb	w0, [sp, #367]
  4126ec:	ldr	x0, [sp, #32]
  4126f0:	bl	402950 <strlen@plt>
  4126f4:	str	x0, [sp, #320]
  4126f8:	ldr	x0, [sp, #24]
  4126fc:	bl	402950 <strlen@plt>
  412700:	str	x0, [sp, #312]
  412704:	ldr	x0, [sp, #320]
  412708:	cmp	x0, #0x0
  41270c:	b.eq	41271c <__fxstatat@plt+0xf5ec>  // b.none
  412710:	ldr	x0, [sp, #312]
  412714:	cmp	x0, #0x0
  412718:	b.ne	412734 <__fxstatat@plt+0xf604>  // b.any
  41271c:	ldr	x3, [sp, #24]
  412720:	ldr	w2, [sp, #40]
  412724:	ldr	x1, [sp, #32]
  412728:	ldr	w0, [sp, #44]
  41272c:	bl	402e80 <renameat@plt>
  412730:	b	4128e8 <__fxstatat@plt+0xf7b8>
  412734:	ldr	x0, [sp, #320]
  412738:	sub	x0, x0, #0x1
  41273c:	ldr	x1, [sp, #32]
  412740:	add	x0, x1, x0
  412744:	ldrb	w0, [x0]
  412748:	cmp	w0, #0x2f
  41274c:	cset	w0, eq  // eq = none
  412750:	strb	w0, [sp, #311]
  412754:	ldr	x0, [sp, #312]
  412758:	sub	x0, x0, #0x1
  41275c:	ldr	x1, [sp, #24]
  412760:	add	x0, x1, x0
  412764:	ldrb	w0, [x0]
  412768:	cmp	w0, #0x2f
  41276c:	cset	w0, eq  // eq = none
  412770:	strb	w0, [sp, #310]
  412774:	ldrb	w0, [sp, #311]
  412778:	eor	w0, w0, #0x1
  41277c:	and	w0, w0, #0xff
  412780:	cmp	w0, #0x0
  412784:	b.eq	4127b4 <__fxstatat@plt+0xf684>  // b.none
  412788:	ldrb	w0, [sp, #310]
  41278c:	eor	w0, w0, #0x1
  412790:	and	w0, w0, #0xff
  412794:	cmp	w0, #0x0
  412798:	b.eq	4127b4 <__fxstatat@plt+0xf684>  // b.none
  41279c:	ldr	x3, [sp, #24]
  4127a0:	ldr	w2, [sp, #40]
  4127a4:	ldr	x1, [sp, #32]
  4127a8:	ldr	w0, [sp, #44]
  4127ac:	bl	402e80 <renameat@plt>
  4127b0:	b	4128e8 <__fxstatat@plt+0xf7b8>
  4127b4:	add	x0, sp, #0x30
  4127b8:	mov	x2, x0
  4127bc:	ldr	x1, [sp, #32]
  4127c0:	ldr	w0, [sp, #44]
  4127c4:	bl	4133f0 <__fxstatat@plt+0x102c0>
  4127c8:	cmp	w0, #0x0
  4127cc:	b.eq	4127d8 <__fxstatat@plt+0xf6a8>  // b.none
  4127d0:	mov	w0, #0xffffffff            	// #-1
  4127d4:	b	4128e8 <__fxstatat@plt+0xf7b8>
  4127d8:	ldrb	w0, [sp, #367]
  4127dc:	cmp	w0, #0x0
  4127e0:	b.eq	412800 <__fxstatat@plt+0xf6d0>  // b.none
  4127e4:	ldr	w0, [sp, #64]
  4127e8:	and	w0, w0, #0xf000
  4127ec:	cmp	w0, #0x4, lsl #12
  4127f0:	b.eq	41287c <__fxstatat@plt+0xf74c>  // b.none
  4127f4:	mov	w0, #0x2                   	// #2
  4127f8:	bl	41259c <__fxstatat@plt+0xf46c>
  4127fc:	b	4128e8 <__fxstatat@plt+0xf7b8>
  412800:	add	x0, sp, #0xb0
  412804:	mov	x2, x0
  412808:	ldr	x1, [sp, #24]
  41280c:	ldr	w0, [sp, #40]
  412810:	bl	4133f0 <__fxstatat@plt+0x102c0>
  412814:	cmp	w0, #0x0
  412818:	b.eq	412844 <__fxstatat@plt+0xf714>  // b.none
  41281c:	bl	403070 <__errno_location@plt>
  412820:	ldr	w0, [x0]
  412824:	cmp	w0, #0x2
  412828:	b.ne	41283c <__fxstatat@plt+0xf70c>  // b.any
  41282c:	ldr	w0, [sp, #64]
  412830:	and	w0, w0, #0xf000
  412834:	cmp	w0, #0x4, lsl #12
  412838:	b.eq	41287c <__fxstatat@plt+0xf74c>  // b.none
  41283c:	mov	w0, #0xffffffff            	// #-1
  412840:	b	4128e8 <__fxstatat@plt+0xf7b8>
  412844:	ldr	w0, [sp, #192]
  412848:	and	w0, w0, #0xf000
  41284c:	cmp	w0, #0x4, lsl #12
  412850:	b.eq	412860 <__fxstatat@plt+0xf730>  // b.none
  412854:	mov	w0, #0x14                  	// #20
  412858:	bl	41259c <__fxstatat@plt+0xf46c>
  41285c:	b	4128e8 <__fxstatat@plt+0xf7b8>
  412860:	ldr	w0, [sp, #64]
  412864:	and	w0, w0, #0xf000
  412868:	cmp	w0, #0x4, lsl #12
  41286c:	b.eq	41287c <__fxstatat@plt+0xf74c>  // b.none
  412870:	mov	w0, #0x15                  	// #21
  412874:	bl	41259c <__fxstatat@plt+0xf46c>
  412878:	b	4128e8 <__fxstatat@plt+0xf7b8>
  41287c:	ldr	x3, [sp, #336]
  412880:	ldr	w2, [sp, #40]
  412884:	ldr	x1, [sp, #344]
  412888:	ldr	w0, [sp, #44]
  41288c:	bl	402e80 <renameat@plt>
  412890:	str	w0, [sp, #360]
  412894:	bl	403070 <__errno_location@plt>
  412898:	ldr	w0, [x0]
  41289c:	str	w0, [sp, #332]
  4128a0:	nop
  4128a4:	ldr	x1, [sp, #344]
  4128a8:	ldr	x0, [sp, #32]
  4128ac:	cmp	x1, x0
  4128b0:	b.eq	4128bc <__fxstatat@plt+0xf78c>  // b.none
  4128b4:	ldr	x0, [sp, #344]
  4128b8:	bl	402e30 <free@plt>
  4128bc:	ldr	x1, [sp, #336]
  4128c0:	ldr	x0, [sp, #24]
  4128c4:	cmp	x1, x0
  4128c8:	b.eq	4128d4 <__fxstatat@plt+0xf7a4>  // b.none
  4128cc:	ldr	x0, [sp, #336]
  4128d0:	bl	402e30 <free@plt>
  4128d4:	bl	403070 <__errno_location@plt>
  4128d8:	mov	x1, x0
  4128dc:	ldr	w0, [sp, #332]
  4128e0:	str	w0, [x1]
  4128e4:	ldr	w0, [sp, #360]
  4128e8:	ldp	x29, x30, [sp], #368
  4128ec:	ret
  4128f0:	stp	x29, x30, [sp, #-160]!
  4128f4:	mov	x29, sp
  4128f8:	str	x0, [sp, #24]
  4128fc:	add	x0, sp, #0x20
  412900:	mov	x1, x0
  412904:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  412908:	add	x0, x0, #0x118
  41290c:	bl	41cca0 <__fxstatat@plt+0x19b70>
  412910:	cmp	w0, #0x0
  412914:	b.eq	412920 <__fxstatat@plt+0xf7f0>  // b.none
  412918:	mov	x0, #0x0                   	// #0
  41291c:	b	41293c <__fxstatat@plt+0xf80c>
  412920:	ldr	x1, [sp, #40]
  412924:	ldr	x0, [sp, #24]
  412928:	str	x1, [x0]
  41292c:	ldr	x1, [sp, #32]
  412930:	ldr	x0, [sp, #24]
  412934:	str	x1, [x0, #8]
  412938:	ldr	x0, [sp, #24]
  41293c:	ldp	x29, x30, [sp], #160
  412940:	ret
  412944:	stp	x29, x30, [sp, #-64]!
  412948:	mov	x29, sp
  41294c:	str	w0, [sp, #44]
  412950:	str	x1, [sp, #32]
  412954:	str	x2, [sp, #24]
  412958:	ldr	x2, [sp, #24]
  41295c:	ldr	x1, [sp, #32]
  412960:	ldr	w0, [sp, #44]
  412964:	bl	402d10 <write@plt>
  412968:	str	x0, [sp, #56]
  41296c:	ldr	x0, [sp, #56]
  412970:	cmp	x0, #0x0
  412974:	b.lt	412980 <__fxstatat@plt+0xf850>  // b.tstop
  412978:	ldr	x0, [sp, #56]
  41297c:	b	4129cc <__fxstatat@plt+0xf89c>
  412980:	bl	403070 <__errno_location@plt>
  412984:	ldr	w0, [x0]
  412988:	cmp	w0, #0x4
  41298c:	b.eq	4129c4 <__fxstatat@plt+0xf894>  // b.none
  412990:	bl	403070 <__errno_location@plt>
  412994:	ldr	w0, [x0]
  412998:	cmp	w0, #0x16
  41299c:	b.ne	4129bc <__fxstatat@plt+0xf88c>  // b.any
  4129a0:	ldr	x1, [sp, #24]
  4129a4:	mov	x0, #0x7ff00000            	// #2146435072
  4129a8:	cmp	x1, x0
  4129ac:	b.ls	4129bc <__fxstatat@plt+0xf88c>  // b.plast
  4129b0:	mov	x0, #0x7ff00000            	// #2146435072
  4129b4:	str	x0, [sp, #24]
  4129b8:	b	4129c8 <__fxstatat@plt+0xf898>
  4129bc:	ldr	x0, [sp, #56]
  4129c0:	b	4129cc <__fxstatat@plt+0xf89c>
  4129c4:	nop
  4129c8:	b	412958 <__fxstatat@plt+0xf828>
  4129cc:	ldp	x29, x30, [sp], #64
  4129d0:	ret
  4129d4:	stp	x29, x30, [sp, #-32]!
  4129d8:	mov	x29, sp
  4129dc:	str	x0, [sp, #24]
  4129e0:	str	x1, [sp, #16]
  4129e4:	ldr	x3, [sp, #16]
  4129e8:	mov	w2, #0xffffff9c            	// #-100
  4129ec:	ldr	x1, [sp, #24]
  4129f0:	mov	w0, #0xffffff9c            	// #-100
  4129f4:	bl	412a04 <__fxstatat@plt+0xf8d4>
  4129f8:	and	w0, w0, #0xff
  4129fc:	ldp	x29, x30, [sp], #32
  412a00:	ret
  412a04:	stp	x29, x30, [sp, #-384]!
  412a08:	mov	x29, sp
  412a0c:	str	w0, [sp, #44]
  412a10:	str	x1, [sp, #32]
  412a14:	str	w2, [sp, #40]
  412a18:	str	x3, [sp, #24]
  412a1c:	ldr	x0, [sp, #32]
  412a20:	bl	40db40 <__fxstatat@plt+0xaa10>
  412a24:	str	x0, [sp, #368]
  412a28:	ldr	x0, [sp, #24]
  412a2c:	bl	40db40 <__fxstatat@plt+0xaa10>
  412a30:	str	x0, [sp, #360]
  412a34:	ldr	x0, [sp, #368]
  412a38:	bl	40dbdc <__fxstatat@plt+0xaaac>
  412a3c:	str	x0, [sp, #352]
  412a40:	ldr	x0, [sp, #360]
  412a44:	bl	40dbdc <__fxstatat@plt+0xaaac>
  412a48:	str	x0, [sp, #344]
  412a4c:	ldr	x1, [sp, #352]
  412a50:	ldr	x0, [sp, #344]
  412a54:	cmp	x1, x0
  412a58:	b.ne	412a7c <__fxstatat@plt+0xf94c>  // b.any
  412a5c:	ldr	x2, [sp, #344]
  412a60:	ldr	x1, [sp, #360]
  412a64:	ldr	x0, [sp, #368]
  412a68:	bl	402d80 <memcmp@plt>
  412a6c:	cmp	w0, #0x0
  412a70:	b.ne	412a7c <__fxstatat@plt+0xf94c>  // b.any
  412a74:	mov	w0, #0x1                   	// #1
  412a78:	b	412a80 <__fxstatat@plt+0xf950>
  412a7c:	mov	w0, #0x0                   	// #0
  412a80:	strb	w0, [sp, #343]
  412a84:	ldrb	w0, [sp, #343]
  412a88:	and	w0, w0, #0x1
  412a8c:	strb	w0, [sp, #343]
  412a90:	ldrb	w0, [sp, #343]
  412a94:	strb	w0, [sp, #342]
  412a98:	strb	wzr, [sp, #383]
  412a9c:	ldrb	w0, [sp, #342]
  412aa0:	cmp	w0, #0x0
  412aa4:	b.eq	412b8c <__fxstatat@plt+0xfa5c>  // b.none
  412aa8:	ldr	x0, [sp, #32]
  412aac:	bl	40d9b0 <__fxstatat@plt+0xa880>
  412ab0:	str	x0, [sp, #328]
  412ab4:	mov	w0, #0x100                 	// #256
  412ab8:	str	w0, [sp, #324]
  412abc:	add	x0, sp, #0x38
  412ac0:	ldr	w3, [sp, #324]
  412ac4:	mov	x2, x0
  412ac8:	ldr	x1, [sp, #328]
  412acc:	ldr	w0, [sp, #44]
  412ad0:	bl	41ccb0 <__fxstatat@plt+0x19b80>
  412ad4:	cmp	w0, #0x0
  412ad8:	b.eq	412af8 <__fxstatat@plt+0xf9c8>  // b.none
  412adc:	bl	403070 <__errno_location@plt>
  412ae0:	ldr	w1, [x0]
  412ae4:	ldr	x3, [sp, #328]
  412ae8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  412aec:	add	x2, x0, #0x120
  412af0:	mov	w0, #0x1                   	// #1
  412af4:	bl	402980 <error@plt>
  412af8:	ldr	x0, [sp, #328]
  412afc:	bl	402e30 <free@plt>
  412b00:	ldr	x0, [sp, #24]
  412b04:	bl	40d9b0 <__fxstatat@plt+0xa880>
  412b08:	str	x0, [sp, #312]
  412b0c:	add	x0, sp, #0xb8
  412b10:	ldr	w3, [sp, #324]
  412b14:	mov	x2, x0
  412b18:	ldr	x1, [sp, #312]
  412b1c:	ldr	w0, [sp, #40]
  412b20:	bl	41ccb0 <__fxstatat@plt+0x19b80>
  412b24:	cmp	w0, #0x0
  412b28:	b.eq	412b48 <__fxstatat@plt+0xfa18>  // b.none
  412b2c:	bl	403070 <__errno_location@plt>
  412b30:	ldr	w1, [x0]
  412b34:	ldr	x3, [sp, #312]
  412b38:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  412b3c:	add	x2, x0, #0x120
  412b40:	mov	w0, #0x1                   	// #1
  412b44:	bl	402980 <error@plt>
  412b48:	ldr	x1, [sp, #64]
  412b4c:	ldr	x0, [sp, #192]
  412b50:	cmp	x1, x0
  412b54:	b.ne	412b70 <__fxstatat@plt+0xfa40>  // b.any
  412b58:	ldr	x1, [sp, #56]
  412b5c:	ldr	x0, [sp, #184]
  412b60:	cmp	x1, x0
  412b64:	b.ne	412b70 <__fxstatat@plt+0xfa40>  // b.any
  412b68:	mov	w0, #0x1                   	// #1
  412b6c:	b	412b74 <__fxstatat@plt+0xfa44>
  412b70:	mov	w0, #0x0                   	// #0
  412b74:	strb	w0, [sp, #383]
  412b78:	ldrb	w0, [sp, #383]
  412b7c:	and	w0, w0, #0x1
  412b80:	strb	w0, [sp, #383]
  412b84:	ldr	x0, [sp, #312]
  412b88:	bl	402e30 <free@plt>
  412b8c:	ldrb	w0, [sp, #383]
  412b90:	ldp	x29, x30, [sp], #384
  412b94:	ret
  412b98:	stp	x29, x30, [sp, #-48]!
  412b9c:	mov	x29, sp
  412ba0:	str	x0, [sp, #24]
  412ba4:	str	x1, [sp, #16]
  412ba8:	ldr	x0, [sp, #24]
  412bac:	str	x0, [sp, #40]
  412bb0:	ldr	x0, [sp, #16]
  412bb4:	str	x0, [sp, #32]
  412bb8:	ldr	x0, [sp, #40]
  412bbc:	ldr	x2, [x0]
  412bc0:	ldr	x0, [sp, #32]
  412bc4:	ldr	x0, [x0]
  412bc8:	mov	x1, x0
  412bcc:	mov	x0, x2
  412bd0:	bl	402db0 <strcmp@plt>
  412bd4:	ldp	x29, x30, [sp], #48
  412bd8:	ret
  412bdc:	sub	sp, sp, #0x20
  412be0:	str	x0, [sp, #8]
  412be4:	str	x1, [sp]
  412be8:	ldr	x0, [sp, #8]
  412bec:	str	x0, [sp, #24]
  412bf0:	ldr	x0, [sp]
  412bf4:	str	x0, [sp, #16]
  412bf8:	ldr	x0, [sp, #24]
  412bfc:	ldr	x1, [x0, #8]
  412c00:	ldr	x0, [sp, #16]
  412c04:	ldr	x0, [x0, #8]
  412c08:	cmp	x1, x0
  412c0c:	b.cc	412c30 <__fxstatat@plt+0xfb00>  // b.lo, b.ul, b.last
  412c10:	ldr	x0, [sp, #24]
  412c14:	ldr	x1, [x0, #8]
  412c18:	ldr	x0, [sp, #16]
  412c1c:	ldr	x0, [x0, #8]
  412c20:	cmp	x1, x0
  412c24:	cset	w0, hi  // hi = pmore
  412c28:	and	w0, w0, #0xff
  412c2c:	b	412c34 <__fxstatat@plt+0xfb04>
  412c30:	mov	w0, #0xffffffff            	// #-1
  412c34:	add	sp, sp, #0x20
  412c38:	ret
  412c3c:	stp	x29, x30, [sp, #-176]!
  412c40:	mov	x29, sp
  412c44:	str	x19, [sp, #16]
  412c48:	str	x0, [sp, #40]
  412c4c:	str	w1, [sp, #36]
  412c50:	str	xzr, [sp, #168]
  412c54:	str	xzr, [sp, #160]
  412c58:	str	xzr, [sp, #152]
  412c5c:	str	xzr, [sp, #144]
  412c60:	str	xzr, [sp, #136]
  412c64:	str	xzr, [sp, #128]
  412c68:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  412c6c:	add	x0, x0, #0x128
  412c70:	ldr	w1, [sp, #36]
  412c74:	ldr	x0, [x0, x1, lsl #3]
  412c78:	str	x0, [sp, #112]
  412c7c:	ldr	x0, [sp, #40]
  412c80:	cmp	x0, #0x0
  412c84:	b.ne	412c90 <__fxstatat@plt+0xfb60>  // b.any
  412c88:	mov	x0, #0x0                   	// #0
  412c8c:	b	412f88 <__fxstatat@plt+0xfe58>
  412c90:	bl	403070 <__errno_location@plt>
  412c94:	str	wzr, [x0]
  412c98:	ldr	x0, [sp, #40]
  412c9c:	bl	402c60 <readdir@plt>
  412ca0:	str	x0, [sp, #104]
  412ca4:	ldr	x0, [sp, #104]
  412ca8:	cmp	x0, #0x0
  412cac:	b.eq	412e30 <__fxstatat@plt+0xfd00>  // b.none
  412cb0:	ldr	x0, [sp, #104]
  412cb4:	add	x0, x0, #0x13
  412cb8:	str	x0, [sp, #96]
  412cbc:	ldr	x0, [sp, #96]
  412cc0:	ldrb	w0, [x0]
  412cc4:	cmp	w0, #0x2e
  412cc8:	b.ne	412cf0 <__fxstatat@plt+0xfbc0>  // b.any
  412ccc:	ldr	x0, [sp, #96]
  412cd0:	add	x0, x0, #0x1
  412cd4:	ldrb	w0, [x0]
  412cd8:	cmp	w0, #0x2e
  412cdc:	b.eq	412ce8 <__fxstatat@plt+0xfbb8>  // b.none
  412ce0:	mov	x0, #0x1                   	// #1
  412ce4:	b	412cf4 <__fxstatat@plt+0xfbc4>
  412ce8:	mov	x0, #0x2                   	// #2
  412cec:	b	412cf4 <__fxstatat@plt+0xfbc4>
  412cf0:	mov	x0, #0x0                   	// #0
  412cf4:	ldr	x1, [sp, #96]
  412cf8:	add	x0, x1, x0
  412cfc:	ldrb	w0, [x0]
  412d00:	cmp	w0, #0x0
  412d04:	b.eq	412c90 <__fxstatat@plt+0xfb60>  // b.none
  412d08:	ldr	x0, [sp, #104]
  412d0c:	add	x0, x0, #0x13
  412d10:	bl	402950 <strlen@plt>
  412d14:	add	x0, x0, #0x1
  412d18:	str	x0, [sp, #88]
  412d1c:	ldr	x0, [sp, #112]
  412d20:	cmp	x0, #0x0
  412d24:	b.eq	412da8 <__fxstatat@plt+0xfc78>  // b.none
  412d28:	ldr	x1, [sp, #144]
  412d2c:	ldr	x0, [sp, #136]
  412d30:	cmp	x1, x0
  412d34:	b.ne	412d60 <__fxstatat@plt+0xfc30>  // b.any
  412d38:	ldr	x0, [sp, #144]
  412d3c:	str	x0, [sp, #64]
  412d40:	add	x0, sp, #0x40
  412d44:	mov	x2, #0x10                  	// #16
  412d48:	mov	x1, x0
  412d4c:	ldr	x0, [sp, #152]
  412d50:	bl	4158e8 <__fxstatat@plt+0x127b8>
  412d54:	str	x0, [sp, #152]
  412d58:	ldr	x0, [sp, #64]
  412d5c:	str	x0, [sp, #144]
  412d60:	ldr	x0, [sp, #136]
  412d64:	lsl	x0, x0, #4
  412d68:	ldr	x1, [sp, #152]
  412d6c:	add	x19, x1, x0
  412d70:	ldr	x0, [sp, #96]
  412d74:	bl	415bd4 <__fxstatat@plt+0x12aa4>
  412d78:	str	x0, [x19]
  412d7c:	ldr	x0, [sp, #136]
  412d80:	lsl	x0, x0, #4
  412d84:	ldr	x1, [sp, #152]
  412d88:	add	x0, x1, x0
  412d8c:	ldr	x1, [sp, #104]
  412d90:	ldr	x1, [x1]
  412d94:	str	x1, [x0, #8]
  412d98:	ldr	x0, [sp, #136]
  412d9c:	add	x0, x0, #0x1
  412da0:	str	x0, [sp, #136]
  412da4:	b	412e1c <__fxstatat@plt+0xfcec>
  412da8:	ldr	x1, [sp, #160]
  412dac:	ldr	x0, [sp, #128]
  412db0:	sub	x0, x1, x0
  412db4:	ldr	x1, [sp, #88]
  412db8:	cmp	x1, x0
  412dbc:	b.cc	412e04 <__fxstatat@plt+0xfcd4>  // b.lo, b.ul, b.last
  412dc0:	ldr	x1, [sp, #128]
  412dc4:	ldr	x0, [sp, #88]
  412dc8:	add	x0, x1, x0
  412dcc:	str	x0, [sp, #56]
  412dd0:	ldr	x0, [sp, #56]
  412dd4:	ldr	x1, [sp, #128]
  412dd8:	cmp	x1, x0
  412ddc:	b.ls	412de4 <__fxstatat@plt+0xfcb4>  // b.plast
  412de0:	bl	415c00 <__fxstatat@plt+0x12ad0>
  412de4:	add	x0, sp, #0x38
  412de8:	mov	x2, #0x1                   	// #1
  412dec:	mov	x1, x0
  412df0:	ldr	x0, [sp, #168]
  412df4:	bl	4158e8 <__fxstatat@plt+0x127b8>
  412df8:	str	x0, [sp, #168]
  412dfc:	ldr	x0, [sp, #56]
  412e00:	str	x0, [sp, #160]
  412e04:	ldr	x1, [sp, #168]
  412e08:	ldr	x0, [sp, #128]
  412e0c:	add	x0, x1, x0
  412e10:	ldr	x2, [sp, #88]
  412e14:	ldr	x1, [sp, #96]
  412e18:	bl	402920 <memcpy@plt>
  412e1c:	ldr	x1, [sp, #128]
  412e20:	ldr	x0, [sp, #88]
  412e24:	add	x0, x1, x0
  412e28:	str	x0, [sp, #128]
  412e2c:	b	412c90 <__fxstatat@plt+0xfb60>
  412e30:	nop
  412e34:	bl	403070 <__errno_location@plt>
  412e38:	ldr	w0, [x0]
  412e3c:	str	w0, [sp, #84]
  412e40:	ldr	w0, [sp, #84]
  412e44:	cmp	w0, #0x0
  412e48:	b.eq	412e74 <__fxstatat@plt+0xfd44>  // b.none
  412e4c:	ldr	x0, [sp, #152]
  412e50:	bl	402e30 <free@plt>
  412e54:	ldr	x0, [sp, #168]
  412e58:	bl	402e30 <free@plt>
  412e5c:	bl	403070 <__errno_location@plt>
  412e60:	mov	x1, x0
  412e64:	ldr	w0, [sp, #84]
  412e68:	str	w0, [x1]
  412e6c:	mov	x0, #0x0                   	// #0
  412e70:	b	412f88 <__fxstatat@plt+0xfe58>
  412e74:	ldr	x0, [sp, #112]
  412e78:	cmp	x0, #0x0
  412e7c:	b.eq	412f4c <__fxstatat@plt+0xfe1c>  // b.none
  412e80:	ldr	x0, [sp, #136]
  412e84:	cmp	x0, #0x0
  412e88:	b.eq	412ea0 <__fxstatat@plt+0xfd70>  // b.none
  412e8c:	ldr	x3, [sp, #112]
  412e90:	mov	x2, #0x10                  	// #16
  412e94:	ldr	x1, [sp, #136]
  412e98:	ldr	x0, [sp, #152]
  412e9c:	bl	402a60 <qsort@plt>
  412ea0:	ldr	x0, [sp, #128]
  412ea4:	add	x0, x0, #0x1
  412ea8:	bl	415a20 <__fxstatat@plt+0x128f0>
  412eac:	str	x0, [sp, #168]
  412eb0:	str	xzr, [sp, #128]
  412eb4:	str	xzr, [sp, #120]
  412eb8:	b	412f30 <__fxstatat@plt+0xfe00>
  412ebc:	ldr	x1, [sp, #168]
  412ec0:	ldr	x0, [sp, #128]
  412ec4:	add	x0, x1, x0
  412ec8:	str	x0, [sp, #72]
  412ecc:	ldr	x0, [sp, #120]
  412ed0:	lsl	x0, x0, #4
  412ed4:	ldr	x1, [sp, #152]
  412ed8:	add	x0, x1, x0
  412edc:	ldr	x0, [x0]
  412ee0:	mov	x1, x0
  412ee4:	ldr	x0, [sp, #72]
  412ee8:	bl	402ad0 <stpcpy@plt>
  412eec:	mov	x1, x0
  412ef0:	ldr	x0, [sp, #72]
  412ef4:	sub	x0, x1, x0
  412ef8:	add	x0, x0, #0x1
  412efc:	mov	x1, x0
  412f00:	ldr	x0, [sp, #128]
  412f04:	add	x0, x0, x1
  412f08:	str	x0, [sp, #128]
  412f0c:	ldr	x0, [sp, #120]
  412f10:	lsl	x0, x0, #4
  412f14:	ldr	x1, [sp, #152]
  412f18:	add	x0, x1, x0
  412f1c:	ldr	x0, [x0]
  412f20:	bl	402e30 <free@plt>
  412f24:	ldr	x0, [sp, #120]
  412f28:	add	x0, x0, #0x1
  412f2c:	str	x0, [sp, #120]
  412f30:	ldr	x1, [sp, #120]
  412f34:	ldr	x0, [sp, #136]
  412f38:	cmp	x1, x0
  412f3c:	b.cc	412ebc <__fxstatat@plt+0xfd8c>  // b.lo, b.ul, b.last
  412f40:	ldr	x0, [sp, #152]
  412f44:	bl	402e30 <free@plt>
  412f48:	b	412f74 <__fxstatat@plt+0xfe44>
  412f4c:	ldr	x1, [sp, #128]
  412f50:	ldr	x0, [sp, #160]
  412f54:	cmp	x1, x0
  412f58:	b.ne	412f74 <__fxstatat@plt+0xfe44>  // b.any
  412f5c:	ldr	x0, [sp, #128]
  412f60:	add	x0, x0, #0x1
  412f64:	mov	x1, x0
  412f68:	ldr	x0, [sp, #168]
  412f6c:	bl	415a60 <__fxstatat@plt+0x12930>
  412f70:	str	x0, [sp, #168]
  412f74:	ldr	x1, [sp, #168]
  412f78:	ldr	x0, [sp, #128]
  412f7c:	add	x0, x1, x0
  412f80:	strb	wzr, [x0]
  412f84:	ldr	x0, [sp, #168]
  412f88:	ldr	x19, [sp, #16]
  412f8c:	ldp	x29, x30, [sp], #176
  412f90:	ret
  412f94:	stp	x29, x30, [sp, #-64]!
  412f98:	mov	x29, sp
  412f9c:	str	x0, [sp, #24]
  412fa0:	str	w1, [sp, #20]
  412fa4:	ldr	x0, [sp, #24]
  412fa8:	bl	41a2e4 <__fxstatat@plt+0x171b4>
  412fac:	str	x0, [sp, #56]
  412fb0:	ldr	x0, [sp, #56]
  412fb4:	cmp	x0, #0x0
  412fb8:	b.ne	412fc4 <__fxstatat@plt+0xfe94>  // b.any
  412fbc:	mov	x0, #0x0                   	// #0
  412fc0:	b	413014 <__fxstatat@plt+0xfee4>
  412fc4:	ldr	w1, [sp, #20]
  412fc8:	ldr	x0, [sp, #56]
  412fcc:	bl	412c3c <__fxstatat@plt+0xfb0c>
  412fd0:	str	x0, [sp, #48]
  412fd4:	ldr	x0, [sp, #56]
  412fd8:	bl	402cc0 <closedir@plt>
  412fdc:	cmp	w0, #0x0
  412fe0:	b.eq	413010 <__fxstatat@plt+0xfee0>  // b.none
  412fe4:	bl	403070 <__errno_location@plt>
  412fe8:	ldr	w0, [x0]
  412fec:	str	w0, [sp, #44]
  412ff0:	ldr	x0, [sp, #48]
  412ff4:	bl	402e30 <free@plt>
  412ff8:	bl	403070 <__errno_location@plt>
  412ffc:	mov	x1, x0
  413000:	ldr	w0, [sp, #44]
  413004:	str	w0, [x1]
  413008:	mov	x0, #0x0                   	// #0
  41300c:	b	413014 <__fxstatat@plt+0xfee4>
  413010:	ldr	x0, [sp, #48]
  413014:	ldp	x29, x30, [sp], #64
  413018:	ret
  41301c:	stp	x29, x30, [sp, #-32]!
  413020:	mov	x29, sp
  413024:	str	x0, [sp, #24]
  413028:	bl	403070 <__errno_location@plt>
  41302c:	mov	x1, x0
  413030:	mov	w0, #0x5f                  	// #95
  413034:	str	w0, [x1]
  413038:	mov	w0, #0xffffffff            	// #-1
  41303c:	ldp	x29, x30, [sp], #32
  413040:	ret
  413044:	sub	sp, sp, #0x10
  413048:	str	x0, [sp, #8]
  41304c:	nop
  413050:	add	sp, sp, #0x10
  413054:	ret
  413058:	stp	x29, x30, [sp, #-32]!
  41305c:	mov	x29, sp
  413060:	str	x0, [sp, #24]
  413064:	bl	403070 <__errno_location@plt>
  413068:	mov	x1, x0
  41306c:	mov	w0, #0x5f                  	// #95
  413070:	str	w0, [x1]
  413074:	mov	w0, #0xffffffff            	// #-1
  413078:	ldp	x29, x30, [sp], #32
  41307c:	ret
  413080:	stp	x29, x30, [sp, #-32]!
  413084:	mov	x29, sp
  413088:	str	x0, [sp, #24]
  41308c:	bl	403070 <__errno_location@plt>
  413090:	mov	x1, x0
  413094:	mov	w0, #0x5f                  	// #95
  413098:	str	w0, [x1]
  41309c:	mov	w0, #0xffffffff            	// #-1
  4130a0:	ldp	x29, x30, [sp], #32
  4130a4:	ret
  4130a8:	stp	x29, x30, [sp, #-48]!
  4130ac:	mov	x29, sp
  4130b0:	str	x0, [sp, #40]
  4130b4:	str	w1, [sp, #36]
  4130b8:	str	x2, [sp, #24]
  4130bc:	bl	403070 <__errno_location@plt>
  4130c0:	mov	x1, x0
  4130c4:	mov	w0, #0x5f                  	// #95
  4130c8:	str	w0, [x1]
  4130cc:	mov	w0, #0xffffffff            	// #-1
  4130d0:	ldp	x29, x30, [sp], #48
  4130d4:	ret
  4130d8:	stp	x29, x30, [sp, #-32]!
  4130dc:	mov	x29, sp
  4130e0:	str	x0, [sp, #24]
  4130e4:	str	x1, [sp, #16]
  4130e8:	bl	403070 <__errno_location@plt>
  4130ec:	mov	x1, x0
  4130f0:	mov	w0, #0x5f                  	// #95
  4130f4:	str	w0, [x1]
  4130f8:	mov	w0, #0xffffffff            	// #-1
  4130fc:	ldp	x29, x30, [sp], #32
  413100:	ret
  413104:	stp	x29, x30, [sp, #-32]!
  413108:	mov	x29, sp
  41310c:	str	x0, [sp, #24]
  413110:	str	x1, [sp, #16]
  413114:	bl	403070 <__errno_location@plt>
  413118:	mov	x1, x0
  41311c:	mov	w0, #0x5f                  	// #95
  413120:	str	w0, [x1]
  413124:	mov	w0, #0xffffffff            	// #-1
  413128:	ldp	x29, x30, [sp], #32
  41312c:	ret
  413130:	stp	x29, x30, [sp, #-32]!
  413134:	mov	x29, sp
  413138:	str	w0, [sp, #28]
  41313c:	str	x1, [sp, #16]
  413140:	bl	403070 <__errno_location@plt>
  413144:	mov	x1, x0
  413148:	mov	w0, #0x5f                  	// #95
  41314c:	str	w0, [x1]
  413150:	mov	w0, #0xffffffff            	// #-1
  413154:	ldp	x29, x30, [sp], #32
  413158:	ret
  41315c:	stp	x29, x30, [sp, #-32]!
  413160:	mov	x29, sp
  413164:	str	x0, [sp, #24]
  413168:	str	x1, [sp, #16]
  41316c:	bl	403070 <__errno_location@plt>
  413170:	mov	x1, x0
  413174:	mov	w0, #0x5f                  	// #95
  413178:	str	w0, [x1]
  41317c:	mov	w0, #0xffffffff            	// #-1
  413180:	ldp	x29, x30, [sp], #32
  413184:	ret
  413188:	stp	x29, x30, [sp, #-32]!
  41318c:	mov	x29, sp
  413190:	str	x0, [sp, #24]
  413194:	str	x1, [sp, #16]
  413198:	bl	403070 <__errno_location@plt>
  41319c:	mov	x1, x0
  4131a0:	mov	w0, #0x5f                  	// #95
  4131a4:	str	w0, [x1]
  4131a8:	mov	w0, #0xffffffff            	// #-1
  4131ac:	ldp	x29, x30, [sp], #32
  4131b0:	ret
  4131b4:	stp	x29, x30, [sp, #-32]!
  4131b8:	mov	x29, sp
  4131bc:	str	w0, [sp, #28]
  4131c0:	str	x1, [sp, #16]
  4131c4:	bl	403070 <__errno_location@plt>
  4131c8:	mov	x1, x0
  4131cc:	mov	w0, #0x5f                  	// #95
  4131d0:	str	w0, [x1]
  4131d4:	mov	w0, #0xffffffff            	// #-1
  4131d8:	ldp	x29, x30, [sp], #32
  4131dc:	ret
  4131e0:	stp	x29, x30, [sp, #-32]!
  4131e4:	mov	x29, sp
  4131e8:	str	x0, [sp, #24]
  4131ec:	bl	403070 <__errno_location@plt>
  4131f0:	mov	x1, x0
  4131f4:	mov	w0, #0x5f                  	// #95
  4131f8:	str	w0, [x1]
  4131fc:	mov	w0, #0xffffffff            	// #-1
  413200:	ldp	x29, x30, [sp], #32
  413204:	ret
  413208:	stp	x29, x30, [sp, #-32]!
  41320c:	mov	x29, sp
  413210:	str	x0, [sp, #24]
  413214:	bl	403070 <__errno_location@plt>
  413218:	mov	x1, x0
  41321c:	mov	w0, #0x5f                  	// #95
  413220:	str	w0, [x1]
  413224:	mov	w0, #0xffffffff            	// #-1
  413228:	ldp	x29, x30, [sp], #32
  41322c:	ret
  413230:	stp	x29, x30, [sp, #-32]!
  413234:	mov	x29, sp
  413238:	str	x0, [sp, #24]
  41323c:	bl	403070 <__errno_location@plt>
  413240:	mov	x1, x0
  413244:	mov	w0, #0x5f                  	// #95
  413248:	str	w0, [x1]
  41324c:	mov	w0, #0xffffffff            	// #-1
  413250:	ldp	x29, x30, [sp], #32
  413254:	ret
  413258:	stp	x29, x30, [sp, #-48]!
  41325c:	mov	x29, sp
  413260:	str	x0, [sp, #40]
  413264:	str	x1, [sp, #32]
  413268:	strh	w2, [sp, #30]
  41326c:	str	x3, [sp, #16]
  413270:	bl	403070 <__errno_location@plt>
  413274:	mov	x1, x0
  413278:	mov	w0, #0x5f                  	// #95
  41327c:	str	w0, [x1]
  413280:	mov	w0, #0xffffffff            	// #-1
  413284:	ldp	x29, x30, [sp], #48
  413288:	ret
  41328c:	stp	x29, x30, [sp, #-32]!
  413290:	mov	x29, sp
  413294:	str	x0, [sp, #24]
  413298:	bl	403070 <__errno_location@plt>
  41329c:	mov	x1, x0
  4132a0:	mov	w0, #0x5f                  	// #95
  4132a4:	str	w0, [x1]
  4132a8:	mov	w0, #0x0                   	// #0
  4132ac:	ldp	x29, x30, [sp], #32
  4132b0:	ret
  4132b4:	stp	x29, x30, [sp, #-32]!
  4132b8:	mov	x29, sp
  4132bc:	str	x0, [sp, #24]
  4132c0:	str	x1, [sp, #16]
  4132c4:	bl	403070 <__errno_location@plt>
  4132c8:	mov	x1, x0
  4132cc:	mov	w0, #0x5f                  	// #95
  4132d0:	str	w0, [x1]
  4132d4:	mov	w0, #0xffffffff            	// #-1
  4132d8:	ldp	x29, x30, [sp], #32
  4132dc:	ret
  4132e0:	sub	sp, sp, #0x10
  4132e4:	str	x0, [sp, #8]
  4132e8:	ldr	x0, [sp, #8]
  4132ec:	ldr	x0, [x0, #80]
  4132f0:	add	sp, sp, #0x10
  4132f4:	ret
  4132f8:	sub	sp, sp, #0x10
  4132fc:	str	x0, [sp, #8]
  413300:	ldr	x0, [sp, #8]
  413304:	ldr	x0, [x0, #112]
  413308:	add	sp, sp, #0x10
  41330c:	ret
  413310:	sub	sp, sp, #0x10
  413314:	str	x0, [sp, #8]
  413318:	ldr	x0, [sp, #8]
  41331c:	ldr	x0, [x0, #96]
  413320:	add	sp, sp, #0x10
  413324:	ret
  413328:	sub	sp, sp, #0x10
  41332c:	str	x0, [sp, #8]
  413330:	mov	x0, #0x0                   	// #0
  413334:	add	sp, sp, #0x10
  413338:	ret
  41333c:	sub	sp, sp, #0x10
  413340:	str	x0, [sp, #8]
  413344:	ldr	x0, [sp, #8]
  413348:	ldp	x0, x1, [x0, #72]
  41334c:	add	sp, sp, #0x10
  413350:	ret
  413354:	sub	sp, sp, #0x10
  413358:	str	x0, [sp, #8]
  41335c:	ldr	x0, [sp, #8]
  413360:	ldp	x0, x1, [x0, #104]
  413364:	add	sp, sp, #0x10
  413368:	ret
  41336c:	sub	sp, sp, #0x10
  413370:	str	x0, [sp, #8]
  413374:	ldr	x0, [sp, #8]
  413378:	ldp	x0, x1, [x0, #88]
  41337c:	add	sp, sp, #0x10
  413380:	ret
  413384:	sub	sp, sp, #0x20
  413388:	str	x0, [sp, #8]
  41338c:	mov	x0, #0xffffffffffffffff    	// #-1
  413390:	str	x0, [sp, #16]
  413394:	mov	x0, #0xffffffffffffffff    	// #-1
  413398:	str	x0, [sp, #24]
  41339c:	ldp	x0, x1, [sp, #16]
  4133a0:	add	sp, sp, #0x20
  4133a4:	ret
  4133a8:	sub	sp, sp, #0x10
  4133ac:	str	w0, [sp, #12]
  4133b0:	str	x1, [sp]
  4133b4:	ldr	w0, [sp, #12]
  4133b8:	add	sp, sp, #0x10
  4133bc:	ret
  4133c0:	stp	x29, x30, [sp, #-48]!
  4133c4:	mov	x29, sp
  4133c8:	str	w0, [sp, #44]
  4133cc:	str	x1, [sp, #32]
  4133d0:	str	x2, [sp, #24]
  4133d4:	mov	w3, #0x0                   	// #0
  4133d8:	ldr	x2, [sp, #24]
  4133dc:	ldr	x1, [sp, #32]
  4133e0:	ldr	w0, [sp, #44]
  4133e4:	bl	41ccb0 <__fxstatat@plt+0x19b80>
  4133e8:	ldp	x29, x30, [sp], #48
  4133ec:	ret
  4133f0:	stp	x29, x30, [sp, #-48]!
  4133f4:	mov	x29, sp
  4133f8:	str	w0, [sp, #44]
  4133fc:	str	x1, [sp, #32]
  413400:	str	x2, [sp, #24]
  413404:	mov	w3, #0x100                 	// #256
  413408:	ldr	x2, [sp, #24]
  41340c:	ldr	x1, [sp, #32]
  413410:	ldr	w0, [sp, #44]
  413414:	bl	41ccb0 <__fxstatat@plt+0x19b80>
  413418:	ldp	x29, x30, [sp], #48
  41341c:	ret
  413420:	stp	x29, x30, [sp, #-32]!
  413424:	mov	x29, sp
  413428:	str	x0, [sp, #24]
  41342c:	str	x1, [sp, #16]
  413430:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  413434:	add	x1, x0, #0x140
  413438:	ldr	x0, [sp, #24]
  41343c:	bl	402ec0 <strspn@plt>
  413440:	mov	x1, x0
  413444:	ldr	x0, [sp, #16]
  413448:	cmp	x0, x1
  41344c:	cset	w0, ls  // ls = plast
  413450:	and	w0, w0, #0xff
  413454:	ldp	x29, x30, [sp], #32
  413458:	ret
  41345c:	stp	x29, x30, [sp, #-128]!
  413460:	mov	x29, sp
  413464:	str	x0, [sp, #56]
  413468:	str	w1, [sp, #52]
  41346c:	str	x2, [sp, #40]
  413470:	str	x3, [sp, #32]
  413474:	str	x4, [sp, #24]
  413478:	mov	w0, #0xffffffff            	// #-1
  41347c:	str	w0, [sp, #120]
  413480:	bl	403070 <__errno_location@plt>
  413484:	ldr	w0, [x0]
  413488:	str	w0, [sp, #108]
  41348c:	mov	w0, #0xa2f8                	// #41720
  413490:	movk	w0, #0x3, lsl #16
  413494:	str	w0, [sp, #104]
  413498:	ldr	x0, [sp, #56]
  41349c:	bl	402950 <strlen@plt>
  4134a0:	str	x0, [sp, #96]
  4134a4:	ldrsw	x1, [sp, #52]
  4134a8:	ldr	x0, [sp, #24]
  4134ac:	add	x0, x1, x0
  4134b0:	ldr	x1, [sp, #96]
  4134b4:	cmp	x1, x0
  4134b8:	b.cc	4134f4 <__fxstatat@plt+0x103c4>  // b.lo, b.ul, b.last
  4134bc:	ldr	x1, [sp, #96]
  4134c0:	ldr	x0, [sp, #24]
  4134c4:	sub	x1, x1, x0
  4134c8:	ldrsw	x0, [sp, #52]
  4134cc:	sub	x0, x1, x0
  4134d0:	ldr	x1, [sp, #56]
  4134d4:	add	x0, x1, x0
  4134d8:	ldr	x1, [sp, #24]
  4134dc:	bl	413420 <__fxstatat@plt+0x102f0>
  4134e0:	and	w0, w0, #0xff
  4134e4:	eor	w0, w0, #0x1
  4134e8:	and	w0, w0, #0xff
  4134ec:	cmp	w0, #0x0
  4134f0:	b.eq	41350c <__fxstatat@plt+0x103dc>  // b.none
  4134f4:	bl	403070 <__errno_location@plt>
  4134f8:	mov	x1, x0
  4134fc:	mov	w0, #0x16                  	// #22
  413500:	str	w0, [x1]
  413504:	mov	w0, #0xffffffff            	// #-1
  413508:	b	41365c <__fxstatat@plt+0x1052c>
  41350c:	ldr	x1, [sp, #96]
  413510:	ldr	x0, [sp, #24]
  413514:	sub	x1, x1, x0
  413518:	ldrsw	x0, [sp, #52]
  41351c:	sub	x0, x1, x0
  413520:	ldr	x1, [sp, #56]
  413524:	add	x0, x1, x0
  413528:	str	x0, [sp, #88]
  41352c:	ldr	x1, [sp, #24]
  413530:	mov	x0, #0x0                   	// #0
  413534:	bl	41a84c <__fxstatat@plt+0x1771c>
  413538:	str	x0, [sp, #80]
  41353c:	ldr	x0, [sp, #80]
  413540:	cmp	x0, #0x0
  413544:	b.ne	413550 <__fxstatat@plt+0x10420>  // b.any
  413548:	mov	w0, #0xffffffff            	// #-1
  41354c:	b	41365c <__fxstatat@plt+0x1052c>
  413550:	str	wzr, [sp, #124]
  413554:	b	413604 <__fxstatat@plt+0x104d4>
  413558:	str	xzr, [sp, #112]
  41355c:	b	413598 <__fxstatat@plt+0x10468>
  413560:	mov	x1, #0x3d                  	// #61
  413564:	ldr	x0, [sp, #80]
  413568:	bl	41a8c0 <__fxstatat@plt+0x17790>
  41356c:	mov	x2, x0
  413570:	ldr	x1, [sp, #88]
  413574:	ldr	x0, [sp, #112]
  413578:	add	x0, x1, x0
  41357c:	adrp	x1, 41f000 <__fxstatat@plt+0x1bed0>
  413580:	add	x1, x1, #0x148
  413584:	ldrb	w1, [x1, x2]
  413588:	strb	w1, [x0]
  41358c:	ldr	x0, [sp, #112]
  413590:	add	x0, x0, #0x1
  413594:	str	x0, [sp, #112]
  413598:	ldr	x1, [sp, #112]
  41359c:	ldr	x0, [sp, #24]
  4135a0:	cmp	x1, x0
  4135a4:	b.cc	413560 <__fxstatat@plt+0x10430>  // b.lo, b.ul, b.last
  4135a8:	ldr	x2, [sp, #32]
  4135ac:	ldr	x1, [sp, #40]
  4135b0:	ldr	x0, [sp, #56]
  4135b4:	blr	x2
  4135b8:	str	w0, [sp, #120]
  4135bc:	ldr	w0, [sp, #120]
  4135c0:	cmp	w0, #0x0
  4135c4:	b.lt	4135dc <__fxstatat@plt+0x104ac>  // b.tstop
  4135c8:	bl	403070 <__errno_location@plt>
  4135cc:	mov	x1, x0
  4135d0:	ldr	w0, [sp, #108]
  4135d4:	str	w0, [x1]
  4135d8:	b	413634 <__fxstatat@plt+0x10504>
  4135dc:	bl	403070 <__errno_location@plt>
  4135e0:	ldr	w0, [x0]
  4135e4:	cmp	w0, #0x11
  4135e8:	b.eq	4135f8 <__fxstatat@plt+0x104c8>  // b.none
  4135ec:	mov	w0, #0xffffffff            	// #-1
  4135f0:	str	w0, [sp, #120]
  4135f4:	b	413634 <__fxstatat@plt+0x10504>
  4135f8:	ldr	w0, [sp, #124]
  4135fc:	add	w0, w0, #0x1
  413600:	str	w0, [sp, #124]
  413604:	ldr	w1, [sp, #124]
  413608:	ldr	w0, [sp, #104]
  41360c:	cmp	w1, w0
  413610:	b.cc	413558 <__fxstatat@plt+0x10428>  // b.lo, b.ul, b.last
  413614:	ldr	x0, [sp, #80]
  413618:	bl	41aac4 <__fxstatat@plt+0x17994>
  41361c:	bl	403070 <__errno_location@plt>
  413620:	mov	x1, x0
  413624:	mov	w0, #0x11                  	// #17
  413628:	str	w0, [x1]
  41362c:	mov	w0, #0xffffffff            	// #-1
  413630:	b	41365c <__fxstatat@plt+0x1052c>
  413634:	bl	403070 <__errno_location@plt>
  413638:	ldr	w0, [x0]
  41363c:	str	w0, [sp, #76]
  413640:	ldr	x0, [sp, #80]
  413644:	bl	41aac4 <__fxstatat@plt+0x17994>
  413648:	bl	403070 <__errno_location@plt>
  41364c:	mov	x1, x0
  413650:	ldr	w0, [sp, #76]
  413654:	str	w0, [x1]
  413658:	ldr	w0, [sp, #120]
  41365c:	ldp	x29, x30, [sp], #128
  413660:	ret
  413664:	stp	x29, x30, [sp, #-48]!
  413668:	mov	x29, sp
  41366c:	str	x0, [sp, #24]
  413670:	str	x1, [sp, #16]
  413674:	ldr	x0, [sp, #16]
  413678:	str	x0, [sp, #40]
  41367c:	ldr	x0, [sp, #40]
  413680:	ldr	w1, [x0]
  413684:	mov	w0, #0xffffff3c            	// #-196
  413688:	and	w1, w1, w0
  41368c:	mov	w0, #0xc2                  	// #194
  413690:	orr	w0, w1, w0
  413694:	mov	w2, #0x180                 	// #384
  413698:	mov	w1, w0
  41369c:	ldr	x0, [sp, #24]
  4136a0:	bl	402b80 <open@plt>
  4136a4:	ldp	x29, x30, [sp], #48
  4136a8:	ret
  4136ac:	stp	x29, x30, [sp, #-32]!
  4136b0:	mov	x29, sp
  4136b4:	str	x0, [sp, #24]
  4136b8:	str	x1, [sp, #16]
  4136bc:	mov	w1, #0x1c0                 	// #448
  4136c0:	ldr	x0, [sp, #24]
  4136c4:	bl	4030d0 <mkdir@plt>
  4136c8:	ldp	x29, x30, [sp], #32
  4136cc:	ret
  4136d0:	stp	x29, x30, [sp, #-160]!
  4136d4:	mov	x29, sp
  4136d8:	str	x0, [sp, #24]
  4136dc:	str	x1, [sp, #16]
  4136e0:	add	x0, sp, #0x20
  4136e4:	mov	x1, x0
  4136e8:	ldr	x0, [sp, #24]
  4136ec:	bl	41cca0 <__fxstatat@plt+0x19b70>
  4136f0:	cmp	w0, #0x0
  4136f4:	b.eq	413708 <__fxstatat@plt+0x105d8>  // b.none
  4136f8:	bl	403070 <__errno_location@plt>
  4136fc:	ldr	w0, [x0]
  413700:	cmp	w0, #0x4b
  413704:	b.ne	413718 <__fxstatat@plt+0x105e8>  // b.any
  413708:	bl	403070 <__errno_location@plt>
  41370c:	mov	x1, x0
  413710:	mov	w0, #0x11                  	// #17
  413714:	str	w0, [x1]
  413718:	bl	403070 <__errno_location@plt>
  41371c:	ldr	w0, [x0]
  413720:	cmp	w0, #0x2
  413724:	b.ne	413730 <__fxstatat@plt+0x10600>  // b.any
  413728:	mov	w0, #0x0                   	// #0
  41372c:	b	413734 <__fxstatat@plt+0x10604>
  413730:	mov	w0, #0xffffffff            	// #-1
  413734:	ldp	x29, x30, [sp], #160
  413738:	ret
  41373c:	stp	x29, x30, [sp, #-64]!
  413740:	mov	x29, sp
  413744:	str	x0, [sp, #40]
  413748:	str	w1, [sp, #36]
  41374c:	str	w2, [sp, #32]
  413750:	str	w3, [sp, #28]
  413754:	str	x4, [sp, #16]
  413758:	ldr	w0, [sp, #28]
  41375c:	cmp	w0, #0x2
  413760:	b.eq	4137ac <__fxstatat@plt+0x1067c>  // b.none
  413764:	ldr	w0, [sp, #28]
  413768:	cmp	w0, #0x2
  41376c:	b.gt	4137bc <__fxstatat@plt+0x1068c>
  413770:	ldr	w0, [sp, #28]
  413774:	cmp	w0, #0x0
  413778:	b.eq	41378c <__fxstatat@plt+0x1065c>  // b.none
  41377c:	ldr	w0, [sp, #28]
  413780:	cmp	w0, #0x1
  413784:	b.eq	41379c <__fxstatat@plt+0x1066c>  // b.none
  413788:	b	4137bc <__fxstatat@plt+0x1068c>
  41378c:	adrp	x0, 413000 <__fxstatat@plt+0xfed0>
  413790:	add	x0, x0, #0x664
  413794:	str	x0, [sp, #56]
  413798:	b	4137dc <__fxstatat@plt+0x106ac>
  41379c:	adrp	x0, 413000 <__fxstatat@plt+0xfed0>
  4137a0:	add	x0, x0, #0x6ac
  4137a4:	str	x0, [sp, #56]
  4137a8:	b	4137dc <__fxstatat@plt+0x106ac>
  4137ac:	adrp	x0, 413000 <__fxstatat@plt+0xfed0>
  4137b0:	add	x0, x0, #0x6d0
  4137b4:	str	x0, [sp, #56]
  4137b8:	b	4137dc <__fxstatat@plt+0x106ac>
  4137bc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  4137c0:	add	x3, x0, #0x1c0
  4137c4:	mov	w2, #0x147                 	// #327
  4137c8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  4137cc:	add	x1, x0, #0x188
  4137d0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  4137d4:	add	x0, x0, #0x198
  4137d8:	bl	403060 <__assert_fail@plt>
  4137dc:	add	x0, sp, #0x20
  4137e0:	ldr	x4, [sp, #16]
  4137e4:	ldr	x3, [sp, #56]
  4137e8:	mov	x2, x0
  4137ec:	ldr	w1, [sp, #36]
  4137f0:	ldr	x0, [sp, #40]
  4137f4:	bl	41345c <__fxstatat@plt+0x1032c>
  4137f8:	ldp	x29, x30, [sp], #64
  4137fc:	ret
  413800:	stp	x29, x30, [sp, #-48]!
  413804:	mov	x29, sp
  413808:	str	x0, [sp, #40]
  41380c:	str	w1, [sp, #36]
  413810:	str	w2, [sp, #32]
  413814:	str	w3, [sp, #28]
  413818:	mov	x4, #0x6                   	// #6
  41381c:	ldr	w3, [sp, #28]
  413820:	ldr	w2, [sp, #32]
  413824:	ldr	w1, [sp, #36]
  413828:	ldr	x0, [sp, #40]
  41382c:	bl	41373c <__fxstatat@plt+0x1060c>
  413830:	ldp	x29, x30, [sp], #48
  413834:	ret
  413838:	stp	x29, x30, [sp, #-48]!
  41383c:	mov	x29, sp
  413840:	str	x0, [sp, #40]
  413844:	str	w1, [sp, #36]
  413848:	str	x2, [sp, #24]
  41384c:	str	x3, [sp, #16]
  413850:	mov	x4, #0x6                   	// #6
  413854:	ldr	x3, [sp, #16]
  413858:	ldr	x2, [sp, #24]
  41385c:	ldr	w1, [sp, #36]
  413860:	ldr	x0, [sp, #40]
  413864:	bl	41345c <__fxstatat@plt+0x1032c>
  413868:	ldp	x29, x30, [sp], #48
  41386c:	ret
  413870:	stp	x29, x30, [sp, #-48]!
  413874:	mov	x29, sp
  413878:	str	w0, [sp, #28]
  41387c:	ldr	w0, [sp, #28]
  413880:	cmp	w0, #0x0
  413884:	b.lt	4138cc <__fxstatat@plt+0x1079c>  // b.tstop
  413888:	ldr	w0, [sp, #28]
  41388c:	cmp	w0, #0x2
  413890:	b.gt	4138cc <__fxstatat@plt+0x1079c>
  413894:	ldr	w0, [sp, #28]
  413898:	bl	41c068 <__fxstatat@plt+0x18f38>
  41389c:	str	w0, [sp, #44]
  4138a0:	bl	403070 <__errno_location@plt>
  4138a4:	ldr	w0, [x0]
  4138a8:	str	w0, [sp, #40]
  4138ac:	ldr	w0, [sp, #28]
  4138b0:	bl	402cd0 <close@plt>
  4138b4:	bl	403070 <__errno_location@plt>
  4138b8:	mov	x1, x0
  4138bc:	ldr	w0, [sp, #40]
  4138c0:	str	w0, [x1]
  4138c4:	ldr	w0, [sp, #44]
  4138c8:	str	w0, [sp, #28]
  4138cc:	ldr	w0, [sp, #28]
  4138d0:	ldp	x29, x30, [sp], #48
  4138d4:	ret
  4138d8:	sub	sp, sp, #0x20
  4138dc:	str	x0, [sp, #8]
  4138e0:	str	x1, [sp]
  4138e4:	ldr	x0, [sp, #8]
  4138e8:	str	x0, [sp, #24]
  4138ec:	ldr	x0, [sp, #24]
  4138f0:	ldr	x0, [x0]
  4138f4:	ldr	x1, [sp]
  4138f8:	udiv	x2, x0, x1
  4138fc:	ldr	x1, [sp]
  413900:	mul	x1, x2, x1
  413904:	sub	x0, x0, x1
  413908:	add	sp, sp, #0x20
  41390c:	ret
  413910:	sub	sp, sp, #0x20
  413914:	str	x0, [sp, #8]
  413918:	str	x1, [sp]
  41391c:	ldr	x0, [sp, #8]
  413920:	str	x0, [sp, #24]
  413924:	ldr	x0, [sp]
  413928:	str	x0, [sp, #16]
  41392c:	ldr	x0, [sp, #24]
  413930:	ldr	x1, [x0]
  413934:	ldr	x0, [sp, #16]
  413938:	ldr	x0, [x0]
  41393c:	cmp	x1, x0
  413940:	cset	w0, eq  // eq = none
  413944:	and	w0, w0, #0xff
  413948:	add	sp, sp, #0x20
  41394c:	ret
  413950:	stp	x29, x30, [sp, #-48]!
  413954:	mov	x29, sp
  413958:	str	x0, [sp, #40]
  41395c:	str	x1, [sp, #32]
  413960:	str	x2, [sp, #24]
  413964:	str	w3, [sp, #20]
  413968:	ldr	w4, [sp, #20]
  41396c:	ldr	x3, [sp, #24]
  413970:	ldr	x2, [sp, #32]
  413974:	ldr	x1, [sp, #40]
  413978:	mov	w0, #0xffffff9c            	// #-100
  41397c:	bl	413988 <__fxstatat@plt+0x10858>
  413980:	ldp	x29, x30, [sp], #48
  413984:	ret
  413988:	stp	x29, x30, [sp, #-368]!
  41398c:	mov	x29, sp
  413990:	str	x19, [sp, #16]
  413994:	str	w0, [sp, #60]
  413998:	str	x1, [sp, #48]
  41399c:	str	x2, [sp, #40]
  4139a0:	str	x3, [sp, #32]
  4139a4:	str	w4, [sp, #56]
  4139a8:	ldr	x0, [sp, #40]
  4139ac:	ldr	x0, [x0, #88]
  4139b0:	str	x0, [sp, #312]
  4139b4:	ldr	x0, [sp, #32]
  4139b8:	ldr	x0, [x0, #88]
  4139bc:	str	x0, [sp, #360]
  4139c0:	ldr	x0, [sp, #40]
  4139c4:	bl	413310 <__fxstatat@plt+0x101e0>
  4139c8:	str	w0, [sp, #308]
  4139cc:	ldr	x0, [sp, #32]
  4139d0:	bl	413310 <__fxstatat@plt+0x101e0>
  4139d4:	str	w0, [sp, #356]
  4139d8:	ldr	w0, [sp, #56]
  4139dc:	and	w0, w0, #0x1
  4139e0:	cmp	w0, #0x0
  4139e4:	b.eq	414234 <__fxstatat@plt+0x11104>  // b.none
  4139e8:	str	xzr, [sp, #344]
  4139ec:	ldr	x1, [sp, #312]
  4139f0:	ldr	x0, [sp, #360]
  4139f4:	cmp	x1, x0
  4139f8:	b.ne	413a14 <__fxstatat@plt+0x108e4>  // b.any
  4139fc:	ldr	w1, [sp, #308]
  413a00:	ldr	w0, [sp, #356]
  413a04:	cmp	w1, w0
  413a08:	b.ne	413a14 <__fxstatat@plt+0x108e4>  // b.any
  413a0c:	mov	w0, #0x0                   	// #0
  413a10:	b	414290 <__fxstatat@plt+0x11160>
  413a14:	ldr	x0, [sp, #360]
  413a18:	sub	x0, x0, #0x1
  413a1c:	ldr	x1, [sp, #312]
  413a20:	cmp	x1, x0
  413a24:	b.ge	413a30 <__fxstatat@plt+0x10900>  // b.tcont
  413a28:	mov	w0, #0xffffffff            	// #-1
  413a2c:	b	414290 <__fxstatat@plt+0x11160>
  413a30:	ldr	x0, [sp, #312]
  413a34:	sub	x0, x0, #0x1
  413a38:	ldr	x1, [sp, #360]
  413a3c:	cmp	x1, x0
  413a40:	b.ge	413a4c <__fxstatat@plt+0x1091c>  // b.tcont
  413a44:	mov	w0, #0x1                   	// #1
  413a48:	b	414290 <__fxstatat@plt+0x11160>
  413a4c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413a50:	add	x0, x0, #0xa80
  413a54:	ldr	x0, [x0]
  413a58:	cmp	x0, #0x0
  413a5c:	b.ne	413a94 <__fxstatat@plt+0x10964>  // b.any
  413a60:	adrp	x0, 402000 <mbrtowc@plt-0x910>
  413a64:	add	x4, x0, #0xe30
  413a68:	adrp	x0, 413000 <__fxstatat@plt+0xfed0>
  413a6c:	add	x3, x0, #0x910
  413a70:	adrp	x0, 413000 <__fxstatat@plt+0xfed0>
  413a74:	add	x2, x0, #0x8d8
  413a78:	mov	x1, #0x0                   	// #0
  413a7c:	mov	x0, #0x10                  	// #16
  413a80:	bl	40f068 <__fxstatat@plt+0xbf38>
  413a84:	mov	x1, x0
  413a88:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413a8c:	add	x0, x0, #0xa80
  413a90:	str	x1, [x0]
  413a94:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413a98:	add	x0, x0, #0xa80
  413a9c:	ldr	x0, [x0]
  413aa0:	cmp	x0, #0x0
  413aa4:	b.eq	413b84 <__fxstatat@plt+0x10a54>  // b.none
  413aa8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413aac:	add	x0, x0, #0xa88
  413ab0:	ldr	x0, [x0]
  413ab4:	cmp	x0, #0x0
  413ab8:	b.ne	413b10 <__fxstatat@plt+0x109e0>  // b.any
  413abc:	mov	x0, #0x10                  	// #16
  413ac0:	bl	402b50 <malloc@plt>
  413ac4:	mov	x1, x0
  413ac8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413acc:	add	x0, x0, #0xa88
  413ad0:	str	x1, [x0]
  413ad4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413ad8:	add	x0, x0, #0xa88
  413adc:	ldr	x0, [x0]
  413ae0:	cmp	x0, #0x0
  413ae4:	b.eq	413b8c <__fxstatat@plt+0x10a5c>  // b.none
  413ae8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413aec:	add	x0, x0, #0xa88
  413af0:	ldr	x0, [x0]
  413af4:	mov	w1, #0x9400                	// #37888
  413af8:	movk	w1, #0x7735, lsl #16
  413afc:	str	w1, [x0, #8]
  413b00:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413b04:	add	x0, x0, #0xa88
  413b08:	ldr	x0, [x0]
  413b0c:	strb	wzr, [x0, #12]
  413b10:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413b14:	add	x0, x0, #0xa88
  413b18:	ldr	x0, [x0]
  413b1c:	ldr	x1, [sp, #40]
  413b20:	ldr	x1, [x1]
  413b24:	str	x1, [x0]
  413b28:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413b2c:	add	x0, x0, #0xa80
  413b30:	ldr	x2, [x0]
  413b34:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413b38:	add	x0, x0, #0xa88
  413b3c:	ldr	x0, [x0]
  413b40:	mov	x1, x0
  413b44:	mov	x0, x2
  413b48:	bl	40fce8 <__fxstatat@plt+0xcbb8>
  413b4c:	str	x0, [sp, #344]
  413b50:	ldr	x0, [sp, #344]
  413b54:	cmp	x0, #0x0
  413b58:	b.eq	413b94 <__fxstatat@plt+0x10a64>  // b.none
  413b5c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413b60:	add	x0, x0, #0xa88
  413b64:	ldr	x0, [x0]
  413b68:	ldr	x1, [sp, #344]
  413b6c:	cmp	x1, x0
  413b70:	b.ne	413bfc <__fxstatat@plt+0x10acc>  // b.any
  413b74:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413b78:	add	x0, x0, #0xa88
  413b7c:	str	xzr, [x0]
  413b80:	b	413bfc <__fxstatat@plt+0x10acc>
  413b84:	nop
  413b88:	b	413b98 <__fxstatat@plt+0x10a68>
  413b8c:	nop
  413b90:	b	413b98 <__fxstatat@plt+0x10a68>
  413b94:	nop
  413b98:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413b9c:	add	x0, x0, #0xa80
  413ba0:	ldr	x0, [x0]
  413ba4:	cmp	x0, #0x0
  413ba8:	b.eq	413bd0 <__fxstatat@plt+0x10aa0>  // b.none
  413bac:	ldr	x0, [sp, #40]
  413bb0:	ldr	x0, [x0]
  413bb4:	str	x0, [sp, #224]
  413bb8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  413bbc:	add	x0, x0, #0xa80
  413bc0:	ldr	x0, [x0]
  413bc4:	add	x1, sp, #0xe0
  413bc8:	bl	40e8f4 <__fxstatat@plt+0xb7c4>
  413bcc:	str	x0, [sp, #344]
  413bd0:	ldr	x0, [sp, #344]
  413bd4:	cmp	x0, #0x0
  413bd8:	b.ne	413bfc <__fxstatat@plt+0x10acc>  // b.any
  413bdc:	add	x0, sp, #0xe0
  413be0:	str	x0, [sp, #344]
  413be4:	ldr	x0, [sp, #344]
  413be8:	mov	w1, #0x9400                	// #37888
  413bec:	movk	w1, #0x7735, lsl #16
  413bf0:	str	w1, [x0, #8]
  413bf4:	ldr	x0, [sp, #344]
  413bf8:	strb	wzr, [x0, #12]
  413bfc:	ldr	x0, [sp, #344]
  413c00:	ldr	w0, [x0, #8]
  413c04:	str	w0, [sp, #340]
  413c08:	ldr	x0, [sp, #344]
  413c0c:	ldrb	w0, [x0, #12]
  413c10:	eor	w0, w0, #0x1
  413c14:	and	w0, w0, #0xff
  413c18:	cmp	w0, #0x0
  413c1c:	b.eq	4141e4 <__fxstatat@plt+0x110b4>  // b.none
  413c20:	ldr	x0, [sp, #40]
  413c24:	ldr	x0, [x0, #72]
  413c28:	str	x0, [sp, #296]
  413c2c:	ldr	x0, [sp, #40]
  413c30:	ldr	x0, [x0, #104]
  413c34:	str	x0, [sp, #288]
  413c38:	ldr	x0, [sp, #312]
  413c3c:	str	x0, [sp, #280]
  413c40:	ldr	x0, [sp, #40]
  413c44:	bl	4132e0 <__fxstatat@plt+0x101b0>
  413c48:	str	w0, [sp, #276]
  413c4c:	ldr	x0, [sp, #40]
  413c50:	bl	4132f8 <__fxstatat@plt+0x101c8>
  413c54:	str	w0, [sp, #272]
  413c58:	ldr	w0, [sp, #308]
  413c5c:	str	w0, [sp, #268]
  413c60:	ldr	x1, [sp, #296]
  413c64:	ldr	x0, [sp, #288]
  413c68:	orr	x1, x1, x0
  413c6c:	ldr	x0, [sp, #280]
  413c70:	orr	x0, x1, x0
  413c74:	and	x0, x0, #0x1
  413c78:	cmp	x0, #0x0
  413c7c:	cset	w0, ne  // ne = any
  413c80:	strb	w0, [sp, #267]
  413c84:	ldr	w0, [sp, #276]
  413c88:	str	w0, [sp, #336]
  413c8c:	ldr	w0, [sp, #272]
  413c90:	str	w0, [sp, #332]
  413c94:	ldr	w0, [sp, #268]
  413c98:	str	w0, [sp, #328]
  413c9c:	mov	w0, #0x1                   	// #1
  413ca0:	str	w0, [sp, #260]
  413ca4:	ldr	w1, [sp, #260]
  413ca8:	mov	w0, w1
  413cac:	lsl	w0, w0, #2
  413cb0:	add	w0, w0, w1
  413cb4:	lsl	w0, w0, #1
  413cb8:	str	w0, [sp, #260]
  413cbc:	ldr	w0, [sp, #336]
  413cc0:	ldr	w1, [sp, #260]
  413cc4:	sdiv	w2, w0, w1
  413cc8:	ldr	w1, [sp, #260]
  413ccc:	mul	w1, w2, w1
  413cd0:	sub	w1, w0, w1
  413cd4:	ldr	w0, [sp, #332]
  413cd8:	ldr	w2, [sp, #260]
  413cdc:	sdiv	w3, w0, w2
  413ce0:	ldr	w2, [sp, #260]
  413ce4:	mul	w2, w3, w2
  413ce8:	sub	w0, w0, w2
  413cec:	orr	w1, w1, w0
  413cf0:	ldr	w0, [sp, #328]
  413cf4:	ldr	w2, [sp, #260]
  413cf8:	sdiv	w3, w0, w2
  413cfc:	ldr	w2, [sp, #260]
  413d00:	mul	w2, w3, w2
  413d04:	sub	w0, w0, w2
  413d08:	orr	w0, w1, w0
  413d0c:	cmp	w0, #0x0
  413d10:	b.eq	413d20 <__fxstatat@plt+0x10bf0>  // b.none
  413d14:	mov	w0, #0x1                   	// #1
  413d18:	str	w0, [sp, #340]
  413d1c:	b	413ee0 <__fxstatat@plt+0x10db0>
  413d20:	ldr	w0, [sp, #260]
  413d24:	str	w0, [sp, #340]
  413d28:	ldr	w1, [sp, #336]
  413d2c:	ldr	w0, [sp, #260]
  413d30:	sdiv	w0, w1, w0
  413d34:	str	w0, [sp, #336]
  413d38:	ldr	w1, [sp, #332]
  413d3c:	ldr	w0, [sp, #260]
  413d40:	sdiv	w0, w1, w0
  413d44:	str	w0, [sp, #332]
  413d48:	ldr	w1, [sp, #328]
  413d4c:	ldr	w0, [sp, #260]
  413d50:	sdiv	w0, w1, w0
  413d54:	str	w0, [sp, #328]
  413d58:	b	413e18 <__fxstatat@plt+0x10ce8>
  413d5c:	ldr	w1, [sp, #340]
  413d60:	mov	w0, #0xca00                	// #51712
  413d64:	movk	w0, #0x3b9a, lsl #16
  413d68:	cmp	w1, w0
  413d6c:	b.ne	413d94 <__fxstatat@plt+0x10c64>  // b.any
  413d70:	ldrb	w0, [sp, #267]
  413d74:	eor	w0, w0, #0x1
  413d78:	and	w0, w0, #0xff
  413d7c:	cmp	w0, #0x0
  413d80:	b.eq	413edc <__fxstatat@plt+0x10dac>  // b.none
  413d84:	ldr	w0, [sp, #340]
  413d88:	lsl	w0, w0, #1
  413d8c:	str	w0, [sp, #340]
  413d90:	b	413edc <__fxstatat@plt+0x10dac>
  413d94:	ldr	w1, [sp, #340]
  413d98:	mov	w0, w1
  413d9c:	lsl	w0, w0, #2
  413da0:	add	w0, w0, w1
  413da4:	lsl	w0, w0, #1
  413da8:	str	w0, [sp, #340]
  413dac:	ldr	w0, [sp, #336]
  413db0:	mov	w1, #0x6667                	// #26215
  413db4:	movk	w1, #0x6666, lsl #16
  413db8:	smull	x1, w0, w1
  413dbc:	lsr	x1, x1, #32
  413dc0:	asr	w1, w1, #2
  413dc4:	asr	w0, w0, #31
  413dc8:	sub	w0, w1, w0
  413dcc:	str	w0, [sp, #336]
  413dd0:	ldr	w0, [sp, #332]
  413dd4:	mov	w1, #0x6667                	// #26215
  413dd8:	movk	w1, #0x6666, lsl #16
  413ddc:	smull	x1, w0, w1
  413de0:	lsr	x1, x1, #32
  413de4:	asr	w1, w1, #2
  413de8:	asr	w0, w0, #31
  413dec:	sub	w0, w1, w0
  413df0:	str	w0, [sp, #332]
  413df4:	ldr	w0, [sp, #328]
  413df8:	mov	w1, #0x6667                	// #26215
  413dfc:	movk	w1, #0x6666, lsl #16
  413e00:	smull	x1, w0, w1
  413e04:	lsr	x1, x1, #32
  413e08:	asr	w1, w1, #2
  413e0c:	asr	w0, w0, #31
  413e10:	sub	w0, w1, w0
  413e14:	str	w0, [sp, #328]
  413e18:	ldr	x0, [sp, #344]
  413e1c:	ldr	w0, [x0, #8]
  413e20:	ldr	w1, [sp, #340]
  413e24:	cmp	w1, w0
  413e28:	b.ge	413ee0 <__fxstatat@plt+0x10db0>  // b.tcont
  413e2c:	ldr	w1, [sp, #336]
  413e30:	mov	w0, #0x6667                	// #26215
  413e34:	movk	w0, #0x6666, lsl #16
  413e38:	smull	x0, w1, w0
  413e3c:	lsr	x0, x0, #32
  413e40:	asr	w2, w0, #2
  413e44:	asr	w0, w1, #31
  413e48:	sub	w2, w2, w0
  413e4c:	mov	w0, w2
  413e50:	lsl	w0, w0, #2
  413e54:	add	w0, w0, w2
  413e58:	lsl	w0, w0, #1
  413e5c:	sub	w2, w1, w0
  413e60:	ldr	w3, [sp, #332]
  413e64:	mov	w0, #0x6667                	// #26215
  413e68:	movk	w0, #0x6666, lsl #16
  413e6c:	smull	x0, w3, w0
  413e70:	lsr	x0, x0, #32
  413e74:	asr	w1, w0, #2
  413e78:	asr	w0, w3, #31
  413e7c:	sub	w1, w1, w0
  413e80:	mov	w0, w1
  413e84:	lsl	w0, w0, #2
  413e88:	add	w0, w0, w1
  413e8c:	lsl	w0, w0, #1
  413e90:	sub	w1, w3, w0
  413e94:	orr	w3, w2, w1
  413e98:	ldr	w2, [sp, #328]
  413e9c:	mov	w0, #0x6667                	// #26215
  413ea0:	movk	w0, #0x6666, lsl #16
  413ea4:	smull	x0, w2, w0
  413ea8:	lsr	x0, x0, #32
  413eac:	asr	w1, w0, #2
  413eb0:	asr	w0, w2, #31
  413eb4:	sub	w1, w1, w0
  413eb8:	mov	w0, w1
  413ebc:	lsl	w0, w0, #2
  413ec0:	add	w0, w0, w1
  413ec4:	lsl	w0, w0, #1
  413ec8:	sub	w1, w2, w0
  413ecc:	orr	w0, w3, w1
  413ed0:	cmp	w0, #0x0
  413ed4:	b.eq	413d5c <__fxstatat@plt+0x10c2c>  // b.none
  413ed8:	b	413ee0 <__fxstatat@plt+0x10db0>
  413edc:	nop
  413ee0:	ldr	x0, [sp, #344]
  413ee4:	ldr	w1, [sp, #340]
  413ee8:	str	w1, [x0, #8]
  413eec:	ldr	w0, [sp, #340]
  413ef0:	cmp	w0, #0x1
  413ef4:	b.le	4141cc <__fxstatat@plt+0x1109c>
  413ef8:	ldr	w1, [sp, #340]
  413efc:	mov	w0, #0x9400                	// #37888
  413f00:	movk	w0, #0x7735, lsl #16
  413f04:	cmp	w1, w0
  413f08:	cset	w0, eq  // eq = none
  413f0c:	and	w0, w0, #0xff
  413f10:	mvn	w0, w0
  413f14:	sxtw	x0, w0
  413f18:	ldr	x1, [sp, #360]
  413f1c:	and	x0, x1, x0
  413f20:	str	x0, [sp, #248]
  413f24:	ldr	x1, [sp, #360]
  413f28:	ldr	x0, [sp, #312]
  413f2c:	cmp	x1, x0
  413f30:	b.lt	413f54 <__fxstatat@plt+0x10e24>  // b.tstop
  413f34:	ldr	x1, [sp, #360]
  413f38:	ldr	x0, [sp, #312]
  413f3c:	cmp	x1, x0
  413f40:	b.ne	413f5c <__fxstatat@plt+0x10e2c>  // b.any
  413f44:	ldr	w1, [sp, #356]
  413f48:	ldr	w0, [sp, #308]
  413f4c:	cmp	w1, w0
  413f50:	b.gt	413f5c <__fxstatat@plt+0x10e2c>
  413f54:	mov	w0, #0x1                   	// #1
  413f58:	b	4141c4 <__fxstatat@plt+0x11094>
  413f5c:	ldr	x1, [sp, #312]
  413f60:	ldr	x0, [sp, #248]
  413f64:	cmp	x1, x0
  413f68:	b.lt	413fa8 <__fxstatat@plt+0x10e78>  // b.tstop
  413f6c:	ldr	x1, [sp, #312]
  413f70:	ldr	x0, [sp, #248]
  413f74:	cmp	x1, x0
  413f78:	b.ne	413fb0 <__fxstatat@plt+0x10e80>  // b.any
  413f7c:	ldr	w0, [sp, #356]
  413f80:	ldr	w1, [sp, #340]
  413f84:	sdiv	w2, w0, w1
  413f88:	ldr	w1, [sp, #340]
  413f8c:	mul	w1, w2, w1
  413f90:	sub	w0, w0, w1
  413f94:	ldr	w1, [sp, #356]
  413f98:	sub	w0, w1, w0
  413f9c:	ldr	w1, [sp, #308]
  413fa0:	cmp	w1, w0
  413fa4:	b.ge	413fb0 <__fxstatat@plt+0x10e80>  // b.tcont
  413fa8:	mov	w0, #0xffffffff            	// #-1
  413fac:	b	4141c4 <__fxstatat@plt+0x11094>
  413fb0:	ldr	x0, [sp, #296]
  413fb4:	str	x0, [sp, #64]
  413fb8:	ldrsw	x0, [sp, #276]
  413fbc:	str	x0, [sp, #72]
  413fc0:	ldr	w1, [sp, #340]
  413fc4:	mov	w0, #0x9400                	// #37888
  413fc8:	movk	w0, #0x7735, lsl #16
  413fcc:	cmp	w1, w0
  413fd0:	cset	w0, eq  // eq = none
  413fd4:	and	w0, w0, #0xff
  413fd8:	and	x1, x0, #0xff
  413fdc:	ldr	x0, [sp, #280]
  413fe0:	orr	x0, x1, x0
  413fe4:	str	x0, [sp, #80]
  413fe8:	ldr	w0, [sp, #340]
  413fec:	mov	w1, #0x8e39                	// #36409
  413ff0:	movk	w1, #0x38e3, lsl #16
  413ff4:	smull	x1, w0, w1
  413ff8:	lsr	x1, x1, #32
  413ffc:	asr	w1, w1, #1
  414000:	asr	w0, w0, #31
  414004:	sub	w1, w1, w0
  414008:	ldr	w0, [sp, #268]
  41400c:	add	w0, w1, w0
  414010:	sxtw	x0, w0
  414014:	str	x0, [sp, #88]
  414018:	add	x0, sp, #0x40
  41401c:	mov	w3, #0x100                 	// #256
  414020:	mov	x2, x0
  414024:	ldr	x1, [sp, #48]
  414028:	ldr	w0, [sp, #60]
  41402c:	bl	402ed0 <utimensat@plt>
  414030:	cmp	w0, #0x0
  414034:	b.eq	414040 <__fxstatat@plt+0x10f10>  // b.none
  414038:	mov	w0, #0xfffffffe            	// #-2
  41403c:	b	4141c4 <__fxstatat@plt+0x11094>
  414040:	add	x0, sp, #0x60
  414044:	mov	w3, #0x100                 	// #256
  414048:	mov	x2, x0
  41404c:	ldr	x1, [sp, #48]
  414050:	ldr	w0, [sp, #60]
  414054:	bl	41ccb0 <__fxstatat@plt+0x19b80>
  414058:	str	w0, [sp, #244]
  41405c:	ldrsw	x1, [sp, #244]
  414060:	ldr	x2, [sp, #184]
  414064:	ldr	x0, [sp, #280]
  414068:	eor	x0, x2, x0
  41406c:	orr	x19, x1, x0
  414070:	add	x0, sp, #0x60
  414074:	bl	413310 <__fxstatat@plt+0x101e0>
  414078:	mov	x1, x0
  41407c:	ldrsw	x0, [sp, #268]
  414080:	eor	x0, x1, x0
  414084:	orr	x0, x19, x0
  414088:	cmp	x0, #0x0
  41408c:	b.eq	4140b8 <__fxstatat@plt+0x10f88>  // b.none
  414090:	ldr	x0, [sp, #280]
  414094:	str	x0, [sp, #80]
  414098:	ldrsw	x0, [sp, #268]
  41409c:	str	x0, [sp, #88]
  4140a0:	add	x0, sp, #0x40
  4140a4:	mov	w3, #0x100                 	// #256
  4140a8:	mov	x2, x0
  4140ac:	ldr	x1, [sp, #48]
  4140b0:	ldr	w0, [sp, #60]
  4140b4:	bl	402ed0 <utimensat@plt>
  4140b8:	ldr	w0, [sp, #244]
  4140bc:	cmp	w0, #0x0
  4140c0:	b.eq	4140cc <__fxstatat@plt+0x10f9c>  // b.none
  4140c4:	mov	w0, #0xfffffffe            	// #-2
  4140c8:	b	4141c4 <__fxstatat@plt+0x11094>
  4140cc:	ldr	w0, [sp, #340]
  4140d0:	str	w0, [sp, #240]
  4140d4:	ldr	x0, [sp, #184]
  4140d8:	and	w1, w0, #0x1
  4140dc:	mov	w0, #0xca00                	// #51712
  4140e0:	movk	w0, #0x3b9a, lsl #16
  4140e4:	mul	w19, w1, w0
  4140e8:	add	x0, sp, #0x60
  4140ec:	bl	413310 <__fxstatat@plt+0x101e0>
  4140f0:	add	w0, w19, w0
  4140f4:	str	w0, [sp, #324]
  4140f8:	mov	w0, #0x1                   	// #1
  4140fc:	str	w0, [sp, #340]
  414100:	ldr	w1, [sp, #324]
  414104:	ldr	w0, [sp, #340]
  414108:	sdiv	w0, w1, w0
  41410c:	str	w0, [sp, #324]
  414110:	b	414184 <__fxstatat@plt+0x11054>
  414114:	ldr	w1, [sp, #340]
  414118:	mov	w0, #0xca00                	// #51712
  41411c:	movk	w0, #0x3b9a, lsl #16
  414120:	cmp	w1, w0
  414124:	b.ne	414138 <__fxstatat@plt+0x11008>  // b.any
  414128:	ldr	w0, [sp, #340]
  41412c:	lsl	w0, w0, #1
  414130:	str	w0, [sp, #340]
  414134:	b	4141cc <__fxstatat@plt+0x1109c>
  414138:	ldr	w1, [sp, #340]
  41413c:	mov	w0, w1
  414140:	lsl	w0, w0, #2
  414144:	add	w0, w0, w1
  414148:	lsl	w0, w0, #1
  41414c:	str	w0, [sp, #340]
  414150:	ldr	w1, [sp, #340]
  414154:	ldr	w0, [sp, #240]
  414158:	cmp	w1, w0
  41415c:	b.eq	4141c8 <__fxstatat@plt+0x11098>  // b.none
  414160:	ldr	w0, [sp, #324]
  414164:	mov	w1, #0x6667                	// #26215
  414168:	movk	w1, #0x6666, lsl #16
  41416c:	smull	x1, w0, w1
  414170:	lsr	x1, x1, #32
  414174:	asr	w1, w1, #2
  414178:	asr	w0, w0, #31
  41417c:	sub	w0, w1, w0
  414180:	str	w0, [sp, #324]
  414184:	ldr	w2, [sp, #324]
  414188:	mov	w0, #0x6667                	// #26215
  41418c:	movk	w0, #0x6666, lsl #16
  414190:	smull	x0, w2, w0
  414194:	lsr	x0, x0, #32
  414198:	asr	w1, w0, #2
  41419c:	asr	w0, w2, #31
  4141a0:	sub	w1, w1, w0
  4141a4:	mov	w0, w1
  4141a8:	lsl	w0, w0, #2
  4141ac:	add	w0, w0, w1
  4141b0:	lsl	w0, w0, #1
  4141b4:	sub	w1, w2, w0
  4141b8:	cmp	w1, #0x0
  4141bc:	b.eq	414114 <__fxstatat@plt+0x10fe4>  // b.none
  4141c0:	b	4141cc <__fxstatat@plt+0x1109c>
  4141c4:	b	414290 <__fxstatat@plt+0x11160>
  4141c8:	nop
  4141cc:	ldr	x0, [sp, #344]
  4141d0:	ldr	w1, [sp, #340]
  4141d4:	str	w1, [x0, #8]
  4141d8:	ldr	x0, [sp, #344]
  4141dc:	mov	w1, #0x1                   	// #1
  4141e0:	strb	w1, [x0, #12]
  4141e4:	ldr	w1, [sp, #340]
  4141e8:	mov	w0, #0x9400                	// #37888
  4141ec:	movk	w0, #0x7735, lsl #16
  4141f0:	cmp	w1, w0
  4141f4:	cset	w0, eq  // eq = none
  4141f8:	and	w0, w0, #0xff
  4141fc:	mvn	w0, w0
  414200:	sxtw	x0, w0
  414204:	ldr	x1, [sp, #360]
  414208:	and	x0, x1, x0
  41420c:	str	x0, [sp, #360]
  414210:	ldr	w0, [sp, #356]
  414214:	ldr	w1, [sp, #340]
  414218:	sdiv	w2, w0, w1
  41421c:	ldr	w1, [sp, #340]
  414220:	mul	w1, w2, w1
  414224:	sub	w0, w0, w1
  414228:	ldr	w1, [sp, #356]
  41422c:	sub	w0, w1, w0
  414230:	str	w0, [sp, #356]
  414234:	ldr	x1, [sp, #312]
  414238:	ldr	x0, [sp, #360]
  41423c:	cmp	x1, x0
  414240:	b.lt	41428c <__fxstatat@plt+0x1115c>  // b.tstop
  414244:	ldr	x1, [sp, #312]
  414248:	ldr	x0, [sp, #360]
  41424c:	cmp	x1, x0
  414250:	b.gt	414284 <__fxstatat@plt+0x11154>
  414254:	ldr	w1, [sp, #308]
  414258:	ldr	w0, [sp, #356]
  41425c:	cmp	w1, w0
  414260:	b.lt	41427c <__fxstatat@plt+0x1114c>  // b.tstop
  414264:	ldr	w1, [sp, #308]
  414268:	ldr	w0, [sp, #356]
  41426c:	cmp	w1, w0
  414270:	cset	w0, gt
  414274:	and	w0, w0, #0xff
  414278:	b	414290 <__fxstatat@plt+0x11160>
  41427c:	mov	w0, #0xffffffff            	// #-1
  414280:	b	414290 <__fxstatat@plt+0x11160>
  414284:	mov	w0, #0x1                   	// #1
  414288:	b	414290 <__fxstatat@plt+0x11160>
  41428c:	mov	w0, #0xffffffff            	// #-1
  414290:	ldr	x19, [sp, #16]
  414294:	ldp	x29, x30, [sp], #368
  414298:	ret
  41429c:	stp	x29, x30, [sp, #-48]!
  4142a0:	mov	x29, sp
  4142a4:	str	w0, [sp, #44]
  4142a8:	str	x1, [sp, #32]
  4142ac:	str	x2, [sp, #24]
  4142b0:	mov	w3, #0x100                 	// #256
  4142b4:	ldr	x2, [sp, #24]
  4142b8:	ldr	x1, [sp, #32]
  4142bc:	ldr	w0, [sp, #44]
  4142c0:	bl	402ed0 <utimensat@plt>
  4142c4:	ldp	x29, x30, [sp], #48
  4142c8:	ret
  4142cc:	stp	x29, x30, [sp, #-48]!
  4142d0:	mov	x29, sp
  4142d4:	str	x0, [sp, #24]
  4142d8:	str	wzr, [sp, #44]
  4142dc:	str	wzr, [sp, #40]
  4142e0:	ldr	x0, [sp, #24]
  4142e4:	ldr	x1, [x0, #8]
  4142e8:	mov	x0, #0x3fffffff            	// #1073741823
  4142ec:	cmp	x1, x0
  4142f0:	b.eq	414330 <__fxstatat@plt+0x11200>  // b.none
  4142f4:	ldr	x0, [sp, #24]
  4142f8:	ldr	x1, [x0, #8]
  4142fc:	mov	x0, #0x3ffffffe            	// #1073741822
  414300:	cmp	x1, x0
  414304:	b.eq	414330 <__fxstatat@plt+0x11200>  // b.none
  414308:	ldr	x0, [sp, #24]
  41430c:	ldr	x0, [x0, #8]
  414310:	cmp	x0, #0x0
  414314:	b.lt	414390 <__fxstatat@plt+0x11260>  // b.tstop
  414318:	ldr	x0, [sp, #24]
  41431c:	ldr	x1, [x0, #8]
  414320:	mov	x0, #0xc9ff                	// #51711
  414324:	movk	x0, #0x3b9a, lsl #16
  414328:	cmp	x1, x0
  41432c:	b.gt	414390 <__fxstatat@plt+0x11260>
  414330:	ldr	x0, [sp, #24]
  414334:	add	x0, x0, #0x10
  414338:	ldr	x1, [x0, #8]
  41433c:	mov	x0, #0x3fffffff            	// #1073741823
  414340:	cmp	x1, x0
  414344:	b.eq	4143a8 <__fxstatat@plt+0x11278>  // b.none
  414348:	ldr	x0, [sp, #24]
  41434c:	add	x0, x0, #0x10
  414350:	ldr	x1, [x0, #8]
  414354:	mov	x0, #0x3ffffffe            	// #1073741822
  414358:	cmp	x1, x0
  41435c:	b.eq	4143a8 <__fxstatat@plt+0x11278>  // b.none
  414360:	ldr	x0, [sp, #24]
  414364:	add	x0, x0, #0x10
  414368:	ldr	x0, [x0, #8]
  41436c:	cmp	x0, #0x0
  414370:	b.lt	414390 <__fxstatat@plt+0x11260>  // b.tstop
  414374:	ldr	x0, [sp, #24]
  414378:	add	x0, x0, #0x10
  41437c:	ldr	x1, [x0, #8]
  414380:	mov	x0, #0xc9ff                	// #51711
  414384:	movk	x0, #0x3b9a, lsl #16
  414388:	cmp	x1, x0
  41438c:	b.le	4143a8 <__fxstatat@plt+0x11278>
  414390:	bl	403070 <__errno_location@plt>
  414394:	mov	x1, x0
  414398:	mov	w0, #0x16                  	// #22
  41439c:	str	w0, [x1]
  4143a0:	mov	w0, #0xffffffff            	// #-1
  4143a4:	b	414484 <__fxstatat@plt+0x11354>
  4143a8:	ldr	x0, [sp, #24]
  4143ac:	ldr	x1, [x0, #8]
  4143b0:	mov	x0, #0x3fffffff            	// #1073741823
  4143b4:	cmp	x1, x0
  4143b8:	b.eq	4143d0 <__fxstatat@plt+0x112a0>  // b.none
  4143bc:	ldr	x0, [sp, #24]
  4143c0:	ldr	x1, [x0, #8]
  4143c4:	mov	x0, #0x3ffffffe            	// #1073741822
  4143c8:	cmp	x1, x0
  4143cc:	b.ne	414400 <__fxstatat@plt+0x112d0>  // b.any
  4143d0:	ldr	x0, [sp, #24]
  4143d4:	str	xzr, [x0]
  4143d8:	mov	w0, #0x1                   	// #1
  4143dc:	str	w0, [sp, #44]
  4143e0:	ldr	x0, [sp, #24]
  4143e4:	ldr	x1, [x0, #8]
  4143e8:	mov	x0, #0x3ffffffe            	// #1073741822
  4143ec:	cmp	x1, x0
  4143f0:	b.ne	414400 <__fxstatat@plt+0x112d0>  // b.any
  4143f4:	ldr	w0, [sp, #40]
  4143f8:	add	w0, w0, #0x1
  4143fc:	str	w0, [sp, #40]
  414400:	ldr	x0, [sp, #24]
  414404:	add	x0, x0, #0x10
  414408:	ldr	x1, [x0, #8]
  41440c:	mov	x0, #0x3fffffff            	// #1073741823
  414410:	cmp	x1, x0
  414414:	b.eq	414430 <__fxstatat@plt+0x11300>  // b.none
  414418:	ldr	x0, [sp, #24]
  41441c:	add	x0, x0, #0x10
  414420:	ldr	x1, [x0, #8]
  414424:	mov	x0, #0x3ffffffe            	// #1073741822
  414428:	cmp	x1, x0
  41442c:	b.ne	414468 <__fxstatat@plt+0x11338>  // b.any
  414430:	ldr	x0, [sp, #24]
  414434:	add	x0, x0, #0x10
  414438:	str	xzr, [x0]
  41443c:	mov	w0, #0x1                   	// #1
  414440:	str	w0, [sp, #44]
  414444:	ldr	x0, [sp, #24]
  414448:	add	x0, x0, #0x10
  41444c:	ldr	x1, [x0, #8]
  414450:	mov	x0, #0x3ffffffe            	// #1073741822
  414454:	cmp	x1, x0
  414458:	b.ne	414468 <__fxstatat@plt+0x11338>  // b.any
  41445c:	ldr	w0, [sp, #40]
  414460:	add	w0, w0, #0x1
  414464:	str	w0, [sp, #40]
  414468:	ldr	w0, [sp, #40]
  41446c:	cmp	w0, #0x1
  414470:	cset	w0, eq  // eq = none
  414474:	and	w0, w0, #0xff
  414478:	mov	w1, w0
  41447c:	ldr	w0, [sp, #44]
  414480:	add	w0, w1, w0
  414484:	ldp	x29, x30, [sp], #48
  414488:	ret
  41448c:	stp	x29, x30, [sp, #-64]!
  414490:	mov	x29, sp
  414494:	str	x19, [sp, #16]
  414498:	str	x0, [sp, #40]
  41449c:	str	x1, [sp, #32]
  4144a0:	ldr	x0, [sp, #32]
  4144a4:	ldr	x0, [x0]
  4144a8:	str	x0, [sp, #56]
  4144ac:	ldr	x0, [sp, #56]
  4144b0:	ldr	x1, [x0, #8]
  4144b4:	mov	x0, #0x3ffffffe            	// #1073741822
  4144b8:	cmp	x1, x0
  4144bc:	b.ne	4144e0 <__fxstatat@plt+0x113b0>  // b.any
  4144c0:	ldr	x0, [sp, #56]
  4144c4:	add	x0, x0, #0x10
  4144c8:	ldr	x1, [x0, #8]
  4144cc:	mov	x0, #0x3ffffffe            	// #1073741822
  4144d0:	cmp	x1, x0
  4144d4:	b.ne	4144e0 <__fxstatat@plt+0x113b0>  // b.any
  4144d8:	mov	w0, #0x1                   	// #1
  4144dc:	b	4145b8 <__fxstatat@plt+0x11488>
  4144e0:	ldr	x0, [sp, #56]
  4144e4:	ldr	x1, [x0, #8]
  4144e8:	mov	x0, #0x3fffffff            	// #1073741823
  4144ec:	cmp	x1, x0
  4144f0:	b.ne	41451c <__fxstatat@plt+0x113ec>  // b.any
  4144f4:	ldr	x0, [sp, #56]
  4144f8:	add	x0, x0, #0x10
  4144fc:	ldr	x1, [x0, #8]
  414500:	mov	x0, #0x3fffffff            	// #1073741823
  414504:	cmp	x1, x0
  414508:	b.ne	41451c <__fxstatat@plt+0x113ec>  // b.any
  41450c:	ldr	x0, [sp, #32]
  414510:	str	xzr, [x0]
  414514:	mov	w0, #0x0                   	// #0
  414518:	b	4145b8 <__fxstatat@plt+0x11488>
  41451c:	ldr	x0, [sp, #56]
  414520:	ldr	x1, [x0, #8]
  414524:	mov	x0, #0x3ffffffe            	// #1073741822
  414528:	cmp	x1, x0
  41452c:	b.ne	414544 <__fxstatat@plt+0x11414>  // b.any
  414530:	ldr	x0, [sp, #40]
  414534:	bl	41333c <__fxstatat@plt+0x1020c>
  414538:	ldr	x2, [sp, #56]
  41453c:	stp	x0, x1, [x2]
  414540:	b	414560 <__fxstatat@plt+0x11430>
  414544:	ldr	x0, [sp, #56]
  414548:	ldr	x1, [x0, #8]
  41454c:	mov	x0, #0x3fffffff            	// #1073741823
  414550:	cmp	x1, x0
  414554:	b.ne	414560 <__fxstatat@plt+0x11430>  // b.any
  414558:	ldr	x0, [sp, #56]
  41455c:	bl	41a3b8 <__fxstatat@plt+0x17288>
  414560:	ldr	x0, [sp, #56]
  414564:	add	x0, x0, #0x10
  414568:	ldr	x1, [x0, #8]
  41456c:	mov	x0, #0x3ffffffe            	// #1073741822
  414570:	cmp	x1, x0
  414574:	b.ne	414590 <__fxstatat@plt+0x11460>  // b.any
  414578:	ldr	x0, [sp, #56]
  41457c:	add	x19, x0, #0x10
  414580:	ldr	x0, [sp, #40]
  414584:	bl	41336c <__fxstatat@plt+0x1023c>
  414588:	stp	x0, x1, [x19]
  41458c:	b	4145b4 <__fxstatat@plt+0x11484>
  414590:	ldr	x0, [sp, #56]
  414594:	add	x0, x0, #0x10
  414598:	ldr	x1, [x0, #8]
  41459c:	mov	x0, #0x3fffffff            	// #1073741823
  4145a0:	cmp	x1, x0
  4145a4:	b.ne	4145b4 <__fxstatat@plt+0x11484>  // b.any
  4145a8:	ldr	x0, [sp, #56]
  4145ac:	add	x0, x0, #0x10
  4145b0:	bl	41a3b8 <__fxstatat@plt+0x17288>
  4145b4:	mov	w0, #0x0                   	// #0
  4145b8:	ldr	x19, [sp, #16]
  4145bc:	ldp	x29, x30, [sp], #64
  4145c0:	ret
  4145c4:	stp	x29, x30, [sp, #-352]!
  4145c8:	mov	x29, sp
  4145cc:	str	x19, [sp, #16]
  4145d0:	str	w0, [sp, #60]
  4145d4:	str	x1, [sp, #48]
  4145d8:	str	x2, [sp, #40]
  4145dc:	ldr	x0, [sp, #40]
  4145e0:	cmp	x0, #0x0
  4145e4:	b.eq	4145f0 <__fxstatat@plt+0x114c0>  // b.none
  4145e8:	add	x0, sp, #0x110
  4145ec:	b	4145f4 <__fxstatat@plt+0x114c4>
  4145f0:	mov	x0, #0x0                   	// #0
  4145f4:	str	x0, [sp, #264]
  4145f8:	str	wzr, [sp, #348]
  4145fc:	ldr	x0, [sp, #264]
  414600:	cmp	x0, #0x0
  414604:	b.eq	41462c <__fxstatat@plt+0x114fc>  // b.none
  414608:	ldr	x0, [sp, #40]
  41460c:	ldp	x0, x1, [x0]
  414610:	stp	x0, x1, [sp, #272]
  414614:	ldr	x0, [sp, #40]
  414618:	ldp	x0, x1, [x0, #16]
  41461c:	stp	x0, x1, [sp, #288]
  414620:	ldr	x0, [sp, #264]
  414624:	bl	4142cc <__fxstatat@plt+0x1119c>
  414628:	str	w0, [sp, #348]
  41462c:	ldr	w0, [sp, #348]
  414630:	cmp	w0, #0x0
  414634:	b.ge	414640 <__fxstatat@plt+0x11510>  // b.tcont
  414638:	mov	w0, #0xffffffff            	// #-1
  41463c:	b	414b30 <__fxstatat@plt+0x11a00>
  414640:	ldr	w0, [sp, #60]
  414644:	cmp	w0, #0x0
  414648:	b.ge	414670 <__fxstatat@plt+0x11540>  // b.tcont
  41464c:	ldr	x0, [sp, #48]
  414650:	cmp	x0, #0x0
  414654:	b.ne	414670 <__fxstatat@plt+0x11540>  // b.any
  414658:	bl	403070 <__errno_location@plt>
  41465c:	mov	x1, x0
  414660:	mov	w0, #0x9                   	// #9
  414664:	str	w0, [x1]
  414668:	mov	w0, #0xffffffff            	// #-1
  41466c:	b	414b30 <__fxstatat@plt+0x11a00>
  414670:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  414674:	add	x0, x0, #0xa90
  414678:	ldr	w0, [x0]
  41467c:	cmp	w0, #0x0
  414680:	b.lt	414830 <__fxstatat@plt+0x11700>  // b.tstop
  414684:	ldr	w0, [sp, #348]
  414688:	cmp	w0, #0x2
  41468c:	b.ne	414748 <__fxstatat@plt+0x11618>  // b.any
  414690:	ldr	w0, [sp, #60]
  414694:	cmp	w0, #0x0
  414698:	b.ge	4146bc <__fxstatat@plt+0x1158c>  // b.tcont
  41469c:	add	x0, sp, #0x88
  4146a0:	mov	x1, x0
  4146a4:	ldr	x0, [sp, #48]
  4146a8:	bl	41cc80 <__fxstatat@plt+0x19b50>
  4146ac:	cmp	w0, #0x0
  4146b0:	cset	w0, ne  // ne = any
  4146b4:	and	w0, w0, #0xff
  4146b8:	b	4146d8 <__fxstatat@plt+0x115a8>
  4146bc:	add	x0, sp, #0x88
  4146c0:	mov	x1, x0
  4146c4:	ldr	w0, [sp, #60]
  4146c8:	bl	41cc90 <__fxstatat@plt+0x19b60>
  4146cc:	cmp	w0, #0x0
  4146d0:	cset	w0, ne  // ne = any
  4146d4:	and	w0, w0, #0xff
  4146d8:	cmp	w0, #0x0
  4146dc:	b.eq	4146e8 <__fxstatat@plt+0x115b8>  // b.none
  4146e0:	mov	w0, #0xffffffff            	// #-1
  4146e4:	b	414b30 <__fxstatat@plt+0x11a00>
  4146e8:	ldr	x0, [sp, #264]
  4146ec:	ldr	x1, [x0, #8]
  4146f0:	mov	x0, #0x3ffffffe            	// #1073741822
  4146f4:	cmp	x1, x0
  4146f8:	b.ne	414710 <__fxstatat@plt+0x115e0>  // b.any
  4146fc:	ldr	x19, [sp, #264]
  414700:	add	x0, sp, #0x88
  414704:	bl	41333c <__fxstatat@plt+0x1020c>
  414708:	stp	x0, x1, [x19]
  41470c:	b	41473c <__fxstatat@plt+0x1160c>
  414710:	ldr	x0, [sp, #264]
  414714:	add	x0, x0, #0x10
  414718:	ldr	x1, [x0, #8]
  41471c:	mov	x0, #0x3ffffffe            	// #1073741822
  414720:	cmp	x1, x0
  414724:	b.ne	41473c <__fxstatat@plt+0x1160c>  // b.any
  414728:	ldr	x0, [sp, #264]
  41472c:	add	x19, x0, #0x10
  414730:	add	x0, sp, #0x88
  414734:	bl	41336c <__fxstatat@plt+0x1023c>
  414738:	stp	x0, x1, [x19]
  41473c:	ldr	w0, [sp, #348]
  414740:	add	w0, w0, #0x1
  414744:	str	w0, [sp, #348]
  414748:	ldr	w0, [sp, #60]
  41474c:	cmp	w0, #0x0
  414750:	b.ge	4147c0 <__fxstatat@plt+0x11690>  // b.tcont
  414754:	ldr	x0, [sp, #264]
  414758:	mov	w3, #0x0                   	// #0
  41475c:	mov	x2, x0
  414760:	ldr	x1, [sp, #48]
  414764:	mov	w0, #0xffffff9c            	// #-100
  414768:	bl	402ed0 <utimensat@plt>
  41476c:	str	w0, [sp, #324]
  414770:	ldr	w0, [sp, #324]
  414774:	cmp	w0, #0x0
  414778:	b.le	41478c <__fxstatat@plt+0x1165c>
  41477c:	bl	403070 <__errno_location@plt>
  414780:	mov	x1, x0
  414784:	mov	w0, #0x26                  	// #38
  414788:	str	w0, [x1]
  41478c:	ldr	w0, [sp, #324]
  414790:	cmp	w0, #0x0
  414794:	b.eq	4147a8 <__fxstatat@plt+0x11678>  // b.none
  414798:	bl	403070 <__errno_location@plt>
  41479c:	ldr	w0, [x0]
  4147a0:	cmp	w0, #0x26
  4147a4:	b.eq	4147c0 <__fxstatat@plt+0x11690>  // b.none
  4147a8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4147ac:	add	x0, x0, #0xa90
  4147b0:	mov	w1, #0x1                   	// #1
  4147b4:	str	w1, [x0]
  4147b8:	ldr	w0, [sp, #324]
  4147bc:	b	414b30 <__fxstatat@plt+0x11a00>
  4147c0:	ldr	w0, [sp, #60]
  4147c4:	cmp	w0, #0x0
  4147c8:	b.lt	414830 <__fxstatat@plt+0x11700>  // b.tstop
  4147cc:	ldr	x0, [sp, #264]
  4147d0:	mov	x1, x0
  4147d4:	ldr	w0, [sp, #60]
  4147d8:	bl	402ba0 <futimens@plt>
  4147dc:	str	w0, [sp, #324]
  4147e0:	ldr	w0, [sp, #324]
  4147e4:	cmp	w0, #0x0
  4147e8:	b.le	4147fc <__fxstatat@plt+0x116cc>
  4147ec:	bl	403070 <__errno_location@plt>
  4147f0:	mov	x1, x0
  4147f4:	mov	w0, #0x26                  	// #38
  4147f8:	str	w0, [x1]
  4147fc:	ldr	w0, [sp, #324]
  414800:	cmp	w0, #0x0
  414804:	b.eq	414818 <__fxstatat@plt+0x116e8>  // b.none
  414808:	bl	403070 <__errno_location@plt>
  41480c:	ldr	w0, [x0]
  414810:	cmp	w0, #0x26
  414814:	b.eq	414830 <__fxstatat@plt+0x11700>  // b.none
  414818:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41481c:	add	x0, x0, #0xa90
  414820:	mov	w1, #0x1                   	// #1
  414824:	str	w1, [x0]
  414828:	ldr	w0, [sp, #324]
  41482c:	b	414b30 <__fxstatat@plt+0x11a00>
  414830:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  414834:	add	x0, x0, #0xa90
  414838:	mov	w1, #0xffffffff            	// #-1
  41483c:	str	w1, [x0]
  414840:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  414844:	add	x0, x0, #0xa94
  414848:	mov	w1, #0xffffffff            	// #-1
  41484c:	str	w1, [x0]
  414850:	ldr	w0, [sp, #348]
  414854:	cmp	w0, #0x0
  414858:	b.eq	4148ec <__fxstatat@plt+0x117bc>  // b.none
  41485c:	ldr	w0, [sp, #348]
  414860:	cmp	w0, #0x3
  414864:	b.eq	4148c0 <__fxstatat@plt+0x11790>  // b.none
  414868:	ldr	w0, [sp, #60]
  41486c:	cmp	w0, #0x0
  414870:	b.ge	414894 <__fxstatat@plt+0x11764>  // b.tcont
  414874:	add	x0, sp, #0x88
  414878:	mov	x1, x0
  41487c:	ldr	x0, [sp, #48]
  414880:	bl	41cc80 <__fxstatat@plt+0x19b50>
  414884:	cmp	w0, #0x0
  414888:	cset	w0, ne  // ne = any
  41488c:	and	w0, w0, #0xff
  414890:	b	4148b0 <__fxstatat@plt+0x11780>
  414894:	add	x0, sp, #0x88
  414898:	mov	x1, x0
  41489c:	ldr	w0, [sp, #60]
  4148a0:	bl	41cc90 <__fxstatat@plt+0x19b60>
  4148a4:	cmp	w0, #0x0
  4148a8:	cset	w0, ne  // ne = any
  4148ac:	and	w0, w0, #0xff
  4148b0:	cmp	w0, #0x0
  4148b4:	b.eq	4148c0 <__fxstatat@plt+0x11790>  // b.none
  4148b8:	mov	w0, #0xffffffff            	// #-1
  4148bc:	b	414b30 <__fxstatat@plt+0x11a00>
  4148c0:	ldr	x0, [sp, #264]
  4148c4:	cmp	x0, #0x0
  4148c8:	b.eq	4148ec <__fxstatat@plt+0x117bc>  // b.none
  4148cc:	add	x1, sp, #0x108
  4148d0:	add	x0, sp, #0x88
  4148d4:	bl	41448c <__fxstatat@plt+0x1135c>
  4148d8:	and	w0, w0, #0xff
  4148dc:	cmp	w0, #0x0
  4148e0:	b.eq	4148ec <__fxstatat@plt+0x117bc>  // b.none
  4148e4:	mov	w0, #0x0                   	// #0
  4148e8:	b	414b30 <__fxstatat@plt+0x11a00>
  4148ec:	ldr	x0, [sp, #264]
  4148f0:	cmp	x0, #0x0
  4148f4:	b.eq	41497c <__fxstatat@plt+0x1184c>  // b.none
  4148f8:	ldr	x0, [sp, #264]
  4148fc:	ldr	x0, [x0]
  414900:	str	x0, [sp, #72]
  414904:	ldr	x0, [sp, #264]
  414908:	ldr	x0, [x0, #8]
  41490c:	mov	x1, #0xf7cf                	// #63439
  414910:	movk	x1, #0xe353, lsl #16
  414914:	movk	x1, #0x9ba5, lsl #32
  414918:	movk	x1, #0x20c4, lsl #48
  41491c:	smulh	x1, x0, x1
  414920:	asr	x1, x1, #7
  414924:	asr	x0, x0, #63
  414928:	sub	x0, x1, x0
  41492c:	str	x0, [sp, #80]
  414930:	ldr	x0, [sp, #264]
  414934:	add	x0, x0, #0x10
  414938:	ldr	x0, [x0]
  41493c:	str	x0, [sp, #88]
  414940:	ldr	x0, [sp, #264]
  414944:	add	x0, x0, #0x10
  414948:	ldr	x0, [x0, #8]
  41494c:	mov	x1, #0xf7cf                	// #63439
  414950:	movk	x1, #0xe353, lsl #16
  414954:	movk	x1, #0x9ba5, lsl #32
  414958:	movk	x1, #0x20c4, lsl #48
  41495c:	smulh	x1, x0, x1
  414960:	asr	x1, x1, #7
  414964:	asr	x0, x0, #63
  414968:	sub	x0, x1, x0
  41496c:	str	x0, [sp, #96]
  414970:	add	x0, sp, #0x48
  414974:	str	x0, [sp, #336]
  414978:	b	414980 <__fxstatat@plt+0x11850>
  41497c:	str	xzr, [sp, #336]
  414980:	ldr	w0, [sp, #60]
  414984:	cmp	w0, #0x0
  414988:	b.ge	4149a0 <__fxstatat@plt+0x11870>  // b.tcont
  41498c:	ldr	x2, [sp, #336]
  414990:	ldr	x1, [sp, #48]
  414994:	mov	w0, #0xffffff9c            	// #-100
  414998:	bl	402b60 <futimesat@plt>
  41499c:	b	414b30 <__fxstatat@plt+0x11a00>
  4149a0:	ldr	x2, [sp, #336]
  4149a4:	mov	x1, #0x0                   	// #0
  4149a8:	ldr	w0, [sp, #60]
  4149ac:	bl	402b60 <futimesat@plt>
  4149b0:	cmp	w0, #0x0
  4149b4:	b.ne	414b10 <__fxstatat@plt+0x119e0>  // b.any
  4149b8:	ldr	x0, [sp, #336]
  4149bc:	cmp	x0, #0x0
  4149c0:	b.eq	414b08 <__fxstatat@plt+0x119d8>  // b.none
  4149c4:	ldr	x0, [sp, #336]
  4149c8:	ldr	x1, [x0, #8]
  4149cc:	mov	x0, #0xa11f                	// #41247
  4149d0:	movk	x0, #0x7, lsl #16
  4149d4:	cmp	x1, x0
  4149d8:	cset	w0, gt
  4149dc:	strb	w0, [sp, #323]
  4149e0:	ldr	x0, [sp, #336]
  4149e4:	add	x0, x0, #0x10
  4149e8:	ldr	x1, [x0, #8]
  4149ec:	mov	x0, #0xa11f                	// #41247
  4149f0:	movk	x0, #0x7, lsl #16
  4149f4:	cmp	x1, x0
  4149f8:	cset	w0, gt
  4149fc:	strb	w0, [sp, #322]
  414a00:	ldrb	w1, [sp, #323]
  414a04:	ldrb	w0, [sp, #322]
  414a08:	orr	w0, w1, w0
  414a0c:	and	w0, w0, #0xff
  414a10:	cmp	w0, #0x0
  414a14:	b.eq	414b08 <__fxstatat@plt+0x119d8>  // b.none
  414a18:	add	x0, sp, #0x88
  414a1c:	mov	x1, x0
  414a20:	ldr	w0, [sp, #60]
  414a24:	bl	41cc90 <__fxstatat@plt+0x19b60>
  414a28:	cmp	w0, #0x0
  414a2c:	b.ne	414b08 <__fxstatat@plt+0x119d8>  // b.any
  414a30:	ldr	x1, [sp, #208]
  414a34:	ldr	x0, [sp, #336]
  414a38:	ldr	x0, [x0]
  414a3c:	sub	x0, x1, x0
  414a40:	str	x0, [sp, #312]
  414a44:	ldr	x1, [sp, #224]
  414a48:	ldr	x0, [sp, #336]
  414a4c:	add	x0, x0, #0x10
  414a50:	ldr	x0, [x0]
  414a54:	sub	x0, x1, x0
  414a58:	str	x0, [sp, #304]
  414a5c:	str	xzr, [sp, #328]
  414a60:	ldr	x0, [sp, #336]
  414a64:	ldp	x0, x1, [x0]
  414a68:	stp	x0, x1, [sp, #104]
  414a6c:	ldr	x0, [sp, #336]
  414a70:	ldp	x0, x1, [x0, #16]
  414a74:	stp	x0, x1, [sp, #120]
  414a78:	ldrb	w0, [sp, #323]
  414a7c:	cmp	w0, #0x0
  414a80:	b.eq	414ab0 <__fxstatat@plt+0x11980>  // b.none
  414a84:	ldr	x0, [sp, #312]
  414a88:	cmp	x0, #0x1
  414a8c:	b.ne	414ab0 <__fxstatat@plt+0x11980>  // b.any
  414a90:	add	x0, sp, #0x88
  414a94:	bl	4132e0 <__fxstatat@plt+0x101b0>
  414a98:	cmp	x0, #0x0
  414a9c:	b.ne	414ab0 <__fxstatat@plt+0x11980>  // b.any
  414aa0:	add	x0, sp, #0x68
  414aa4:	str	x0, [sp, #328]
  414aa8:	ldr	x0, [sp, #328]
  414aac:	str	xzr, [x0, #8]
  414ab0:	ldrb	w0, [sp, #322]
  414ab4:	cmp	w0, #0x0
  414ab8:	b.eq	414aec <__fxstatat@plt+0x119bc>  // b.none
  414abc:	ldr	x0, [sp, #304]
  414ac0:	cmp	x0, #0x1
  414ac4:	b.ne	414aec <__fxstatat@plt+0x119bc>  // b.any
  414ac8:	add	x0, sp, #0x88
  414acc:	bl	413310 <__fxstatat@plt+0x101e0>
  414ad0:	cmp	x0, #0x0
  414ad4:	b.ne	414aec <__fxstatat@plt+0x119bc>  // b.any
  414ad8:	add	x0, sp, #0x68
  414adc:	str	x0, [sp, #328]
  414ae0:	ldr	x0, [sp, #328]
  414ae4:	add	x0, x0, #0x10
  414ae8:	str	xzr, [x0, #8]
  414aec:	ldr	x0, [sp, #328]
  414af0:	cmp	x0, #0x0
  414af4:	b.eq	414b08 <__fxstatat@plt+0x119d8>  // b.none
  414af8:	ldr	x2, [sp, #328]
  414afc:	mov	x1, #0x0                   	// #0
  414b00:	ldr	w0, [sp, #60]
  414b04:	bl	402b60 <futimesat@plt>
  414b08:	mov	w0, #0x0                   	// #0
  414b0c:	b	414b30 <__fxstatat@plt+0x11a00>
  414b10:	ldr	x0, [sp, #48]
  414b14:	cmp	x0, #0x0
  414b18:	b.ne	414b24 <__fxstatat@plt+0x119f4>  // b.any
  414b1c:	mov	w0, #0xffffffff            	// #-1
  414b20:	b	414b30 <__fxstatat@plt+0x11a00>
  414b24:	ldr	x1, [sp, #336]
  414b28:	ldr	x0, [sp, #48]
  414b2c:	bl	402f90 <utimes@plt>
  414b30:	ldr	x19, [sp, #16]
  414b34:	ldp	x29, x30, [sp], #352
  414b38:	ret
  414b3c:	stp	x29, x30, [sp, #-32]!
  414b40:	mov	x29, sp
  414b44:	str	x0, [sp, #24]
  414b48:	str	x1, [sp, #16]
  414b4c:	ldr	x2, [sp, #16]
  414b50:	ldr	x1, [sp, #24]
  414b54:	mov	w0, #0xffffffff            	// #-1
  414b58:	bl	4145c4 <__fxstatat@plt+0x11494>
  414b5c:	ldp	x29, x30, [sp], #32
  414b60:	ret
  414b64:	stp	x29, x30, [sp, #-224]!
  414b68:	mov	x29, sp
  414b6c:	str	x19, [sp, #16]
  414b70:	str	x0, [sp, #40]
  414b74:	str	x1, [sp, #32]
  414b78:	ldr	x0, [sp, #32]
  414b7c:	cmp	x0, #0x0
  414b80:	b.eq	414b8c <__fxstatat@plt+0x11a5c>  // b.none
  414b84:	add	x0, sp, #0xb8
  414b88:	b	414b90 <__fxstatat@plt+0x11a60>
  414b8c:	mov	x0, #0x0                   	// #0
  414b90:	str	x0, [sp, #176]
  414b94:	str	wzr, [sp, #220]
  414b98:	ldr	x0, [sp, #176]
  414b9c:	cmp	x0, #0x0
  414ba0:	b.eq	414bc8 <__fxstatat@plt+0x11a98>  // b.none
  414ba4:	ldr	x0, [sp, #32]
  414ba8:	ldp	x0, x1, [x0]
  414bac:	stp	x0, x1, [sp, #184]
  414bb0:	ldr	x0, [sp, #32]
  414bb4:	ldp	x0, x1, [x0, #16]
  414bb8:	stp	x0, x1, [sp, #200]
  414bbc:	ldr	x0, [sp, #176]
  414bc0:	bl	4142cc <__fxstatat@plt+0x1119c>
  414bc4:	str	w0, [sp, #220]
  414bc8:	ldr	w0, [sp, #220]
  414bcc:	cmp	w0, #0x0
  414bd0:	b.ge	414bdc <__fxstatat@plt+0x11aac>  // b.tcont
  414bd4:	mov	w0, #0xffffffff            	// #-1
  414bd8:	b	414dd4 <__fxstatat@plt+0x11ca4>
  414bdc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  414be0:	add	x0, x0, #0xa94
  414be4:	ldr	w0, [x0]
  414be8:	cmp	w0, #0x0
  414bec:	b.lt	414cf8 <__fxstatat@plt+0x11bc8>  // b.tstop
  414bf0:	ldr	w0, [sp, #220]
  414bf4:	cmp	w0, #0x2
  414bf8:	b.ne	414c7c <__fxstatat@plt+0x11b4c>  // b.any
  414bfc:	add	x0, sp, #0x30
  414c00:	mov	x1, x0
  414c04:	ldr	x0, [sp, #40]
  414c08:	bl	41cca0 <__fxstatat@plt+0x19b70>
  414c0c:	cmp	w0, #0x0
  414c10:	b.eq	414c1c <__fxstatat@plt+0x11aec>  // b.none
  414c14:	mov	w0, #0xffffffff            	// #-1
  414c18:	b	414dd4 <__fxstatat@plt+0x11ca4>
  414c1c:	ldr	x0, [sp, #176]
  414c20:	ldr	x1, [x0, #8]
  414c24:	mov	x0, #0x3ffffffe            	// #1073741822
  414c28:	cmp	x1, x0
  414c2c:	b.ne	414c44 <__fxstatat@plt+0x11b14>  // b.any
  414c30:	ldr	x19, [sp, #176]
  414c34:	add	x0, sp, #0x30
  414c38:	bl	41333c <__fxstatat@plt+0x1020c>
  414c3c:	stp	x0, x1, [x19]
  414c40:	b	414c70 <__fxstatat@plt+0x11b40>
  414c44:	ldr	x0, [sp, #176]
  414c48:	add	x0, x0, #0x10
  414c4c:	ldr	x1, [x0, #8]
  414c50:	mov	x0, #0x3ffffffe            	// #1073741822
  414c54:	cmp	x1, x0
  414c58:	b.ne	414c70 <__fxstatat@plt+0x11b40>  // b.any
  414c5c:	ldr	x0, [sp, #176]
  414c60:	add	x19, x0, #0x10
  414c64:	add	x0, sp, #0x30
  414c68:	bl	41336c <__fxstatat@plt+0x1023c>
  414c6c:	stp	x0, x1, [x19]
  414c70:	ldr	w0, [sp, #220]
  414c74:	add	w0, w0, #0x1
  414c78:	str	w0, [sp, #220]
  414c7c:	ldr	x0, [sp, #176]
  414c80:	mov	w3, #0x100                 	// #256
  414c84:	mov	x2, x0
  414c88:	ldr	x1, [sp, #40]
  414c8c:	mov	w0, #0xffffff9c            	// #-100
  414c90:	bl	402ed0 <utimensat@plt>
  414c94:	str	w0, [sp, #216]
  414c98:	ldr	w0, [sp, #216]
  414c9c:	cmp	w0, #0x0
  414ca0:	b.le	414cb4 <__fxstatat@plt+0x11b84>
  414ca4:	bl	403070 <__errno_location@plt>
  414ca8:	mov	x1, x0
  414cac:	mov	w0, #0x26                  	// #38
  414cb0:	str	w0, [x1]
  414cb4:	ldr	w0, [sp, #216]
  414cb8:	cmp	w0, #0x0
  414cbc:	b.eq	414cd0 <__fxstatat@plt+0x11ba0>  // b.none
  414cc0:	bl	403070 <__errno_location@plt>
  414cc4:	ldr	w0, [x0]
  414cc8:	cmp	w0, #0x26
  414ccc:	b.eq	414cf8 <__fxstatat@plt+0x11bc8>  // b.none
  414cd0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  414cd4:	add	x0, x0, #0xa90
  414cd8:	mov	w1, #0x1                   	// #1
  414cdc:	str	w1, [x0]
  414ce0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  414ce4:	add	x0, x0, #0xa94
  414ce8:	mov	w1, #0x1                   	// #1
  414cec:	str	w1, [x0]
  414cf0:	ldr	w0, [sp, #216]
  414cf4:	b	414dd4 <__fxstatat@plt+0x11ca4>
  414cf8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  414cfc:	add	x0, x0, #0xa94
  414d00:	mov	w1, #0xffffffff            	// #-1
  414d04:	str	w1, [x0]
  414d08:	ldr	w0, [sp, #220]
  414d0c:	cmp	w0, #0x0
  414d10:	b.eq	414d6c <__fxstatat@plt+0x11c3c>  // b.none
  414d14:	ldr	w0, [sp, #220]
  414d18:	cmp	w0, #0x3
  414d1c:	b.eq	414d40 <__fxstatat@plt+0x11c10>  // b.none
  414d20:	add	x0, sp, #0x30
  414d24:	mov	x1, x0
  414d28:	ldr	x0, [sp, #40]
  414d2c:	bl	41cca0 <__fxstatat@plt+0x19b70>
  414d30:	cmp	w0, #0x0
  414d34:	b.eq	414d40 <__fxstatat@plt+0x11c10>  // b.none
  414d38:	mov	w0, #0xffffffff            	// #-1
  414d3c:	b	414dd4 <__fxstatat@plt+0x11ca4>
  414d40:	ldr	x0, [sp, #176]
  414d44:	cmp	x0, #0x0
  414d48:	b.eq	414d6c <__fxstatat@plt+0x11c3c>  // b.none
  414d4c:	add	x1, sp, #0xb0
  414d50:	add	x0, sp, #0x30
  414d54:	bl	41448c <__fxstatat@plt+0x1135c>
  414d58:	and	w0, w0, #0xff
  414d5c:	cmp	w0, #0x0
  414d60:	b.eq	414d6c <__fxstatat@plt+0x11c3c>  // b.none
  414d64:	mov	w0, #0x0                   	// #0
  414d68:	b	414dd4 <__fxstatat@plt+0x11ca4>
  414d6c:	ldr	w0, [sp, #220]
  414d70:	cmp	w0, #0x0
  414d74:	b.ne	414d98 <__fxstatat@plt+0x11c68>  // b.any
  414d78:	add	x0, sp, #0x30
  414d7c:	mov	x1, x0
  414d80:	ldr	x0, [sp, #40]
  414d84:	bl	41cca0 <__fxstatat@plt+0x19b70>
  414d88:	cmp	w0, #0x0
  414d8c:	b.eq	414d98 <__fxstatat@plt+0x11c68>  // b.none
  414d90:	mov	w0, #0xffffffff            	// #-1
  414d94:	b	414dd4 <__fxstatat@plt+0x11ca4>
  414d98:	ldr	w0, [sp, #64]
  414d9c:	and	w0, w0, #0xf000
  414da0:	cmp	w0, #0xa, lsl #12
  414da4:	b.eq	414dc0 <__fxstatat@plt+0x11c90>  // b.none
  414da8:	ldr	x0, [sp, #176]
  414dac:	mov	x2, x0
  414db0:	ldr	x1, [sp, #40]
  414db4:	mov	w0, #0xffffffff            	// #-1
  414db8:	bl	4145c4 <__fxstatat@plt+0x11494>
  414dbc:	b	414dd4 <__fxstatat@plt+0x11ca4>
  414dc0:	bl	403070 <__errno_location@plt>
  414dc4:	mov	x1, x0
  414dc8:	mov	w0, #0x26                  	// #38
  414dcc:	str	w0, [x1]
  414dd0:	mov	w0, #0xffffffff            	// #-1
  414dd4:	ldr	x19, [sp, #16]
  414dd8:	ldp	x29, x30, [sp], #224
  414ddc:	ret
  414de0:	stp	x29, x30, [sp, #-80]!
  414de4:	mov	x29, sp
  414de8:	str	x19, [sp, #16]
  414dec:	str	w0, [sp, #76]
  414df0:	str	w1, [sp, #72]
  414df4:	str	x2, [sp, #64]
  414df8:	mov	x19, x3
  414dfc:	add	x2, sp, #0x20
  414e00:	mov	x3, x19
  414e04:	ldp	x0, x1, [x3]
  414e08:	stp	x0, x1, [x2]
  414e0c:	ldp	x0, x1, [x3, #16]
  414e10:	stp	x0, x1, [x2, #16]
  414e14:	add	x0, sp, #0x20
  414e18:	mov	x5, x0
  414e1c:	ldr	x4, [sp, #64]
  414e20:	mov	w3, #0x0                   	// #0
  414e24:	mov	x2, #0x0                   	// #0
  414e28:	ldr	w1, [sp, #72]
  414e2c:	ldr	w0, [sp, #76]
  414e30:	bl	414e44 <__fxstatat@plt+0x11d14>
  414e34:	nop
  414e38:	ldr	x19, [sp, #16]
  414e3c:	ldp	x29, x30, [sp], #80
  414e40:	ret
  414e44:	stp	x29, x30, [sp, #-112]!
  414e48:	mov	x29, sp
  414e4c:	str	x19, [sp, #16]
  414e50:	str	w0, [sp, #92]
  414e54:	str	w1, [sp, #88]
  414e58:	str	x2, [sp, #80]
  414e5c:	str	w3, [sp, #76]
  414e60:	str	x4, [sp, #64]
  414e64:	mov	x19, x5
  414e68:	add	x2, sp, #0x20
  414e6c:	mov	x3, x19
  414e70:	ldp	x0, x1, [x3]
  414e74:	stp	x0, x1, [x2]
  414e78:	ldp	x0, x1, [x3, #16]
  414e7c:	stp	x0, x1, [x2, #16]
  414e80:	add	x0, sp, #0x20
  414e84:	mov	x1, x0
  414e88:	ldr	x0, [sp, #64]
  414e8c:	bl	415f14 <__fxstatat@plt+0x12de4>
  414e90:	str	x0, [sp, #104]
  414e94:	ldr	x0, [sp, #104]
  414e98:	cmp	x0, #0x0
  414e9c:	b.eq	414eec <__fxstatat@plt+0x11dbc>  // b.none
  414ea0:	ldr	x0, [sp, #80]
  414ea4:	cmp	x0, #0x0
  414ea8:	b.eq	414ed0 <__fxstatat@plt+0x11da0>  // b.none
  414eac:	ldr	x5, [sp, #104]
  414eb0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  414eb4:	add	x4, x0, #0x1d8
  414eb8:	ldr	w3, [sp, #76]
  414ebc:	ldr	x2, [sp, #80]
  414ec0:	ldr	w1, [sp, #88]
  414ec4:	ldr	w0, [sp, #92]
  414ec8:	bl	4030e0 <error_at_line@plt>
  414ecc:	b	414f14 <__fxstatat@plt+0x11de4>
  414ed0:	ldr	x3, [sp, #104]
  414ed4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  414ed8:	add	x2, x0, #0x1d8
  414edc:	ldr	w1, [sp, #88]
  414ee0:	ldr	w0, [sp, #92]
  414ee4:	bl	402980 <error@plt>
  414ee8:	b	414f14 <__fxstatat@plt+0x11de4>
  414eec:	bl	403070 <__errno_location@plt>
  414ef0:	ldr	w19, [x0]
  414ef4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  414ef8:	add	x0, x0, #0x1e0
  414efc:	bl	4030b0 <gettext@plt>
  414f00:	mov	x2, x0
  414f04:	mov	w1, w19
  414f08:	mov	w0, #0x0                   	// #0
  414f0c:	bl	402980 <error@plt>
  414f10:	bl	402d20 <abort@plt>
  414f14:	ldr	x0, [sp, #104]
  414f18:	bl	402e30 <free@plt>
  414f1c:	nop
  414f20:	ldr	x19, [sp, #16]
  414f24:	ldp	x29, x30, [sp], #112
  414f28:	ret
  414f2c:	sub	sp, sp, #0x60
  414f30:	stp	x29, x30, [sp, #32]
  414f34:	add	x29, sp, #0x20
  414f38:	str	x0, [sp, #88]
  414f3c:	str	x1, [sp, #80]
  414f40:	str	x2, [sp, #72]
  414f44:	str	x3, [sp, #64]
  414f48:	str	x4, [sp, #56]
  414f4c:	str	x5, [sp, #48]
  414f50:	ldr	x0, [sp, #80]
  414f54:	cmp	x0, #0x0
  414f58:	b.eq	414f7c <__fxstatat@plt+0x11e4c>  // b.none
  414f5c:	ldr	x4, [sp, #64]
  414f60:	ldr	x3, [sp, #72]
  414f64:	ldr	x2, [sp, #80]
  414f68:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  414f6c:	add	x1, x0, #0x200
  414f70:	ldr	x0, [sp, #88]
  414f74:	bl	4030f0 <fprintf@plt>
  414f78:	b	414f94 <__fxstatat@plt+0x11e64>
  414f7c:	ldr	x3, [sp, #64]
  414f80:	ldr	x2, [sp, #72]
  414f84:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  414f88:	add	x1, x0, #0x210
  414f8c:	ldr	x0, [sp, #88]
  414f90:	bl	4030f0 <fprintf@plt>
  414f94:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  414f98:	add	x0, x0, #0x218
  414f9c:	bl	4030b0 <gettext@plt>
  414fa0:	mov	w3, #0x7e3                 	// #2019
  414fa4:	mov	x2, x0
  414fa8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  414fac:	add	x1, x0, #0x548
  414fb0:	ldr	x0, [sp, #88]
  414fb4:	bl	4030f0 <fprintf@plt>
  414fb8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  414fbc:	add	x0, x0, #0x220
  414fc0:	bl	4030b0 <gettext@plt>
  414fc4:	ldr	x1, [sp, #88]
  414fc8:	bl	402fc0 <fputs_unlocked@plt>
  414fcc:	ldr	x0, [sp, #48]
  414fd0:	cmp	x0, #0x9
  414fd4:	b.eq	4153a8 <__fxstatat@plt+0x12278>  // b.none
  414fd8:	ldr	x0, [sp, #48]
  414fdc:	cmp	x0, #0x9
  414fe0:	b.hi	415440 <__fxstatat@plt+0x12310>  // b.pmore
  414fe4:	ldr	x0, [sp, #48]
  414fe8:	cmp	x0, #0x8
  414fec:	b.eq	415324 <__fxstatat@plt+0x121f4>  // b.none
  414ff0:	ldr	x0, [sp, #48]
  414ff4:	cmp	x0, #0x8
  414ff8:	b.hi	415440 <__fxstatat@plt+0x12310>  // b.pmore
  414ffc:	ldr	x0, [sp, #48]
  415000:	cmp	x0, #0x7
  415004:	b.eq	415298 <__fxstatat@plt+0x12168>  // b.none
  415008:	ldr	x0, [sp, #48]
  41500c:	cmp	x0, #0x7
  415010:	b.hi	415440 <__fxstatat@plt+0x12310>  // b.pmore
  415014:	ldr	x0, [sp, #48]
  415018:	cmp	x0, #0x6
  41501c:	b.eq	41521c <__fxstatat@plt+0x120ec>  // b.none
  415020:	ldr	x0, [sp, #48]
  415024:	cmp	x0, #0x6
  415028:	b.hi	415440 <__fxstatat@plt+0x12310>  // b.pmore
  41502c:	ldr	x0, [sp, #48]
  415030:	cmp	x0, #0x5
  415034:	b.eq	4151b0 <__fxstatat@plt+0x12080>  // b.none
  415038:	ldr	x0, [sp, #48]
  41503c:	cmp	x0, #0x5
  415040:	b.hi	415440 <__fxstatat@plt+0x12310>  // b.pmore
  415044:	ldr	x0, [sp, #48]
  415048:	cmp	x0, #0x4
  41504c:	b.eq	415154 <__fxstatat@plt+0x12024>  // b.none
  415050:	ldr	x0, [sp, #48]
  415054:	cmp	x0, #0x4
  415058:	b.hi	415440 <__fxstatat@plt+0x12310>  // b.pmore
  41505c:	ldr	x0, [sp, #48]
  415060:	cmp	x0, #0x3
  415064:	b.eq	415108 <__fxstatat@plt+0x11fd8>  // b.none
  415068:	ldr	x0, [sp, #48]
  41506c:	cmp	x0, #0x3
  415070:	b.hi	415440 <__fxstatat@plt+0x12310>  // b.pmore
  415074:	ldr	x0, [sp, #48]
  415078:	cmp	x0, #0x2
  41507c:	b.eq	4150cc <__fxstatat@plt+0x11f9c>  // b.none
  415080:	ldr	x0, [sp, #48]
  415084:	cmp	x0, #0x2
  415088:	b.hi	415440 <__fxstatat@plt+0x12310>  // b.pmore
  41508c:	ldr	x0, [sp, #48]
  415090:	cmp	x0, #0x0
  415094:	b.eq	4154d8 <__fxstatat@plt+0x123a8>  // b.none
  415098:	ldr	x0, [sp, #48]
  41509c:	cmp	x0, #0x1
  4150a0:	b.ne	415440 <__fxstatat@plt+0x12310>  // b.any
  4150a4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  4150a8:	add	x0, x0, #0x2f0
  4150ac:	bl	4030b0 <gettext@plt>
  4150b0:	mov	x1, x0
  4150b4:	ldr	x0, [sp, #56]
  4150b8:	ldr	x0, [x0]
  4150bc:	mov	x2, x0
  4150c0:	ldr	x0, [sp, #88]
  4150c4:	bl	4030f0 <fprintf@plt>
  4150c8:	b	4154dc <__fxstatat@plt+0x123ac>
  4150cc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  4150d0:	add	x0, x0, #0x300
  4150d4:	bl	4030b0 <gettext@plt>
  4150d8:	mov	x4, x0
  4150dc:	ldr	x0, [sp, #56]
  4150e0:	ldr	x1, [x0]
  4150e4:	ldr	x0, [sp, #56]
  4150e8:	add	x0, x0, #0x8
  4150ec:	ldr	x0, [x0]
  4150f0:	mov	x3, x0
  4150f4:	mov	x2, x1
  4150f8:	mov	x1, x4
  4150fc:	ldr	x0, [sp, #88]
  415100:	bl	4030f0 <fprintf@plt>
  415104:	b	4154dc <__fxstatat@plt+0x123ac>
  415108:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41510c:	add	x0, x0, #0x318
  415110:	bl	4030b0 <gettext@plt>
  415114:	mov	x5, x0
  415118:	ldr	x0, [sp, #56]
  41511c:	ldr	x1, [x0]
  415120:	ldr	x0, [sp, #56]
  415124:	add	x0, x0, #0x8
  415128:	ldr	x2, [x0]
  41512c:	ldr	x0, [sp, #56]
  415130:	add	x0, x0, #0x10
  415134:	ldr	x0, [x0]
  415138:	mov	x4, x0
  41513c:	mov	x3, x2
  415140:	mov	x2, x1
  415144:	mov	x1, x5
  415148:	ldr	x0, [sp, #88]
  41514c:	bl	4030f0 <fprintf@plt>
  415150:	b	4154dc <__fxstatat@plt+0x123ac>
  415154:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415158:	add	x0, x0, #0x338
  41515c:	bl	4030b0 <gettext@plt>
  415160:	mov	x6, x0
  415164:	ldr	x0, [sp, #56]
  415168:	ldr	x1, [x0]
  41516c:	ldr	x0, [sp, #56]
  415170:	add	x0, x0, #0x8
  415174:	ldr	x2, [x0]
  415178:	ldr	x0, [sp, #56]
  41517c:	add	x0, x0, #0x10
  415180:	ldr	x3, [x0]
  415184:	ldr	x0, [sp, #56]
  415188:	add	x0, x0, #0x18
  41518c:	ldr	x0, [x0]
  415190:	mov	x5, x0
  415194:	mov	x4, x3
  415198:	mov	x3, x2
  41519c:	mov	x2, x1
  4151a0:	mov	x1, x6
  4151a4:	ldr	x0, [sp, #88]
  4151a8:	bl	4030f0 <fprintf@plt>
  4151ac:	b	4154dc <__fxstatat@plt+0x123ac>
  4151b0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  4151b4:	add	x0, x0, #0x358
  4151b8:	bl	4030b0 <gettext@plt>
  4151bc:	mov	x7, x0
  4151c0:	ldr	x0, [sp, #56]
  4151c4:	ldr	x1, [x0]
  4151c8:	ldr	x0, [sp, #56]
  4151cc:	add	x0, x0, #0x8
  4151d0:	ldr	x2, [x0]
  4151d4:	ldr	x0, [sp, #56]
  4151d8:	add	x0, x0, #0x10
  4151dc:	ldr	x3, [x0]
  4151e0:	ldr	x0, [sp, #56]
  4151e4:	add	x0, x0, #0x18
  4151e8:	ldr	x4, [x0]
  4151ec:	ldr	x0, [sp, #56]
  4151f0:	add	x0, x0, #0x20
  4151f4:	ldr	x0, [x0]
  4151f8:	mov	x6, x0
  4151fc:	mov	x5, x4
  415200:	mov	x4, x3
  415204:	mov	x3, x2
  415208:	mov	x2, x1
  41520c:	mov	x1, x7
  415210:	ldr	x0, [sp, #88]
  415214:	bl	4030f0 <fprintf@plt>
  415218:	b	4154dc <__fxstatat@plt+0x123ac>
  41521c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415220:	add	x0, x0, #0x380
  415224:	bl	4030b0 <gettext@plt>
  415228:	mov	x8, x0
  41522c:	ldr	x0, [sp, #56]
  415230:	ldr	x1, [x0]
  415234:	ldr	x0, [sp, #56]
  415238:	add	x0, x0, #0x8
  41523c:	ldr	x2, [x0]
  415240:	ldr	x0, [sp, #56]
  415244:	add	x0, x0, #0x10
  415248:	ldr	x3, [x0]
  41524c:	ldr	x0, [sp, #56]
  415250:	add	x0, x0, #0x18
  415254:	ldr	x4, [x0]
  415258:	ldr	x0, [sp, #56]
  41525c:	add	x0, x0, #0x20
  415260:	ldr	x5, [x0]
  415264:	ldr	x0, [sp, #56]
  415268:	add	x0, x0, #0x28
  41526c:	ldr	x0, [x0]
  415270:	mov	x7, x0
  415274:	mov	x6, x5
  415278:	mov	x5, x4
  41527c:	mov	x4, x3
  415280:	mov	x3, x2
  415284:	mov	x2, x1
  415288:	mov	x1, x8
  41528c:	ldr	x0, [sp, #88]
  415290:	bl	4030f0 <fprintf@plt>
  415294:	b	4154dc <__fxstatat@plt+0x123ac>
  415298:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41529c:	add	x0, x0, #0x3a8
  4152a0:	bl	4030b0 <gettext@plt>
  4152a4:	mov	x8, x0
  4152a8:	ldr	x0, [sp, #56]
  4152ac:	ldr	x1, [x0]
  4152b0:	ldr	x0, [sp, #56]
  4152b4:	add	x0, x0, #0x8
  4152b8:	ldr	x2, [x0]
  4152bc:	ldr	x0, [sp, #56]
  4152c0:	add	x0, x0, #0x10
  4152c4:	ldr	x3, [x0]
  4152c8:	ldr	x0, [sp, #56]
  4152cc:	add	x0, x0, #0x18
  4152d0:	ldr	x4, [x0]
  4152d4:	ldr	x0, [sp, #56]
  4152d8:	add	x0, x0, #0x20
  4152dc:	ldr	x5, [x0]
  4152e0:	ldr	x0, [sp, #56]
  4152e4:	add	x0, x0, #0x28
  4152e8:	ldr	x6, [x0]
  4152ec:	ldr	x0, [sp, #56]
  4152f0:	add	x0, x0, #0x30
  4152f4:	ldr	x0, [x0]
  4152f8:	str	x0, [sp]
  4152fc:	mov	x7, x6
  415300:	mov	x6, x5
  415304:	mov	x5, x4
  415308:	mov	x4, x3
  41530c:	mov	x3, x2
  415310:	mov	x2, x1
  415314:	mov	x1, x8
  415318:	ldr	x0, [sp, #88]
  41531c:	bl	4030f0 <fprintf@plt>
  415320:	b	4154dc <__fxstatat@plt+0x123ac>
  415324:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415328:	add	x0, x0, #0x3d8
  41532c:	bl	4030b0 <gettext@plt>
  415330:	mov	x8, x0
  415334:	ldr	x0, [sp, #56]
  415338:	ldr	x2, [x0]
  41533c:	ldr	x0, [sp, #56]
  415340:	add	x0, x0, #0x8
  415344:	ldr	x3, [x0]
  415348:	ldr	x0, [sp, #56]
  41534c:	add	x0, x0, #0x10
  415350:	ldr	x4, [x0]
  415354:	ldr	x0, [sp, #56]
  415358:	add	x0, x0, #0x18
  41535c:	ldr	x5, [x0]
  415360:	ldr	x0, [sp, #56]
  415364:	add	x0, x0, #0x20
  415368:	ldr	x6, [x0]
  41536c:	ldr	x0, [sp, #56]
  415370:	add	x0, x0, #0x28
  415374:	ldr	x7, [x0]
  415378:	ldr	x0, [sp, #56]
  41537c:	add	x0, x0, #0x30
  415380:	ldr	x0, [x0]
  415384:	ldr	x1, [sp, #56]
  415388:	add	x1, x1, #0x38
  41538c:	ldr	x1, [x1]
  415390:	str	x1, [sp, #8]
  415394:	str	x0, [sp]
  415398:	mov	x1, x8
  41539c:	ldr	x0, [sp, #88]
  4153a0:	bl	4030f0 <fprintf@plt>
  4153a4:	b	4154dc <__fxstatat@plt+0x123ac>
  4153a8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  4153ac:	add	x0, x0, #0x408
  4153b0:	bl	4030b0 <gettext@plt>
  4153b4:	mov	x9, x0
  4153b8:	ldr	x0, [sp, #56]
  4153bc:	ldr	x8, [x0]
  4153c0:	ldr	x0, [sp, #56]
  4153c4:	add	x0, x0, #0x8
  4153c8:	ldr	x3, [x0]
  4153cc:	ldr	x0, [sp, #56]
  4153d0:	add	x0, x0, #0x10
  4153d4:	ldr	x4, [x0]
  4153d8:	ldr	x0, [sp, #56]
  4153dc:	add	x0, x0, #0x18
  4153e0:	ldr	x5, [x0]
  4153e4:	ldr	x0, [sp, #56]
  4153e8:	add	x0, x0, #0x20
  4153ec:	ldr	x6, [x0]
  4153f0:	ldr	x0, [sp, #56]
  4153f4:	add	x0, x0, #0x28
  4153f8:	ldr	x7, [x0]
  4153fc:	ldr	x0, [sp, #56]
  415400:	add	x0, x0, #0x30
  415404:	ldr	x0, [x0]
  415408:	ldr	x1, [sp, #56]
  41540c:	add	x1, x1, #0x38
  415410:	ldr	x1, [x1]
  415414:	ldr	x2, [sp, #56]
  415418:	add	x2, x2, #0x40
  41541c:	ldr	x2, [x2]
  415420:	str	x2, [sp, #16]
  415424:	str	x1, [sp, #8]
  415428:	str	x0, [sp]
  41542c:	mov	x2, x8
  415430:	mov	x1, x9
  415434:	ldr	x0, [sp, #88]
  415438:	bl	4030f0 <fprintf@plt>
  41543c:	b	4154dc <__fxstatat@plt+0x123ac>
  415440:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415444:	add	x0, x0, #0x440
  415448:	bl	4030b0 <gettext@plt>
  41544c:	mov	x9, x0
  415450:	ldr	x0, [sp, #56]
  415454:	ldr	x8, [x0]
  415458:	ldr	x0, [sp, #56]
  41545c:	add	x0, x0, #0x8
  415460:	ldr	x3, [x0]
  415464:	ldr	x0, [sp, #56]
  415468:	add	x0, x0, #0x10
  41546c:	ldr	x4, [x0]
  415470:	ldr	x0, [sp, #56]
  415474:	add	x0, x0, #0x18
  415478:	ldr	x5, [x0]
  41547c:	ldr	x0, [sp, #56]
  415480:	add	x0, x0, #0x20
  415484:	ldr	x6, [x0]
  415488:	ldr	x0, [sp, #56]
  41548c:	add	x0, x0, #0x28
  415490:	ldr	x7, [x0]
  415494:	ldr	x0, [sp, #56]
  415498:	add	x0, x0, #0x30
  41549c:	ldr	x0, [x0]
  4154a0:	ldr	x1, [sp, #56]
  4154a4:	add	x1, x1, #0x38
  4154a8:	ldr	x1, [x1]
  4154ac:	ldr	x2, [sp, #56]
  4154b0:	add	x2, x2, #0x40
  4154b4:	ldr	x2, [x2]
  4154b8:	str	x2, [sp, #16]
  4154bc:	str	x1, [sp, #8]
  4154c0:	str	x0, [sp]
  4154c4:	mov	x2, x8
  4154c8:	mov	x1, x9
  4154cc:	ldr	x0, [sp, #88]
  4154d0:	bl	4030f0 <fprintf@plt>
  4154d4:	b	4154dc <__fxstatat@plt+0x123ac>
  4154d8:	nop
  4154dc:	nop
  4154e0:	ldp	x29, x30, [sp, #32]
  4154e4:	add	sp, sp, #0x60
  4154e8:	ret
  4154ec:	stp	x29, x30, [sp, #-80]!
  4154f0:	mov	x29, sp
  4154f4:	str	x0, [sp, #56]
  4154f8:	str	x1, [sp, #48]
  4154fc:	str	x2, [sp, #40]
  415500:	str	x3, [sp, #32]
  415504:	str	x4, [sp, #24]
  415508:	str	xzr, [sp, #72]
  41550c:	b	41551c <__fxstatat@plt+0x123ec>
  415510:	ldr	x0, [sp, #72]
  415514:	add	x0, x0, #0x1
  415518:	str	x0, [sp, #72]
  41551c:	ldr	x0, [sp, #72]
  415520:	lsl	x0, x0, #3
  415524:	ldr	x1, [sp, #24]
  415528:	add	x0, x1, x0
  41552c:	ldr	x0, [x0]
  415530:	cmp	x0, #0x0
  415534:	b.ne	415510 <__fxstatat@plt+0x123e0>  // b.any
  415538:	ldr	x5, [sp, #72]
  41553c:	ldr	x4, [sp, #24]
  415540:	ldr	x3, [sp, #32]
  415544:	ldr	x2, [sp, #40]
  415548:	ldr	x1, [sp, #48]
  41554c:	ldr	x0, [sp, #56]
  415550:	bl	414f2c <__fxstatat@plt+0x11dfc>
  415554:	nop
  415558:	ldp	x29, x30, [sp], #80
  41555c:	ret
  415560:	stp	x29, x30, [sp, #-160]!
  415564:	mov	x29, sp
  415568:	str	x19, [sp, #16]
  41556c:	str	x0, [sp, #56]
  415570:	str	x1, [sp, #48]
  415574:	str	x2, [sp, #40]
  415578:	str	x3, [sp, #32]
  41557c:	mov	x19, x4
  415580:	str	xzr, [sp, #152]
  415584:	b	415594 <__fxstatat@plt+0x12464>
  415588:	ldr	x0, [sp, #152]
  41558c:	add	x0, x0, #0x1
  415590:	str	x0, [sp, #152]
  415594:	ldr	x0, [sp, #152]
  415598:	cmp	x0, #0x9
  41559c:	b.hi	41561c <__fxstatat@plt+0x124ec>  // b.pmore
  4155a0:	ldr	w1, [x19, #24]
  4155a4:	ldr	x0, [x19]
  4155a8:	cmp	w1, #0x0
  4155ac:	b.lt	4155c0 <__fxstatat@plt+0x12490>  // b.tstop
  4155b0:	add	x1, x0, #0xf
  4155b4:	and	x1, x1, #0xfffffffffffffff8
  4155b8:	str	x1, [x19]
  4155bc:	b	4155f0 <__fxstatat@plt+0x124c0>
  4155c0:	add	w2, w1, #0x8
  4155c4:	str	w2, [x19, #24]
  4155c8:	ldr	w2, [x19, #24]
  4155cc:	cmp	w2, #0x0
  4155d0:	b.le	4155e4 <__fxstatat@plt+0x124b4>
  4155d4:	add	x1, x0, #0xf
  4155d8:	and	x1, x1, #0xfffffffffffffff8
  4155dc:	str	x1, [x19]
  4155e0:	b	4155f0 <__fxstatat@plt+0x124c0>
  4155e4:	ldr	x2, [x19, #8]
  4155e8:	sxtw	x0, w1
  4155ec:	add	x0, x2, x0
  4155f0:	ldr	x2, [x0]
  4155f4:	ldr	x0, [sp, #152]
  4155f8:	lsl	x0, x0, #3
  4155fc:	add	x1, sp, #0x48
  415600:	str	x2, [x1, x0]
  415604:	ldr	x0, [sp, #152]
  415608:	lsl	x0, x0, #3
  41560c:	add	x1, sp, #0x48
  415610:	ldr	x0, [x1, x0]
  415614:	cmp	x0, #0x0
  415618:	b.ne	415588 <__fxstatat@plt+0x12458>  // b.any
  41561c:	add	x0, sp, #0x48
  415620:	ldr	x5, [sp, #152]
  415624:	mov	x4, x0
  415628:	ldr	x3, [sp, #32]
  41562c:	ldr	x2, [sp, #40]
  415630:	ldr	x1, [sp, #48]
  415634:	ldr	x0, [sp, #56]
  415638:	bl	414f2c <__fxstatat@plt+0x11dfc>
  41563c:	nop
  415640:	ldr	x19, [sp, #16]
  415644:	ldp	x29, x30, [sp], #160
  415648:	ret
  41564c:	stp	x29, x30, [sp, #-272]!
  415650:	mov	x29, sp
  415654:	str	x0, [sp, #72]
  415658:	str	x1, [sp, #64]
  41565c:	str	x2, [sp, #56]
  415660:	str	x3, [sp, #48]
  415664:	str	x4, [sp, #240]
  415668:	str	x5, [sp, #248]
  41566c:	str	x6, [sp, #256]
  415670:	str	x7, [sp, #264]
  415674:	str	q0, [sp, #112]
  415678:	str	q1, [sp, #128]
  41567c:	str	q2, [sp, #144]
  415680:	str	q3, [sp, #160]
  415684:	str	q4, [sp, #176]
  415688:	str	q5, [sp, #192]
  41568c:	str	q6, [sp, #208]
  415690:	str	q7, [sp, #224]
  415694:	add	x0, sp, #0x110
  415698:	str	x0, [sp, #80]
  41569c:	add	x0, sp, #0x110
  4156a0:	str	x0, [sp, #88]
  4156a4:	add	x0, sp, #0xf0
  4156a8:	str	x0, [sp, #96]
  4156ac:	mov	w0, #0xffffffe0            	// #-32
  4156b0:	str	w0, [sp, #104]
  4156b4:	mov	w0, #0xffffff80            	// #-128
  4156b8:	str	w0, [sp, #108]
  4156bc:	add	x2, sp, #0x10
  4156c0:	add	x3, sp, #0x50
  4156c4:	ldp	x0, x1, [x3]
  4156c8:	stp	x0, x1, [x2]
  4156cc:	ldp	x0, x1, [x3, #16]
  4156d0:	stp	x0, x1, [x2, #16]
  4156d4:	add	x0, sp, #0x10
  4156d8:	mov	x4, x0
  4156dc:	ldr	x3, [sp, #48]
  4156e0:	ldr	x2, [sp, #56]
  4156e4:	ldr	x1, [sp, #64]
  4156e8:	ldr	x0, [sp, #72]
  4156ec:	bl	415560 <__fxstatat@plt+0x12430>
  4156f0:	nop
  4156f4:	ldp	x29, x30, [sp], #272
  4156f8:	ret
  4156fc:	stp	x29, x30, [sp, #-16]!
  415700:	mov	x29, sp
  415704:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415708:	add	x0, x0, #0x480
  41570c:	bl	4030b0 <gettext@plt>
  415710:	mov	x2, x0
  415714:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415718:	add	x1, x0, #0x498
  41571c:	mov	x0, x2
  415720:	bl	403050 <printf@plt>
  415724:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415728:	add	x0, x0, #0x4b0
  41572c:	bl	4030b0 <gettext@plt>
  415730:	mov	x3, x0
  415734:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415738:	add	x2, x0, #0x4c8
  41573c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415740:	add	x1, x0, #0x4f0
  415744:	mov	x0, x3
  415748:	bl	403050 <printf@plt>
  41574c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415750:	add	x0, x0, #0x500
  415754:	bl	4030b0 <gettext@plt>
  415758:	mov	x2, x0
  41575c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  415760:	add	x0, x0, #0x4c8
  415764:	ldr	x0, [x0]
  415768:	mov	x1, x0
  41576c:	mov	x0, x2
  415770:	bl	402fc0 <fputs_unlocked@plt>
  415774:	nop
  415778:	ldp	x29, x30, [sp], #16
  41577c:	ret
  415780:	stp	x29, x30, [sp, #-32]!
  415784:	mov	x29, sp
  415788:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41578c:	add	x0, x0, #0xa98
  415790:	ldrb	w0, [x0]
  415794:	eor	w0, w0, #0x1
  415798:	and	w0, w0, #0xff
  41579c:	cmp	w0, #0x0
  4157a0:	b.eq	4157d8 <__fxstatat@plt+0x126a8>  // b.none
  4157a4:	strb	wzr, [sp, #31]
  4157a8:	bl	4029c0 <geteuid@plt>
  4157ac:	cmp	w0, #0x0
  4157b0:	cset	w0, eq  // eq = none
  4157b4:	strb	w0, [sp, #31]
  4157b8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4157bc:	add	x0, x0, #0xa99
  4157c0:	ldrb	w1, [sp, #31]
  4157c4:	strb	w1, [x0]
  4157c8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4157cc:	add	x0, x0, #0xa98
  4157d0:	mov	w1, #0x1                   	// #1
  4157d4:	strb	w1, [x0]
  4157d8:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  4157dc:	add	x0, x0, #0xa99
  4157e0:	ldrb	w0, [x0]
  4157e4:	ldp	x29, x30, [sp], #32
  4157e8:	ret
  4157ec:	stp	x29, x30, [sp, #-32]!
  4157f0:	mov	x29, sp
  4157f4:	str	x0, [sp, #24]
  4157f8:	str	x1, [sp, #16]
  4157fc:	mov	x0, #0x0                   	// #0
  415800:	ldr	x6, [sp, #24]
  415804:	ldr	x1, [sp, #16]
  415808:	mul	x7, x6, x1
  41580c:	umulh	x1, x6, x1
  415810:	mov	x2, x7
  415814:	mov	x3, x1
  415818:	mov	x4, x3
  41581c:	mov	x5, #0x0                   	// #0
  415820:	cmp	x4, #0x0
  415824:	b.eq	41582c <__fxstatat@plt+0x126fc>  // b.none
  415828:	mov	x0, #0x1                   	// #1
  41582c:	cmp	x2, #0x0
  415830:	b.ge	415838 <__fxstatat@plt+0x12708>  // b.tcont
  415834:	mov	x0, #0x1                   	// #1
  415838:	and	w0, w0, #0x1
  41583c:	and	w0, w0, #0xff
  415840:	cmp	w0, #0x0
  415844:	b.eq	41584c <__fxstatat@plt+0x1271c>  // b.none
  415848:	bl	415c00 <__fxstatat@plt+0x12ad0>
  41584c:	ldr	x1, [sp, #24]
  415850:	ldr	x0, [sp, #16]
  415854:	mul	x0, x1, x0
  415858:	bl	415a20 <__fxstatat@plt+0x128f0>
  41585c:	ldp	x29, x30, [sp], #32
  415860:	ret
  415864:	stp	x29, x30, [sp, #-48]!
  415868:	mov	x29, sp
  41586c:	str	x0, [sp, #40]
  415870:	str	x1, [sp, #32]
  415874:	str	x2, [sp, #24]
  415878:	mov	x0, #0x0                   	// #0
  41587c:	ldr	x2, [sp, #32]
  415880:	ldr	x1, [sp, #24]
  415884:	mul	x3, x2, x1
  415888:	umulh	x1, x2, x1
  41588c:	mov	x4, x3
  415890:	mov	x5, x1
  415894:	mov	x6, x5
  415898:	mov	x7, #0x0                   	// #0
  41589c:	cmp	x6, #0x0
  4158a0:	b.eq	4158a8 <__fxstatat@plt+0x12778>  // b.none
  4158a4:	mov	x0, #0x1                   	// #1
  4158a8:	cmp	x4, #0x0
  4158ac:	b.ge	4158b4 <__fxstatat@plt+0x12784>  // b.tcont
  4158b0:	mov	x0, #0x1                   	// #1
  4158b4:	and	w0, w0, #0x1
  4158b8:	and	w0, w0, #0xff
  4158bc:	cmp	w0, #0x0
  4158c0:	b.eq	4158c8 <__fxstatat@plt+0x12798>  // b.none
  4158c4:	bl	415c00 <__fxstatat@plt+0x12ad0>
  4158c8:	ldr	x1, [sp, #32]
  4158cc:	ldr	x0, [sp, #24]
  4158d0:	mul	x0, x1, x0
  4158d4:	mov	x1, x0
  4158d8:	ldr	x0, [sp, #40]
  4158dc:	bl	415a60 <__fxstatat@plt+0x12930>
  4158e0:	ldp	x29, x30, [sp], #48
  4158e4:	ret
  4158e8:	stp	x29, x30, [sp, #-64]!
  4158ec:	mov	x29, sp
  4158f0:	str	x0, [sp, #40]
  4158f4:	str	x1, [sp, #32]
  4158f8:	str	x2, [sp, #24]
  4158fc:	ldr	x0, [sp, #32]
  415900:	ldr	x0, [x0]
  415904:	str	x0, [sp, #56]
  415908:	ldr	x0, [sp, #40]
  41590c:	cmp	x0, #0x0
  415910:	b.ne	4159a0 <__fxstatat@plt+0x12870>  // b.any
  415914:	ldr	x0, [sp, #56]
  415918:	cmp	x0, #0x0
  41591c:	b.ne	415950 <__fxstatat@plt+0x12820>  // b.any
  415920:	mov	x1, #0x80                  	// #128
  415924:	ldr	x0, [sp, #24]
  415928:	udiv	x0, x1, x0
  41592c:	str	x0, [sp, #56]
  415930:	ldr	x0, [sp, #56]
  415934:	cmp	x0, #0x0
  415938:	cset	w0, eq  // eq = none
  41593c:	and	w0, w0, #0xff
  415940:	and	x0, x0, #0xff
  415944:	ldr	x1, [sp, #56]
  415948:	add	x0, x1, x0
  41594c:	str	x0, [sp, #56]
  415950:	mov	x0, #0x0                   	// #0
  415954:	ldr	x2, [sp, #56]
  415958:	ldr	x1, [sp, #24]
  41595c:	mul	x3, x2, x1
  415960:	umulh	x1, x2, x1
  415964:	mov	x4, x3
  415968:	mov	x5, x1
  41596c:	mov	x6, x5
  415970:	mov	x7, #0x0                   	// #0
  415974:	cmp	x6, #0x0
  415978:	b.eq	415980 <__fxstatat@plt+0x12850>  // b.none
  41597c:	mov	x0, #0x1                   	// #1
  415980:	cmp	x4, #0x0
  415984:	b.ge	41598c <__fxstatat@plt+0x1285c>  // b.tcont
  415988:	mov	x0, #0x1                   	// #1
  41598c:	and	w0, w0, #0x1
  415990:	and	w0, w0, #0xff
  415994:	cmp	w0, #0x0
  415998:	b.eq	4159d8 <__fxstatat@plt+0x128a8>  // b.none
  41599c:	bl	415c00 <__fxstatat@plt+0x12ad0>
  4159a0:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4159a4:	movk	x1, #0x5554
  4159a8:	ldr	x0, [sp, #24]
  4159ac:	udiv	x0, x1, x0
  4159b0:	ldr	x1, [sp, #56]
  4159b4:	cmp	x1, x0
  4159b8:	b.cc	4159c0 <__fxstatat@plt+0x12890>  // b.lo, b.ul, b.last
  4159bc:	bl	415c00 <__fxstatat@plt+0x12ad0>
  4159c0:	ldr	x0, [sp, #56]
  4159c4:	lsr	x1, x0, #1
  4159c8:	ldr	x0, [sp, #56]
  4159cc:	add	x0, x1, x0
  4159d0:	add	x0, x0, #0x1
  4159d4:	str	x0, [sp, #56]
  4159d8:	ldr	x0, [sp, #32]
  4159dc:	ldr	x1, [sp, #56]
  4159e0:	str	x1, [x0]
  4159e4:	ldr	x1, [sp, #56]
  4159e8:	ldr	x0, [sp, #24]
  4159ec:	mul	x0, x1, x0
  4159f0:	mov	x1, x0
  4159f4:	ldr	x0, [sp, #40]
  4159f8:	bl	415a60 <__fxstatat@plt+0x12930>
  4159fc:	ldp	x29, x30, [sp], #64
  415a00:	ret
  415a04:	stp	x29, x30, [sp, #-32]!
  415a08:	mov	x29, sp
  415a0c:	str	x0, [sp, #24]
  415a10:	ldr	x0, [sp, #24]
  415a14:	bl	415a20 <__fxstatat@plt+0x128f0>
  415a18:	ldp	x29, x30, [sp], #32
  415a1c:	ret
  415a20:	stp	x29, x30, [sp, #-48]!
  415a24:	mov	x29, sp
  415a28:	str	x0, [sp, #24]
  415a2c:	ldr	x0, [sp, #24]
  415a30:	bl	402b50 <malloc@plt>
  415a34:	str	x0, [sp, #40]
  415a38:	ldr	x0, [sp, #40]
  415a3c:	cmp	x0, #0x0
  415a40:	b.ne	415a54 <__fxstatat@plt+0x12924>  // b.any
  415a44:	ldr	x0, [sp, #24]
  415a48:	cmp	x0, #0x0
  415a4c:	b.eq	415a54 <__fxstatat@plt+0x12924>  // b.none
  415a50:	bl	415c00 <__fxstatat@plt+0x12ad0>
  415a54:	ldr	x0, [sp, #40]
  415a58:	ldp	x29, x30, [sp], #48
  415a5c:	ret
  415a60:	stp	x29, x30, [sp, #-32]!
  415a64:	mov	x29, sp
  415a68:	str	x0, [sp, #24]
  415a6c:	str	x1, [sp, #16]
  415a70:	ldr	x0, [sp, #16]
  415a74:	cmp	x0, #0x0
  415a78:	b.ne	415a98 <__fxstatat@plt+0x12968>  // b.any
  415a7c:	ldr	x0, [sp, #24]
  415a80:	cmp	x0, #0x0
  415a84:	b.eq	415a98 <__fxstatat@plt+0x12968>  // b.none
  415a88:	ldr	x0, [sp, #24]
  415a8c:	bl	402e30 <free@plt>
  415a90:	mov	x0, #0x0                   	// #0
  415a94:	b	415ac8 <__fxstatat@plt+0x12998>
  415a98:	ldr	x1, [sp, #16]
  415a9c:	ldr	x0, [sp, #24]
  415aa0:	bl	402c70 <realloc@plt>
  415aa4:	str	x0, [sp, #24]
  415aa8:	ldr	x0, [sp, #24]
  415aac:	cmp	x0, #0x0
  415ab0:	b.ne	415ac4 <__fxstatat@plt+0x12994>  // b.any
  415ab4:	ldr	x0, [sp, #16]
  415ab8:	cmp	x0, #0x0
  415abc:	b.eq	415ac4 <__fxstatat@plt+0x12994>  // b.none
  415ac0:	bl	415c00 <__fxstatat@plt+0x12ad0>
  415ac4:	ldr	x0, [sp, #24]
  415ac8:	ldp	x29, x30, [sp], #32
  415acc:	ret
  415ad0:	stp	x29, x30, [sp, #-32]!
  415ad4:	mov	x29, sp
  415ad8:	str	x0, [sp, #24]
  415adc:	str	x1, [sp, #16]
  415ae0:	mov	x2, #0x1                   	// #1
  415ae4:	ldr	x1, [sp, #16]
  415ae8:	ldr	x0, [sp, #24]
  415aec:	bl	4158e8 <__fxstatat@plt+0x127b8>
  415af0:	ldp	x29, x30, [sp], #32
  415af4:	ret
  415af8:	stp	x29, x30, [sp, #-32]!
  415afc:	mov	x29, sp
  415b00:	str	x0, [sp, #24]
  415b04:	ldr	x0, [sp, #24]
  415b08:	bl	415a20 <__fxstatat@plt+0x128f0>
  415b0c:	ldr	x2, [sp, #24]
  415b10:	mov	w1, #0x0                   	// #0
  415b14:	bl	402c00 <memset@plt>
  415b18:	ldp	x29, x30, [sp], #32
  415b1c:	ret
  415b20:	stp	x29, x30, [sp, #-48]!
  415b24:	mov	x29, sp
  415b28:	str	x0, [sp, #24]
  415b2c:	str	x1, [sp, #16]
  415b30:	mov	x0, #0x0                   	// #0
  415b34:	ldr	x6, [sp, #24]
  415b38:	ldr	x1, [sp, #16]
  415b3c:	mul	x7, x6, x1
  415b40:	umulh	x1, x6, x1
  415b44:	mov	x2, x7
  415b48:	mov	x3, x1
  415b4c:	mov	x4, x3
  415b50:	mov	x5, #0x0                   	// #0
  415b54:	cmp	x4, #0x0
  415b58:	b.eq	415b60 <__fxstatat@plt+0x12a30>  // b.none
  415b5c:	mov	x0, #0x1                   	// #1
  415b60:	cmp	x2, #0x0
  415b64:	b.ge	415b6c <__fxstatat@plt+0x12a3c>  // b.tcont
  415b68:	mov	x0, #0x1                   	// #1
  415b6c:	and	w0, w0, #0x1
  415b70:	and	w0, w0, #0xff
  415b74:	cmp	w0, #0x0
  415b78:	b.ne	415b98 <__fxstatat@plt+0x12a68>  // b.any
  415b7c:	ldr	x1, [sp, #16]
  415b80:	ldr	x0, [sp, #24]
  415b84:	bl	402c50 <calloc@plt>
  415b88:	str	x0, [sp, #40]
  415b8c:	ldr	x0, [sp, #40]
  415b90:	cmp	x0, #0x0
  415b94:	b.ne	415b9c <__fxstatat@plt+0x12a6c>  // b.any
  415b98:	bl	415c00 <__fxstatat@plt+0x12ad0>
  415b9c:	ldr	x0, [sp, #40]
  415ba0:	ldp	x29, x30, [sp], #48
  415ba4:	ret
  415ba8:	stp	x29, x30, [sp, #-32]!
  415bac:	mov	x29, sp
  415bb0:	str	x0, [sp, #24]
  415bb4:	str	x1, [sp, #16]
  415bb8:	ldr	x0, [sp, #16]
  415bbc:	bl	415a20 <__fxstatat@plt+0x128f0>
  415bc0:	ldr	x2, [sp, #16]
  415bc4:	ldr	x1, [sp, #24]
  415bc8:	bl	402920 <memcpy@plt>
  415bcc:	ldp	x29, x30, [sp], #32
  415bd0:	ret
  415bd4:	stp	x29, x30, [sp, #-32]!
  415bd8:	mov	x29, sp
  415bdc:	str	x0, [sp, #24]
  415be0:	ldr	x0, [sp, #24]
  415be4:	bl	402950 <strlen@plt>
  415be8:	add	x0, x0, #0x1
  415bec:	mov	x1, x0
  415bf0:	ldr	x0, [sp, #24]
  415bf4:	bl	415ba8 <__fxstatat@plt+0x12a78>
  415bf8:	ldp	x29, x30, [sp], #32
  415bfc:	ret
  415c00:	stp	x29, x30, [sp, #-32]!
  415c04:	mov	x29, sp
  415c08:	str	x19, [sp, #16]
  415c0c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  415c10:	add	x0, x0, #0x440
  415c14:	ldr	w19, [x0]
  415c18:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415c1c:	add	x0, x0, #0x578
  415c20:	bl	4030b0 <gettext@plt>
  415c24:	mov	x3, x0
  415c28:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415c2c:	add	x2, x0, #0x590
  415c30:	mov	w1, #0x0                   	// #0
  415c34:	mov	w0, w19
  415c38:	bl	402980 <error@plt>
  415c3c:	bl	402d20 <abort@plt>
  415c40:	stp	x29, x30, [sp, #-64]!
  415c44:	mov	x29, sp
  415c48:	str	x0, [sp, #40]
  415c4c:	str	w1, [sp, #36]
  415c50:	str	x2, [sp, #24]
  415c54:	ldr	w0, [sp, #36]
  415c58:	orr	w0, w0, #0x200
  415c5c:	ldr	x2, [sp, #24]
  415c60:	mov	w1, w0
  415c64:	ldr	x0, [sp, #40]
  415c68:	bl	41691c <__fxstatat@plt+0x137ec>
  415c6c:	str	x0, [sp, #56]
  415c70:	ldr	x0, [sp, #56]
  415c74:	cmp	x0, #0x0
  415c78:	b.ne	415cb0 <__fxstatat@plt+0x12b80>  // b.any
  415c7c:	bl	403070 <__errno_location@plt>
  415c80:	ldr	w0, [x0]
  415c84:	cmp	w0, #0x16
  415c88:	b.ne	415cac <__fxstatat@plt+0x12b7c>  // b.any
  415c8c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415c90:	add	x3, x0, #0x5b8
  415c94:	mov	w2, #0x29                  	// #41
  415c98:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415c9c:	add	x1, x0, #0x598
  415ca0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  415ca4:	add	x0, x0, #0x5a8
  415ca8:	bl	403060 <__assert_fail@plt>
  415cac:	bl	415c00 <__fxstatat@plt+0x12ad0>
  415cb0:	ldr	x0, [sp, #56]
  415cb4:	ldp	x29, x30, [sp], #64
  415cb8:	ret
  415cbc:	sub	sp, sp, #0x10
  415cc0:	str	x0, [sp, #8]
  415cc4:	str	x1, [sp]
  415cc8:	ldr	x0, [sp, #8]
  415ccc:	ldr	w0, [x0, #72]
  415cd0:	and	w0, w0, #0x10
  415cd4:	cmp	w0, #0x0
  415cd8:	b.eq	415cf0 <__fxstatat@plt+0x12bc0>  // b.none
  415cdc:	ldr	x0, [sp, #8]
  415ce0:	ldr	w0, [x0, #72]
  415ce4:	and	w0, w0, #0x1
  415ce8:	cmp	w0, #0x0
  415cec:	b.eq	415d28 <__fxstatat@plt+0x12bf8>  // b.none
  415cf0:	ldr	x0, [sp, #8]
  415cf4:	ldr	w0, [x0, #72]
  415cf8:	and	w0, w0, #0x10
  415cfc:	cmp	w0, #0x0
  415d00:	b.eq	415d30 <__fxstatat@plt+0x12c00>  // b.none
  415d04:	ldr	x0, [sp, #8]
  415d08:	ldr	w0, [x0, #72]
  415d0c:	and	w0, w0, #0x1
  415d10:	cmp	w0, #0x0
  415d14:	b.eq	415d30 <__fxstatat@plt+0x12c00>  // b.none
  415d18:	ldr	x0, [sp]
  415d1c:	ldr	x0, [x0, #88]
  415d20:	cmp	x0, #0x0
  415d24:	b.eq	415d30 <__fxstatat@plt+0x12c00>  // b.none
  415d28:	mov	w0, #0x1                   	// #1
  415d2c:	b	415d34 <__fxstatat@plt+0x12c04>
  415d30:	mov	w0, #0x0                   	// #0
  415d34:	and	w0, w0, #0x1
  415d38:	and	w0, w0, #0xff
  415d3c:	add	sp, sp, #0x10
  415d40:	ret
  415d44:	stp	x29, x30, [sp, #-144]!
  415d48:	mov	x29, sp
  415d4c:	str	x19, [sp, #16]
  415d50:	str	x0, [sp, #40]
  415d54:	mov	x19, x1
  415d58:	str	xzr, [sp, #136]
  415d5c:	add	x2, sp, #0x38
  415d60:	mov	x3, x19
  415d64:	ldp	x0, x1, [x3]
  415d68:	stp	x0, x1, [x2]
  415d6c:	ldp	x0, x1, [x3, #16]
  415d70:	stp	x0, x1, [x2, #16]
  415d74:	ldr	x0, [sp, #40]
  415d78:	str	x0, [sp, #128]
  415d7c:	b	415dfc <__fxstatat@plt+0x12ccc>
  415d80:	ldr	w1, [sp, #80]
  415d84:	ldr	x0, [sp, #56]
  415d88:	cmp	w1, #0x0
  415d8c:	b.lt	415da0 <__fxstatat@plt+0x12c70>  // b.tstop
  415d90:	add	x1, x0, #0xf
  415d94:	and	x1, x1, #0xfffffffffffffff8
  415d98:	str	x1, [sp, #56]
  415d9c:	b	415dd0 <__fxstatat@plt+0x12ca0>
  415da0:	add	w2, w1, #0x8
  415da4:	str	w2, [sp, #80]
  415da8:	ldr	w2, [sp, #80]
  415dac:	cmp	w2, #0x0
  415db0:	b.le	415dc4 <__fxstatat@plt+0x12c94>
  415db4:	add	x1, x0, #0xf
  415db8:	and	x1, x1, #0xfffffffffffffff8
  415dbc:	str	x1, [sp, #56]
  415dc0:	b	415dd0 <__fxstatat@plt+0x12ca0>
  415dc4:	ldr	x2, [sp, #64]
  415dc8:	sxtw	x0, w1
  415dcc:	add	x0, x2, x0
  415dd0:	ldr	x0, [x0]
  415dd4:	str	x0, [sp, #88]
  415dd8:	ldr	x0, [sp, #88]
  415ddc:	bl	402950 <strlen@plt>
  415de0:	mov	x1, x0
  415de4:	ldr	x0, [sp, #136]
  415de8:	bl	41c08c <__fxstatat@plt+0x18f5c>
  415dec:	str	x0, [sp, #136]
  415df0:	ldr	x0, [sp, #128]
  415df4:	sub	x0, x0, #0x1
  415df8:	str	x0, [sp, #128]
  415dfc:	ldr	x0, [sp, #128]
  415e00:	cmp	x0, #0x0
  415e04:	b.ne	415d80 <__fxstatat@plt+0x12c50>  // b.any
  415e08:	ldr	x0, [sp, #136]
  415e0c:	cmn	x0, #0x1
  415e10:	b.eq	415e24 <__fxstatat@plt+0x12cf4>  // b.none
  415e14:	ldr	x1, [sp, #136]
  415e18:	mov	x0, #0x7fffffff            	// #2147483647
  415e1c:	cmp	x1, x0
  415e20:	b.ls	415e3c <__fxstatat@plt+0x12d0c>  // b.plast
  415e24:	bl	403070 <__errno_location@plt>
  415e28:	mov	x1, x0
  415e2c:	mov	w0, #0x4b                  	// #75
  415e30:	str	w0, [x1]
  415e34:	mov	x0, #0x0                   	// #0
  415e38:	b	415f08 <__fxstatat@plt+0x12dd8>
  415e3c:	ldr	x0, [sp, #136]
  415e40:	add	x0, x0, #0x1
  415e44:	bl	415a20 <__fxstatat@plt+0x128f0>
  415e48:	str	x0, [sp, #112]
  415e4c:	ldr	x0, [sp, #112]
  415e50:	str	x0, [sp, #120]
  415e54:	ldr	x0, [sp, #40]
  415e58:	str	x0, [sp, #128]
  415e5c:	b	415ef0 <__fxstatat@plt+0x12dc0>
  415e60:	ldr	w1, [x19, #24]
  415e64:	ldr	x0, [x19]
  415e68:	cmp	w1, #0x0
  415e6c:	b.lt	415e80 <__fxstatat@plt+0x12d50>  // b.tstop
  415e70:	add	x1, x0, #0xf
  415e74:	and	x1, x1, #0xfffffffffffffff8
  415e78:	str	x1, [x19]
  415e7c:	b	415eb0 <__fxstatat@plt+0x12d80>
  415e80:	add	w2, w1, #0x8
  415e84:	str	w2, [x19, #24]
  415e88:	ldr	w2, [x19, #24]
  415e8c:	cmp	w2, #0x0
  415e90:	b.le	415ea4 <__fxstatat@plt+0x12d74>
  415e94:	add	x1, x0, #0xf
  415e98:	and	x1, x1, #0xfffffffffffffff8
  415e9c:	str	x1, [x19]
  415ea0:	b	415eb0 <__fxstatat@plt+0x12d80>
  415ea4:	ldr	x2, [x19, #8]
  415ea8:	sxtw	x0, w1
  415eac:	add	x0, x2, x0
  415eb0:	ldr	x0, [x0]
  415eb4:	str	x0, [sp, #104]
  415eb8:	ldr	x0, [sp, #104]
  415ebc:	bl	402950 <strlen@plt>
  415ec0:	str	x0, [sp, #96]
  415ec4:	ldr	x2, [sp, #96]
  415ec8:	ldr	x1, [sp, #104]
  415ecc:	ldr	x0, [sp, #120]
  415ed0:	bl	402920 <memcpy@plt>
  415ed4:	ldr	x1, [sp, #120]
  415ed8:	ldr	x0, [sp, #96]
  415edc:	add	x0, x1, x0
  415ee0:	str	x0, [sp, #120]
  415ee4:	ldr	x0, [sp, #128]
  415ee8:	sub	x0, x0, #0x1
  415eec:	str	x0, [sp, #128]
  415ef0:	ldr	x0, [sp, #128]
  415ef4:	cmp	x0, #0x0
  415ef8:	b.ne	415e60 <__fxstatat@plt+0x12d30>  // b.any
  415efc:	ldr	x0, [sp, #120]
  415f00:	strb	wzr, [x0]
  415f04:	ldr	x0, [sp, #112]
  415f08:	ldr	x19, [sp, #16]
  415f0c:	ldp	x29, x30, [sp], #144
  415f10:	ret
  415f14:	stp	x29, x30, [sp, #-112]!
  415f18:	mov	x29, sp
  415f1c:	str	x19, [sp, #16]
  415f20:	str	x0, [sp, #72]
  415f24:	mov	x19, x1
  415f28:	str	xzr, [sp, #104]
  415f2c:	ldr	x0, [sp, #72]
  415f30:	str	x0, [sp, #96]
  415f34:	ldr	x0, [sp, #96]
  415f38:	ldrb	w0, [x0]
  415f3c:	cmp	w0, #0x0
  415f40:	b.ne	415f70 <__fxstatat@plt+0x12e40>  // b.any
  415f44:	add	x2, sp, #0x20
  415f48:	mov	x3, x19
  415f4c:	ldp	x0, x1, [x3]
  415f50:	stp	x0, x1, [x2]
  415f54:	ldp	x0, x1, [x3, #16]
  415f58:	stp	x0, x1, [x2, #16]
  415f5c:	add	x0, sp, #0x20
  415f60:	mov	x1, x0
  415f64:	ldr	x0, [sp, #104]
  415f68:	bl	415d44 <__fxstatat@plt+0x12c14>
  415f6c:	b	416018 <__fxstatat@plt+0x12ee8>
  415f70:	ldr	x0, [sp, #96]
  415f74:	ldrb	w0, [x0]
  415f78:	cmp	w0, #0x25
  415f7c:	b.ne	415fb8 <__fxstatat@plt+0x12e88>  // b.any
  415f80:	ldr	x0, [sp, #96]
  415f84:	add	x0, x0, #0x1
  415f88:	str	x0, [sp, #96]
  415f8c:	ldr	x0, [sp, #96]
  415f90:	ldrb	w0, [x0]
  415f94:	cmp	w0, #0x73
  415f98:	b.ne	415fc0 <__fxstatat@plt+0x12e90>  // b.any
  415f9c:	ldr	x0, [sp, #96]
  415fa0:	add	x0, x0, #0x1
  415fa4:	str	x0, [sp, #96]
  415fa8:	ldr	x0, [sp, #104]
  415fac:	add	x0, x0, #0x1
  415fb0:	str	x0, [sp, #104]
  415fb4:	b	415f34 <__fxstatat@plt+0x12e04>
  415fb8:	nop
  415fbc:	b	415fc4 <__fxstatat@plt+0x12e94>
  415fc0:	nop
  415fc4:	add	x2, sp, #0x20
  415fc8:	mov	x3, x19
  415fcc:	ldp	x0, x1, [x3]
  415fd0:	stp	x0, x1, [x2]
  415fd4:	ldp	x0, x1, [x3, #16]
  415fd8:	stp	x0, x1, [x2, #16]
  415fdc:	add	x1, sp, #0x20
  415fe0:	add	x0, sp, #0x58
  415fe4:	mov	x2, x1
  415fe8:	ldr	x1, [sp, #72]
  415fec:	bl	402eb0 <vasprintf@plt>
  415ff0:	cmp	w0, #0x0
  415ff4:	b.ge	416014 <__fxstatat@plt+0x12ee4>  // b.tcont
  415ff8:	bl	403070 <__errno_location@plt>
  415ffc:	ldr	w0, [x0]
  416000:	cmp	w0, #0xc
  416004:	b.ne	41600c <__fxstatat@plt+0x12edc>  // b.any
  416008:	bl	415c00 <__fxstatat@plt+0x12ad0>
  41600c:	mov	x0, #0x0                   	// #0
  416010:	b	416018 <__fxstatat@plt+0x12ee8>
  416014:	ldr	x0, [sp, #88]
  416018:	ldr	x19, [sp, #16]
  41601c:	ldp	x29, x30, [sp], #112
  416020:	ret
  416024:	stp	x29, x30, [sp, #-48]!
  416028:	mov	x29, sp
  41602c:	str	xzr, [sp, #24]
  416030:	str	xzr, [sp, #16]
  416034:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  416038:	add	x0, x0, #0x4d0
  41603c:	ldr	x2, [x0]
  416040:	add	x1, sp, #0x10
  416044:	add	x0, sp, #0x18
  416048:	bl	402e20 <getline@plt>
  41604c:	str	x0, [sp, #32]
  416050:	ldr	x0, [sp, #32]
  416054:	cmp	x0, #0x0
  416058:	b.gt	416064 <__fxstatat@plt+0x12f34>
  41605c:	strb	wzr, [sp, #47]
  416060:	b	4160a8 <__fxstatat@plt+0x12f78>
  416064:	ldr	x1, [sp, #24]
  416068:	ldr	x0, [sp, #32]
  41606c:	sub	x0, x0, #0x1
  416070:	add	x0, x1, x0
  416074:	ldrb	w0, [x0]
  416078:	cmp	w0, #0xa
  41607c:	b.ne	416094 <__fxstatat@plt+0x12f64>  // b.any
  416080:	ldr	x1, [sp, #24]
  416084:	ldr	x0, [sp, #32]
  416088:	sub	x0, x0, #0x1
  41608c:	add	x0, x1, x0
  416090:	strb	wzr, [x0]
  416094:	ldr	x0, [sp, #24]
  416098:	bl	4029a0 <rpmatch@plt>
  41609c:	cmp	w0, #0x0
  4160a0:	cset	w0, gt
  4160a4:	strb	w0, [sp, #47]
  4160a8:	ldr	x0, [sp, #24]
  4160ac:	bl	402e30 <free@plt>
  4160b0:	ldrb	w0, [sp, #47]
  4160b4:	ldp	x29, x30, [sp], #48
  4160b8:	ret
  4160bc:	stp	x29, x30, [sp, #-32]!
  4160c0:	mov	x29, sp
  4160c4:	str	x0, [sp, #24]
  4160c8:	ldr	x0, [sp, #24]
  4160cc:	ldr	w0, [x0]
  4160d0:	and	w0, w0, #0x100
  4160d4:	cmp	w0, #0x0
  4160d8:	b.eq	4160ec <__fxstatat@plt+0x12fbc>  // b.none
  4160dc:	mov	w2, #0x1                   	// #1
  4160e0:	mov	x1, #0x0                   	// #0
  4160e4:	ldr	x0, [sp, #24]
  4160e8:	bl	4161bc <__fxstatat@plt+0x1308c>
  4160ec:	nop
  4160f0:	ldp	x29, x30, [sp], #32
  4160f4:	ret
  4160f8:	stp	x29, x30, [sp, #-32]!
  4160fc:	mov	x29, sp
  416100:	str	x0, [sp, #24]
  416104:	ldr	x0, [sp, #24]
  416108:	cmp	x0, #0x0
  41610c:	b.eq	416120 <__fxstatat@plt+0x12ff0>  // b.none
  416110:	ldr	x0, [sp, #24]
  416114:	bl	402fd0 <__freading@plt>
  416118:	cmp	w0, #0x0
  41611c:	b.ne	41612c <__fxstatat@plt+0x12ffc>  // b.any
  416120:	ldr	x0, [sp, #24]
  416124:	bl	402f20 <fflush@plt>
  416128:	b	41613c <__fxstatat@plt+0x1300c>
  41612c:	ldr	x0, [sp, #24]
  416130:	bl	4160bc <__fxstatat@plt+0x12f8c>
  416134:	ldr	x0, [sp, #24]
  416138:	bl	402f20 <fflush@plt>
  41613c:	ldp	x29, x30, [sp], #32
  416140:	ret
  416144:	sub	sp, sp, #0x10
  416148:	str	x0, [sp, #8]
  41614c:	ldr	x0, [sp, #8]
  416150:	ldr	x1, [x0, #40]
  416154:	ldr	x0, [sp, #8]
  416158:	ldr	x0, [x0, #32]
  41615c:	cmp	x1, x0
  416160:	b.ls	41616c <__fxstatat@plt+0x1303c>  // b.plast
  416164:	mov	x0, #0x0                   	// #0
  416168:	b	4161b4 <__fxstatat@plt+0x13084>
  41616c:	ldr	x0, [sp, #8]
  416170:	ldr	x1, [x0, #16]
  416174:	ldr	x0, [sp, #8]
  416178:	ldr	x0, [x0, #8]
  41617c:	sub	x1, x1, x0
  416180:	ldr	x0, [sp, #8]
  416184:	ldr	w0, [x0]
  416188:	and	w0, w0, #0x100
  41618c:	cmp	w0, #0x0
  416190:	b.eq	4161ac <__fxstatat@plt+0x1307c>  // b.none
  416194:	ldr	x0, [sp, #8]
  416198:	ldr	x2, [x0, #88]
  41619c:	ldr	x0, [sp, #8]
  4161a0:	ldr	x0, [x0, #72]
  4161a4:	sub	x0, x2, x0
  4161a8:	b	4161b0 <__fxstatat@plt+0x13080>
  4161ac:	mov	x0, #0x0                   	// #0
  4161b0:	add	x0, x0, x1
  4161b4:	add	sp, sp, #0x10
  4161b8:	ret
  4161bc:	stp	x29, x30, [sp, #-64]!
  4161c0:	mov	x29, sp
  4161c4:	str	x0, [sp, #40]
  4161c8:	str	x1, [sp, #32]
  4161cc:	str	w2, [sp, #28]
  4161d0:	ldr	x0, [sp, #40]
  4161d4:	ldr	x1, [x0, #16]
  4161d8:	ldr	x0, [sp, #40]
  4161dc:	ldr	x0, [x0, #8]
  4161e0:	cmp	x1, x0
  4161e4:	b.ne	416264 <__fxstatat@plt+0x13134>  // b.any
  4161e8:	ldr	x0, [sp, #40]
  4161ec:	ldr	x1, [x0, #40]
  4161f0:	ldr	x0, [sp, #40]
  4161f4:	ldr	x0, [x0, #32]
  4161f8:	cmp	x1, x0
  4161fc:	b.ne	416264 <__fxstatat@plt+0x13134>  // b.any
  416200:	ldr	x0, [sp, #40]
  416204:	ldr	x0, [x0, #72]
  416208:	cmp	x0, #0x0
  41620c:	b.ne	416264 <__fxstatat@plt+0x13134>  // b.any
  416210:	ldr	x0, [sp, #40]
  416214:	bl	402ae0 <fileno@plt>
  416218:	ldr	w2, [sp, #28]
  41621c:	ldr	x1, [sp, #32]
  416220:	bl	402aa0 <lseek@plt>
  416224:	str	x0, [sp, #56]
  416228:	ldr	x0, [sp, #56]
  41622c:	cmn	x0, #0x1
  416230:	b.ne	41623c <__fxstatat@plt+0x1310c>  // b.any
  416234:	mov	w0, #0xffffffff            	// #-1
  416238:	b	416274 <__fxstatat@plt+0x13144>
  41623c:	ldr	x0, [sp, #40]
  416240:	ldr	w0, [x0]
  416244:	and	w1, w0, #0xffffffef
  416248:	ldr	x0, [sp, #40]
  41624c:	str	w1, [x0]
  416250:	ldr	x0, [sp, #40]
  416254:	ldr	x1, [sp, #56]
  416258:	str	x1, [x0, #144]
  41625c:	mov	w0, #0x0                   	// #0
  416260:	b	416274 <__fxstatat@plt+0x13144>
  416264:	ldr	w2, [sp, #28]
  416268:	ldr	x1, [sp, #32]
  41626c:	ldr	x0, [sp, #40]
  416270:	bl	402e10 <fseeko@plt>
  416274:	ldp	x29, x30, [sp], #64
  416278:	ret
  41627c:	sub	sp, sp, #0x20
  416280:	str	x0, [sp, #8]
  416284:	str	x1, [sp]
  416288:	ldr	x0, [sp, #8]
  41628c:	str	x0, [sp, #24]
  416290:	ldr	x0, [sp]
  416294:	str	x0, [sp, #16]
  416298:	ldr	x0, [sp, #24]
  41629c:	ldr	x1, [x0, #8]
  4162a0:	ldr	x0, [sp, #16]
  4162a4:	ldr	x0, [x0, #8]
  4162a8:	cmp	x1, x0
  4162ac:	b.ne	4162d0 <__fxstatat@plt+0x131a0>  // b.any
  4162b0:	ldr	x0, [sp, #24]
  4162b4:	ldr	x1, [x0]
  4162b8:	ldr	x0, [sp, #16]
  4162bc:	ldr	x0, [x0]
  4162c0:	cmp	x1, x0
  4162c4:	b.ne	4162d0 <__fxstatat@plt+0x131a0>  // b.any
  4162c8:	mov	w0, #0x1                   	// #1
  4162cc:	b	4162d4 <__fxstatat@plt+0x131a4>
  4162d0:	mov	w0, #0x0                   	// #0
  4162d4:	and	w0, w0, #0x1
  4162d8:	and	w0, w0, #0xff
  4162dc:	add	sp, sp, #0x20
  4162e0:	ret
  4162e4:	sub	sp, sp, #0x20
  4162e8:	str	x0, [sp, #8]
  4162ec:	str	x1, [sp]
  4162f0:	ldr	x0, [sp, #8]
  4162f4:	str	x0, [sp, #24]
  4162f8:	ldr	x0, [sp, #24]
  4162fc:	ldr	x0, [x0, #8]
  416300:	ldr	x1, [sp]
  416304:	udiv	x2, x0, x1
  416308:	ldr	x1, [sp]
  41630c:	mul	x1, x2, x1
  416310:	sub	x0, x0, x1
  416314:	add	sp, sp, #0x20
  416318:	ret
  41631c:	stp	x29, x30, [sp, #-32]!
  416320:	mov	x29, sp
  416324:	str	x0, [sp, #24]
  416328:	ldr	x0, [sp, #24]
  41632c:	ldr	w1, [x0, #72]
  416330:	mov	w0, #0x102                 	// #258
  416334:	and	w0, w1, w0
  416338:	cmp	w0, #0x0
  41633c:	b.eq	416388 <__fxstatat@plt+0x13258>  // b.none
  416340:	adrp	x0, 402000 <mbrtowc@plt-0x910>
  416344:	add	x4, x0, #0xe30
  416348:	adrp	x0, 416000 <__fxstatat@plt+0x12ed0>
  41634c:	add	x3, x0, #0x27c
  416350:	adrp	x0, 416000 <__fxstatat@plt+0x12ed0>
  416354:	add	x2, x0, #0x2e4
  416358:	mov	x1, #0x0                   	// #0
  41635c:	mov	x0, #0x1f                  	// #31
  416360:	bl	40f068 <__fxstatat@plt+0xbf38>
  416364:	mov	x1, x0
  416368:	ldr	x0, [sp, #24]
  41636c:	str	x1, [x0, #88]
  416370:	ldr	x0, [sp, #24]
  416374:	ldr	x0, [x0, #88]
  416378:	cmp	x0, #0x0
  41637c:	b.ne	4163c0 <__fxstatat@plt+0x13290>  // b.any
  416380:	mov	w0, #0x0                   	// #0
  416384:	b	4163c4 <__fxstatat@plt+0x13294>
  416388:	mov	x0, #0x20                  	// #32
  41638c:	bl	402b50 <malloc@plt>
  416390:	mov	x1, x0
  416394:	ldr	x0, [sp, #24]
  416398:	str	x1, [x0, #88]
  41639c:	ldr	x0, [sp, #24]
  4163a0:	ldr	x0, [x0, #88]
  4163a4:	cmp	x0, #0x0
  4163a8:	b.ne	4163b4 <__fxstatat@plt+0x13284>  // b.any
  4163ac:	mov	w0, #0x0                   	// #0
  4163b0:	b	4163c4 <__fxstatat@plt+0x13294>
  4163b4:	ldr	x0, [sp, #24]
  4163b8:	ldr	x0, [x0, #88]
  4163bc:	bl	41a1b8 <__fxstatat@plt+0x17088>
  4163c0:	mov	w0, #0x1                   	// #1
  4163c4:	ldp	x29, x30, [sp], #32
  4163c8:	ret
  4163cc:	stp	x29, x30, [sp, #-64]!
  4163d0:	mov	x29, sp
  4163d4:	str	x0, [sp, #24]
  4163d8:	str	x1, [sp, #16]
  4163dc:	ldr	x0, [sp, #24]
  4163e0:	ldr	w1, [x0, #72]
  4163e4:	mov	w0, #0x102                 	// #258
  4163e8:	and	w0, w1, w0
  4163ec:	cmp	w0, #0x0
  4163f0:	b.eq	4164ac <__fxstatat@plt+0x1337c>  // b.none
  4163f4:	ldr	x0, [sp, #16]
  4163f8:	add	x0, x0, #0x78
  4163fc:	str	x0, [sp, #56]
  416400:	mov	x0, #0x18                  	// #24
  416404:	bl	402b50 <malloc@plt>
  416408:	str	x0, [sp, #48]
  41640c:	ldr	x0, [sp, #48]
  416410:	cmp	x0, #0x0
  416414:	b.ne	416420 <__fxstatat@plt+0x132f0>  // b.any
  416418:	mov	w0, #0x0                   	// #0
  41641c:	b	4164f0 <__fxstatat@plt+0x133c0>
  416420:	ldr	x0, [sp, #56]
  416424:	ldr	x1, [x0]
  416428:	ldr	x0, [sp, #48]
  41642c:	str	x1, [x0]
  416430:	ldr	x0, [sp, #56]
  416434:	ldr	x1, [x0, #8]
  416438:	ldr	x0, [sp, #48]
  41643c:	str	x1, [x0, #8]
  416440:	ldr	x0, [sp, #48]
  416444:	ldr	x1, [sp, #16]
  416448:	str	x1, [x0, #16]
  41644c:	ldr	x0, [sp, #24]
  416450:	ldr	x0, [x0, #88]
  416454:	ldr	x1, [sp, #48]
  416458:	bl	40fce8 <__fxstatat@plt+0xcbb8>
  41645c:	str	x0, [sp, #40]
  416460:	ldr	x1, [sp, #40]
  416464:	ldr	x0, [sp, #48]
  416468:	cmp	x1, x0
  41646c:	b.eq	4164ec <__fxstatat@plt+0x133bc>  // b.none
  416470:	ldr	x0, [sp, #48]
  416474:	bl	402e30 <free@plt>
  416478:	ldr	x0, [sp, #40]
  41647c:	cmp	x0, #0x0
  416480:	b.ne	41648c <__fxstatat@plt+0x1335c>  // b.any
  416484:	mov	w0, #0x0                   	// #0
  416488:	b	4164f0 <__fxstatat@plt+0x133c0>
  41648c:	ldr	x0, [sp, #40]
  416490:	ldr	x1, [x0, #16]
  416494:	ldr	x0, [sp, #16]
  416498:	str	x1, [x0]
  41649c:	ldr	x0, [sp, #16]
  4164a0:	mov	w1, #0x2                   	// #2
  4164a4:	strh	w1, [x0, #108]
  4164a8:	b	4164ec <__fxstatat@plt+0x133bc>
  4164ac:	ldr	x0, [sp, #24]
  4164b0:	ldr	x2, [x0, #88]
  4164b4:	ldr	x0, [sp, #16]
  4164b8:	add	x0, x0, #0x78
  4164bc:	mov	x1, x0
  4164c0:	mov	x0, x2
  4164c4:	bl	41a1e4 <__fxstatat@plt+0x170b4>
  4164c8:	and	w0, w0, #0xff
  4164cc:	cmp	w0, #0x0
  4164d0:	b.eq	4164ec <__fxstatat@plt+0x133bc>  // b.none
  4164d4:	ldr	x0, [sp, #16]
  4164d8:	ldr	x1, [sp, #16]
  4164dc:	str	x1, [x0]
  4164e0:	ldr	x0, [sp, #16]
  4164e4:	mov	w1, #0x2                   	// #2
  4164e8:	strh	w1, [x0, #108]
  4164ec:	mov	w0, #0x1                   	// #1
  4164f0:	ldp	x29, x30, [sp], #64
  4164f4:	ret
  4164f8:	stp	x29, x30, [sp, #-80]!
  4164fc:	mov	x29, sp
  416500:	str	x0, [sp, #24]
  416504:	str	x1, [sp, #16]
  416508:	ldr	x0, [sp, #16]
  41650c:	add	x0, x0, #0x78
  416510:	str	x0, [sp, #72]
  416514:	ldr	x0, [sp, #24]
  416518:	ldr	w1, [x0, #72]
  41651c:	mov	w0, #0x102                 	// #258
  416520:	and	w0, w1, w0
  416524:	cmp	w0, #0x0
  416528:	b.eq	416574 <__fxstatat@plt+0x13444>  // b.none
  41652c:	ldr	x0, [sp, #72]
  416530:	ldr	x0, [x0]
  416534:	str	x0, [sp, #32]
  416538:	ldr	x0, [sp, #72]
  41653c:	ldr	x0, [x0, #8]
  416540:	str	x0, [sp, #40]
  416544:	ldr	x0, [sp, #24]
  416548:	ldr	x0, [x0, #88]
  41654c:	add	x1, sp, #0x20
  416550:	bl	40fd44 <__fxstatat@plt+0xcc14>
  416554:	str	x0, [sp, #56]
  416558:	ldr	x0, [sp, #56]
  41655c:	cmp	x0, #0x0
  416560:	b.ne	416568 <__fxstatat@plt+0x13438>  // b.any
  416564:	bl	402d20 <abort@plt>
  416568:	ldr	x0, [sp, #56]
  41656c:	bl	402e30 <free@plt>
  416570:	b	416614 <__fxstatat@plt+0x134e4>
  416574:	ldr	x0, [sp, #16]
  416578:	ldr	x0, [x0, #8]
  41657c:	str	x0, [sp, #64]
  416580:	ldr	x0, [sp, #64]
  416584:	cmp	x0, #0x0
  416588:	b.eq	416614 <__fxstatat@plt+0x134e4>  // b.none
  41658c:	ldr	x0, [sp, #64]
  416590:	ldr	x0, [x0, #88]
  416594:	cmp	x0, #0x0
  416598:	b.lt	416614 <__fxstatat@plt+0x134e4>  // b.tstop
  41659c:	ldr	x0, [sp, #24]
  4165a0:	ldr	x0, [x0, #88]
  4165a4:	ldr	x0, [x0, #16]
  4165a8:	cmp	x0, #0x0
  4165ac:	b.ne	4165b4 <__fxstatat@plt+0x13484>  // b.any
  4165b0:	bl	402d20 <abort@plt>
  4165b4:	ldr	x0, [sp, #24]
  4165b8:	ldr	x0, [x0, #88]
  4165bc:	ldr	x1, [x0]
  4165c0:	ldr	x0, [sp, #72]
  4165c4:	ldr	x0, [x0, #8]
  4165c8:	cmp	x1, x0
  4165cc:	b.ne	416614 <__fxstatat@plt+0x134e4>  // b.any
  4165d0:	ldr	x0, [sp, #24]
  4165d4:	ldr	x0, [x0, #88]
  4165d8:	ldr	x1, [x0, #8]
  4165dc:	ldr	x0, [sp, #72]
  4165e0:	ldr	x0, [x0]
  4165e4:	cmp	x1, x0
  4165e8:	b.ne	416614 <__fxstatat@plt+0x134e4>  // b.any
  4165ec:	ldr	x0, [sp, #24]
  4165f0:	ldr	x0, [x0, #88]
  4165f4:	ldr	x1, [sp, #64]
  4165f8:	ldr	x1, [x1, #120]
  4165fc:	str	x1, [x0, #8]
  416600:	ldr	x0, [sp, #24]
  416604:	ldr	x0, [x0, #88]
  416608:	ldr	x1, [sp, #64]
  41660c:	ldr	x1, [x1, #128]
  416610:	str	x1, [x0]
  416614:	nop
  416618:	ldp	x29, x30, [sp], #80
  41661c:	ret
  416620:	stp	x29, x30, [sp, #-32]!
  416624:	mov	x29, sp
  416628:	str	x0, [sp, #24]
  41662c:	ldr	x0, [sp, #24]
  416630:	ldr	w1, [x0, #72]
  416634:	mov	w0, #0x102                 	// #258
  416638:	and	w0, w1, w0
  41663c:	cmp	w0, #0x0
  416640:	b.eq	416664 <__fxstatat@plt+0x13534>  // b.none
  416644:	ldr	x0, [sp, #24]
  416648:	ldr	x0, [x0, #88]
  41664c:	cmp	x0, #0x0
  416650:	b.eq	416670 <__fxstatat@plt+0x13540>  // b.none
  416654:	ldr	x0, [sp, #24]
  416658:	ldr	x0, [x0, #88]
  41665c:	bl	40f308 <__fxstatat@plt+0xc1d8>
  416660:	b	416670 <__fxstatat@plt+0x13540>
  416664:	ldr	x0, [sp, #24]
  416668:	ldr	x0, [x0, #88]
  41666c:	bl	402e30 <free@plt>
  416670:	nop
  416674:	ldp	x29, x30, [sp], #32
  416678:	ret
  41667c:	stp	x29, x30, [sp, #-48]!
  416680:	mov	x29, sp
  416684:	str	x0, [sp, #24]
  416688:	b	4166ac <__fxstatat@plt+0x1357c>
  41668c:	ldr	x0, [sp, #24]
  416690:	bl	41a610 <__fxstatat@plt+0x174e0>
  416694:	str	w0, [sp, #44]
  416698:	ldr	w0, [sp, #44]
  41669c:	cmp	w0, #0x0
  4166a0:	b.lt	4166ac <__fxstatat@plt+0x1357c>  // b.tstop
  4166a4:	ldr	w0, [sp, #44]
  4166a8:	bl	402cd0 <close@plt>
  4166ac:	ldr	x0, [sp, #24]
  4166b0:	bl	41a54c <__fxstatat@plt+0x1741c>
  4166b4:	and	w0, w0, #0xff
  4166b8:	eor	w0, w0, #0x1
  4166bc:	and	w0, w0, #0xff
  4166c0:	cmp	w0, #0x0
  4166c4:	b.ne	41668c <__fxstatat@plt+0x1355c>  // b.any
  4166c8:	nop
  4166cc:	nop
  4166d0:	ldp	x29, x30, [sp], #48
  4166d4:	ret
  4166d8:	stp	x29, x30, [sp, #-32]!
  4166dc:	mov	x29, sp
  4166e0:	str	x0, [sp, #24]
  4166e4:	strb	w1, [sp, #23]
  4166e8:	ldr	x0, [sp, #24]
  4166ec:	ldrh	w0, [x0, #108]
  4166f0:	cmp	w0, #0xb
  4166f4:	b.eq	4166fc <__fxstatat@plt+0x135cc>  // b.none
  4166f8:	bl	402d20 <abort@plt>
  4166fc:	ldrb	w0, [sp, #23]
  416700:	cmp	w0, #0x0
  416704:	b.eq	416710 <__fxstatat@plt+0x135e0>  // b.none
  416708:	mov	x0, #0x2                   	// #2
  41670c:	b	416714 <__fxstatat@plt+0x135e4>
  416710:	mov	x0, #0x1                   	// #1
  416714:	ldr	x1, [sp, #24]
  416718:	str	x0, [x1, #168]
  41671c:	nop
  416720:	ldp	x29, x30, [sp], #32
  416724:	ret
  416728:	stp	x29, x30, [sp, #-48]!
  41672c:	mov	x29, sp
  416730:	str	x0, [sp, #24]
  416734:	str	w1, [sp, #20]
  416738:	strb	w2, [sp, #19]
  41673c:	ldr	x0, [sp, #24]
  416740:	ldr	w0, [x0, #44]
  416744:	str	w0, [sp, #44]
  416748:	ldr	w1, [sp, #44]
  41674c:	ldr	w0, [sp, #20]
  416750:	cmp	w1, w0
  416754:	b.ne	416768 <__fxstatat@plt+0x13638>  // b.any
  416758:	ldr	w0, [sp, #44]
  41675c:	cmn	w0, #0x64
  416760:	b.eq	416768 <__fxstatat@plt+0x13638>  // b.none
  416764:	bl	402d20 <abort@plt>
  416768:	ldrb	w0, [sp, #19]
  41676c:	cmp	w0, #0x0
  416770:	b.eq	4167a0 <__fxstatat@plt+0x13670>  // b.none
  416774:	ldr	x0, [sp, #24]
  416778:	add	x0, x0, #0x60
  41677c:	ldr	w1, [sp, #44]
  416780:	bl	41a564 <__fxstatat@plt+0x17434>
  416784:	str	w0, [sp, #40]
  416788:	ldr	w0, [sp, #40]
  41678c:	cmp	w0, #0x0
  416790:	b.lt	4167c8 <__fxstatat@plt+0x13698>  // b.tstop
  416794:	ldr	w0, [sp, #40]
  416798:	bl	402cd0 <close@plt>
  41679c:	b	4167c8 <__fxstatat@plt+0x13698>
  4167a0:	ldr	x0, [sp, #24]
  4167a4:	ldr	w0, [x0, #72]
  4167a8:	and	w0, w0, #0x4
  4167ac:	cmp	w0, #0x0
  4167b0:	b.ne	4167c8 <__fxstatat@plt+0x13698>  // b.any
  4167b4:	ldr	w0, [sp, #44]
  4167b8:	cmp	w0, #0x0
  4167bc:	b.lt	4167c8 <__fxstatat@plt+0x13698>  // b.tstop
  4167c0:	ldr	w0, [sp, #44]
  4167c4:	bl	402cd0 <close@plt>
  4167c8:	ldr	x0, [sp, #24]
  4167cc:	ldr	w1, [sp, #20]
  4167d0:	str	w1, [x0, #44]
  4167d4:	nop
  4167d8:	ldp	x29, x30, [sp], #48
  4167dc:	ret
  4167e0:	stp	x29, x30, [sp, #-48]!
  4167e4:	mov	x29, sp
  4167e8:	str	x0, [sp, #24]
  4167ec:	ldr	x0, [sp, #24]
  4167f0:	ldr	w0, [x0, #72]
  4167f4:	and	w0, w0, #0x4
  4167f8:	cmp	w0, #0x0
  4167fc:	b.ne	416884 <__fxstatat@plt+0x13754>  // b.any
  416800:	ldr	x0, [sp, #24]
  416804:	ldr	w0, [x0, #72]
  416808:	and	w0, w0, #0x200
  41680c:	cmp	w0, #0x0
  416810:	b.eq	41684c <__fxstatat@plt+0x1371c>  // b.none
  416814:	ldr	x0, [sp, #24]
  416818:	ldr	w0, [x0, #72]
  41681c:	and	w0, w0, #0x200
  416820:	cmp	w0, #0x0
  416824:	b.ne	416834 <__fxstatat@plt+0x13704>  // b.any
  416828:	ldr	x0, [sp, #24]
  41682c:	ldr	w0, [x0, #40]
  416830:	b	416838 <__fxstatat@plt+0x13708>
  416834:	mov	w0, #0xffffff9c            	// #-100
  416838:	mov	w2, #0x1                   	// #1
  41683c:	mov	w1, w0
  416840:	ldr	x0, [sp, #24]
  416844:	bl	416728 <__fxstatat@plt+0x135f8>
  416848:	b	416884 <__fxstatat@plt+0x13754>
  41684c:	ldr	x0, [sp, #24]
  416850:	ldr	w0, [x0, #72]
  416854:	and	w0, w0, #0x200
  416858:	cmp	w0, #0x0
  41685c:	b.ne	41686c <__fxstatat@plt+0x1373c>  // b.any
  416860:	ldr	x0, [sp, #24]
  416864:	ldr	w0, [x0, #40]
  416868:	b	416870 <__fxstatat@plt+0x13740>
  41686c:	mov	w0, #0xffffff9c            	// #-100
  416870:	bl	402990 <fchdir@plt>
  416874:	cmp	w0, #0x0
  416878:	b.eq	416884 <__fxstatat@plt+0x13754>  // b.none
  41687c:	mov	w0, #0x1                   	// #1
  416880:	b	416888 <__fxstatat@plt+0x13758>
  416884:	mov	w0, #0x0                   	// #0
  416888:	str	w0, [sp, #44]
  41688c:	ldr	x0, [sp, #24]
  416890:	add	x0, x0, #0x60
  416894:	bl	41667c <__fxstatat@plt+0x1354c>
  416898:	ldr	w0, [sp, #44]
  41689c:	ldp	x29, x30, [sp], #48
  4168a0:	ret
  4168a4:	stp	x29, x30, [sp, #-48]!
  4168a8:	mov	x29, sp
  4168ac:	str	x0, [sp, #24]
  4168b0:	str	x1, [sp, #16]
  4168b4:	ldr	x0, [sp, #24]
  4168b8:	ldr	w0, [x0, #72]
  4168bc:	lsl	w0, w0, #11
  4168c0:	and	w1, w0, #0x8000
  4168c4:	mov	w0, #0x4900                	// #18688
  4168c8:	movk	w0, #0x8, lsl #16
  4168cc:	orr	w0, w1, w0
  4168d0:	str	w0, [sp, #44]
  4168d4:	ldr	x0, [sp, #24]
  4168d8:	ldr	w0, [x0, #72]
  4168dc:	and	w0, w0, #0x200
  4168e0:	cmp	w0, #0x0
  4168e4:	b.eq	416900 <__fxstatat@plt+0x137d0>  // b.none
  4168e8:	ldr	x0, [sp, #24]
  4168ec:	ldr	w0, [x0, #44]
  4168f0:	ldr	w2, [sp, #44]
  4168f4:	ldr	x1, [sp, #16]
  4168f8:	bl	41a708 <__fxstatat@plt+0x175d8>
  4168fc:	b	41690c <__fxstatat@plt+0x137dc>
  416900:	ldr	w1, [sp, #44]
  416904:	ldr	x0, [sp, #16]
  416908:	bl	40dd2c <__fxstatat@plt+0xabfc>
  41690c:	str	w0, [sp, #40]
  416910:	ldr	w0, [sp, #40]
  416914:	ldp	x29, x30, [sp], #48
  416918:	ret
  41691c:	stp	x29, x30, [sp, #-128]!
  416920:	mov	x29, sp
  416924:	stp	x19, x20, [sp, #16]
  416928:	stp	x21, x22, [sp, #32]
  41692c:	str	x23, [sp, #48]
  416930:	str	x0, [sp, #72]
  416934:	mov	w22, w1
  416938:	str	x2, [sp, #64]
  41693c:	str	xzr, [sp, #120]
  416940:	str	xzr, [sp, #112]
  416944:	and	w0, w22, #0xfffff000
  416948:	cmp	w0, #0x0
  41694c:	b.eq	416968 <__fxstatat@plt+0x13838>  // b.none
  416950:	bl	403070 <__errno_location@plt>
  416954:	mov	x1, x0
  416958:	mov	w0, #0x16                  	// #22
  41695c:	str	w0, [x1]
  416960:	mov	x0, #0x0                   	// #0
  416964:	b	416d88 <__fxstatat@plt+0x13c58>
  416968:	and	w0, w22, #0x4
  41696c:	cmp	w0, #0x0
  416970:	b.eq	416998 <__fxstatat@plt+0x13868>  // b.none
  416974:	and	w0, w22, #0x200
  416978:	cmp	w0, #0x0
  41697c:	b.eq	416998 <__fxstatat@plt+0x13868>  // b.none
  416980:	bl	403070 <__errno_location@plt>
  416984:	mov	x1, x0
  416988:	mov	w0, #0x16                  	// #22
  41698c:	str	w0, [x1]
  416990:	mov	x0, #0x0                   	// #0
  416994:	b	416d88 <__fxstatat@plt+0x13c58>
  416998:	mov	w0, #0x12                  	// #18
  41699c:	and	w0, w22, w0
  4169a0:	cmp	w0, #0x0
  4169a4:	b.ne	4169c0 <__fxstatat@plt+0x13890>  // b.any
  4169a8:	bl	403070 <__errno_location@plt>
  4169ac:	mov	x1, x0
  4169b0:	mov	w0, #0x16                  	// #22
  4169b4:	str	w0, [x1]
  4169b8:	mov	x0, #0x0                   	// #0
  4169bc:	b	416d88 <__fxstatat@plt+0x13c58>
  4169c0:	mov	x0, #0x80                  	// #128
  4169c4:	bl	402b50 <malloc@plt>
  4169c8:	mov	x19, x0
  4169cc:	cmp	x19, #0x0
  4169d0:	b.ne	4169dc <__fxstatat@plt+0x138ac>  // b.any
  4169d4:	mov	x0, #0x0                   	// #0
  4169d8:	b	416d88 <__fxstatat@plt+0x13c58>
  4169dc:	mov	x2, #0x80                  	// #128
  4169e0:	mov	w1, #0x0                   	// #0
  4169e4:	mov	x0, x19
  4169e8:	bl	402c00 <memset@plt>
  4169ec:	ldr	x0, [sp, #64]
  4169f0:	str	x0, [x19, #64]
  4169f4:	str	w22, [x19, #72]
  4169f8:	ldr	w0, [x19, #72]
  4169fc:	and	w0, w0, #0x2
  416a00:	cmp	w0, #0x0
  416a04:	b.eq	416a20 <__fxstatat@plt+0x138f0>  // b.none
  416a08:	ldr	w0, [x19, #72]
  416a0c:	orr	w0, w0, #0x4
  416a10:	str	w0, [x19, #72]
  416a14:	ldr	w0, [x19, #72]
  416a18:	and	w0, w0, #0xfffffdff
  416a1c:	str	w0, [x19, #72]
  416a20:	mov	w0, #0xffffff9c            	// #-100
  416a24:	str	w0, [x19, #44]
  416a28:	ldr	x0, [sp, #72]
  416a2c:	bl	418ff0 <__fxstatat@plt+0x15ec0>
  416a30:	str	x0, [sp, #96]
  416a34:	ldr	x2, [sp, #96]
  416a38:	ldr	x1, [sp, #96]
  416a3c:	mov	x0, #0x1000                	// #4096
  416a40:	cmp	x2, #0x1, lsl #12
  416a44:	csel	x0, x1, x0, cs  // cs = hs, nlast
  416a48:	mov	x1, x0
  416a4c:	mov	x0, x19
  416a50:	bl	418df0 <__fxstatat@plt+0x15cc0>
  416a54:	and	w0, w0, #0xff
  416a58:	eor	w0, w0, #0x1
  416a5c:	and	w0, w0, #0xff
  416a60:	cmp	w0, #0x0
  416a64:	b.ne	416d78 <__fxstatat@plt+0x13c48>  // b.any
  416a68:	ldr	x0, [sp, #72]
  416a6c:	ldr	x0, [x0]
  416a70:	cmp	x0, #0x0
  416a74:	b.eq	416ab4 <__fxstatat@plt+0x13984>  // b.none
  416a78:	mov	x2, #0x0                   	// #0
  416a7c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  416a80:	add	x1, x0, #0x5c8
  416a84:	mov	x0, x19
  416a88:	bl	418d00 <__fxstatat@plt+0x15bd0>
  416a8c:	str	x0, [sp, #120]
  416a90:	ldr	x0, [sp, #120]
  416a94:	cmp	x0, #0x0
  416a98:	b.eq	416d68 <__fxstatat@plt+0x13c38>  // b.none
  416a9c:	ldr	x0, [sp, #120]
  416aa0:	mov	x1, #0xffffffffffffffff    	// #-1
  416aa4:	str	x1, [x0, #88]
  416aa8:	ldr	x0, [sp, #120]
  416aac:	mov	w1, #0xffffffff            	// #-1
  416ab0:	str	w1, [x0, #104]
  416ab4:	ldr	x0, [sp, #64]
  416ab8:	cmp	x0, #0x0
  416abc:	b.eq	416ad0 <__fxstatat@plt+0x139a0>  // b.none
  416ac0:	ldr	w0, [x19, #72]
  416ac4:	and	w0, w0, #0x400
  416ac8:	cmp	w0, #0x0
  416acc:	b.eq	416ad8 <__fxstatat@plt+0x139a8>  // b.none
  416ad0:	mov	w0, #0x1                   	// #1
  416ad4:	b	416adc <__fxstatat@plt+0x139ac>
  416ad8:	mov	w0, #0x0                   	// #0
  416adc:	strb	w0, [sp, #95]
  416ae0:	ldrb	w0, [sp, #95]
  416ae4:	and	w0, w0, #0x1
  416ae8:	strb	w0, [sp, #95]
  416aec:	mov	x21, #0x0                   	// #0
  416af0:	mov	x23, #0x0                   	// #0
  416af4:	b	416c48 <__fxstatat@plt+0x13b18>
  416af8:	ldr	x0, [sp, #72]
  416afc:	ldr	x0, [x0]
  416b00:	bl	402950 <strlen@plt>
  416b04:	str	x0, [sp, #104]
  416b08:	and	w0, w22, #0x800
  416b0c:	cmp	w0, #0x0
  416b10:	b.ne	416b80 <__fxstatat@plt+0x13a50>  // b.any
  416b14:	ldr	x0, [sp, #72]
  416b18:	ldr	x0, [x0]
  416b1c:	str	x0, [sp, #80]
  416b20:	ldr	x0, [sp, #104]
  416b24:	cmp	x0, #0x2
  416b28:	b.ls	416b80 <__fxstatat@plt+0x13a50>  // b.plast
  416b2c:	ldr	x0, [sp, #104]
  416b30:	sub	x0, x0, #0x1
  416b34:	ldr	x1, [sp, #80]
  416b38:	add	x0, x1, x0
  416b3c:	ldrb	w0, [x0]
  416b40:	cmp	w0, #0x2f
  416b44:	b.ne	416b80 <__fxstatat@plt+0x13a50>  // b.any
  416b48:	b	416b58 <__fxstatat@plt+0x13a28>
  416b4c:	ldr	x0, [sp, #104]
  416b50:	sub	x0, x0, #0x1
  416b54:	str	x0, [sp, #104]
  416b58:	ldr	x0, [sp, #104]
  416b5c:	cmp	x0, #0x1
  416b60:	b.ls	416b80 <__fxstatat@plt+0x13a50>  // b.plast
  416b64:	ldr	x0, [sp, #104]
  416b68:	sub	x0, x0, #0x2
  416b6c:	ldr	x1, [sp, #80]
  416b70:	add	x0, x1, x0
  416b74:	ldrb	w0, [x0]
  416b78:	cmp	w0, #0x2f
  416b7c:	b.eq	416b4c <__fxstatat@plt+0x13a1c>  // b.none
  416b80:	ldr	x0, [sp, #72]
  416b84:	ldr	x0, [x0]
  416b88:	ldr	x2, [sp, #104]
  416b8c:	mov	x1, x0
  416b90:	mov	x0, x19
  416b94:	bl	418d00 <__fxstatat@plt+0x15bd0>
  416b98:	mov	x20, x0
  416b9c:	cmp	x20, #0x0
  416ba0:	b.eq	416d40 <__fxstatat@plt+0x13c10>  // b.none
  416ba4:	str	xzr, [x20, #88]
  416ba8:	ldr	x0, [sp, #120]
  416bac:	str	x0, [x20, #8]
  416bb0:	add	x0, x20, #0xf8
  416bb4:	str	x0, [x20, #48]
  416bb8:	ldrb	w0, [sp, #95]
  416bbc:	cmp	w0, #0x0
  416bc0:	b.eq	416be4 <__fxstatat@plt+0x13ab4>  // b.none
  416bc4:	cmp	x21, #0x0
  416bc8:	b.eq	416be4 <__fxstatat@plt+0x13ab4>  // b.none
  416bcc:	mov	w0, #0xb                   	// #11
  416bd0:	strh	w0, [x20, #108]
  416bd4:	mov	w1, #0x1                   	// #1
  416bd8:	mov	x0, x20
  416bdc:	bl	4166d8 <__fxstatat@plt+0x135a8>
  416be0:	b	416bfc <__fxstatat@plt+0x13acc>
  416be4:	mov	w2, #0x0                   	// #0
  416be8:	mov	x1, x20
  416bec:	mov	x0, x19
  416bf0:	bl	418970 <__fxstatat@plt+0x15840>
  416bf4:	and	w0, w0, #0xffff
  416bf8:	strh	w0, [x20, #108]
  416bfc:	ldr	x0, [sp, #64]
  416c00:	cmp	x0, #0x0
  416c04:	b.eq	416c14 <__fxstatat@plt+0x13ae4>  // b.none
  416c08:	str	x21, [x20, #16]
  416c0c:	mov	x21, x20
  416c10:	b	416c38 <__fxstatat@plt+0x13b08>
  416c14:	str	xzr, [x20, #16]
  416c18:	cmp	x21, #0x0
  416c1c:	b.ne	416c2c <__fxstatat@plt+0x13afc>  // b.any
  416c20:	mov	x21, x20
  416c24:	str	x21, [sp, #112]
  416c28:	b	416c38 <__fxstatat@plt+0x13b08>
  416c2c:	ldr	x0, [sp, #112]
  416c30:	str	x20, [x0, #16]
  416c34:	str	x20, [sp, #112]
  416c38:	ldr	x0, [sp, #72]
  416c3c:	add	x0, x0, #0x8
  416c40:	str	x0, [sp, #72]
  416c44:	add	x23, x23, #0x1
  416c48:	ldr	x0, [sp, #72]
  416c4c:	ldr	x0, [x0]
  416c50:	cmp	x0, #0x0
  416c54:	b.ne	416af8 <__fxstatat@plt+0x139c8>  // b.any
  416c58:	ldr	x0, [sp, #64]
  416c5c:	cmp	x0, #0x0
  416c60:	b.eq	416c80 <__fxstatat@plt+0x13b50>  // b.none
  416c64:	cmp	x23, #0x1
  416c68:	b.ls	416c80 <__fxstatat@plt+0x13b50>  // b.plast
  416c6c:	mov	x2, x23
  416c70:	mov	x1, x21
  416c74:	mov	x0, x19
  416c78:	bl	418bbc <__fxstatat@plt+0x15a8c>
  416c7c:	mov	x21, x0
  416c80:	mov	x2, #0x0                   	// #0
  416c84:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  416c88:	add	x1, x0, #0x5c8
  416c8c:	mov	x0, x19
  416c90:	bl	418d00 <__fxstatat@plt+0x15bd0>
  416c94:	str	x0, [x19]
  416c98:	ldr	x0, [x19]
  416c9c:	cmp	x0, #0x0
  416ca0:	b.eq	416d48 <__fxstatat@plt+0x13c18>  // b.none
  416ca4:	ldr	x0, [x19]
  416ca8:	str	x21, [x0, #16]
  416cac:	ldr	x0, [x19]
  416cb0:	mov	w1, #0x9                   	// #9
  416cb4:	strh	w1, [x0, #108]
  416cb8:	ldr	x0, [x19]
  416cbc:	mov	x1, #0x1                   	// #1
  416cc0:	str	x1, [x0, #88]
  416cc4:	mov	x0, x19
  416cc8:	bl	41631c <__fxstatat@plt+0x131ec>
  416ccc:	and	w0, w0, #0xff
  416cd0:	eor	w0, w0, #0x1
  416cd4:	and	w0, w0, #0xff
  416cd8:	cmp	w0, #0x0
  416cdc:	b.ne	416d50 <__fxstatat@plt+0x13c20>  // b.any
  416ce0:	ldr	w0, [x19, #72]
  416ce4:	and	w0, w0, #0x4
  416ce8:	cmp	w0, #0x0
  416cec:	b.ne	416d2c <__fxstatat@plt+0x13bfc>  // b.any
  416cf0:	ldr	w0, [x19, #72]
  416cf4:	and	w0, w0, #0x200
  416cf8:	cmp	w0, #0x0
  416cfc:	b.ne	416d2c <__fxstatat@plt+0x13bfc>  // b.any
  416d00:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  416d04:	add	x1, x0, #0x5d0
  416d08:	mov	x0, x19
  416d0c:	bl	4168a4 <__fxstatat@plt+0x13774>
  416d10:	str	w0, [x19, #40]
  416d14:	ldr	w0, [x19, #40]
  416d18:	cmp	w0, #0x0
  416d1c:	b.ge	416d2c <__fxstatat@plt+0x13bfc>  // b.tcont
  416d20:	ldr	w0, [x19, #72]
  416d24:	orr	w0, w0, #0x4
  416d28:	str	w0, [x19, #72]
  416d2c:	add	x0, x19, #0x60
  416d30:	mov	w1, #0xffffffff            	// #-1
  416d34:	bl	41a4dc <__fxstatat@plt+0x173ac>
  416d38:	mov	x0, x19
  416d3c:	b	416d88 <__fxstatat@plt+0x13c58>
  416d40:	nop
  416d44:	b	416d54 <__fxstatat@plt+0x13c24>
  416d48:	nop
  416d4c:	b	416d54 <__fxstatat@plt+0x13c24>
  416d50:	nop
  416d54:	mov	x0, x21
  416d58:	bl	418d9c <__fxstatat@plt+0x15c6c>
  416d5c:	ldr	x0, [sp, #120]
  416d60:	bl	402e30 <free@plt>
  416d64:	b	416d6c <__fxstatat@plt+0x13c3c>
  416d68:	nop
  416d6c:	ldr	x0, [x19, #32]
  416d70:	bl	402e30 <free@plt>
  416d74:	b	416d7c <__fxstatat@plt+0x13c4c>
  416d78:	nop
  416d7c:	mov	x0, x19
  416d80:	bl	402e30 <free@plt>
  416d84:	mov	x0, #0x0                   	// #0
  416d88:	ldp	x19, x20, [sp, #16]
  416d8c:	ldp	x21, x22, [sp, #32]
  416d90:	ldr	x23, [sp, #48]
  416d94:	ldp	x29, x30, [sp], #128
  416d98:	ret
  416d9c:	stp	x29, x30, [sp, #-64]!
  416da0:	mov	x29, sp
  416da4:	stp	x19, x20, [sp, #16]
  416da8:	str	x21, [sp, #32]
  416dac:	str	x0, [sp, #56]
  416db0:	mov	x19, x1
  416db4:	ldr	x0, [x19, #96]
  416db8:	str	x0, [x19, #72]
  416dbc:	ldr	x21, [x19, #72]
  416dc0:	ldr	x0, [sp, #56]
  416dc4:	ldr	x0, [x0, #32]
  416dc8:	add	x1, x19, #0xf8
  416dcc:	add	x2, x21, #0x1
  416dd0:	bl	402930 <memmove@plt>
  416dd4:	add	x0, x19, #0xf8
  416dd8:	mov	w1, #0x2f                  	// #47
  416ddc:	bl	402ce0 <strrchr@plt>
  416de0:	mov	x20, x0
  416de4:	cmp	x20, #0x0
  416de8:	b.eq	416e30 <__fxstatat@plt+0x13d00>  // b.none
  416dec:	add	x0, x19, #0xf8
  416df0:	cmp	x20, x0
  416df4:	b.ne	416e08 <__fxstatat@plt+0x13cd8>  // b.any
  416df8:	add	x0, x20, #0x1
  416dfc:	ldrb	w0, [x0]
  416e00:	cmp	w0, #0x0
  416e04:	b.eq	416e30 <__fxstatat@plt+0x13d00>  // b.none
  416e08:	add	x20, x20, #0x1
  416e0c:	mov	x0, x20
  416e10:	bl	402950 <strlen@plt>
  416e14:	mov	x21, x0
  416e18:	add	x0, x19, #0xf8
  416e1c:	add	x1, x21, #0x1
  416e20:	mov	x2, x1
  416e24:	mov	x1, x20
  416e28:	bl	402930 <memmove@plt>
  416e2c:	str	x21, [x19, #96]
  416e30:	ldr	x0, [sp, #56]
  416e34:	ldr	x0, [x0, #32]
  416e38:	str	x0, [x19, #56]
  416e3c:	ldr	x0, [x19, #56]
  416e40:	str	x0, [x19, #48]
  416e44:	nop
  416e48:	ldp	x19, x20, [sp, #16]
  416e4c:	ldr	x21, [sp, #32]
  416e50:	ldp	x29, x30, [sp], #64
  416e54:	ret
  416e58:	stp	x29, x30, [sp, #-64]!
  416e5c:	mov	x29, sp
  416e60:	stp	x19, x20, [sp, #16]
  416e64:	str	x0, [sp, #40]
  416e68:	str	wzr, [sp, #60]
  416e6c:	ldr	x0, [sp, #40]
  416e70:	ldr	x0, [x0]
  416e74:	cmp	x0, #0x0
  416e78:	b.eq	416ec4 <__fxstatat@plt+0x13d94>  // b.none
  416e7c:	ldr	x0, [sp, #40]
  416e80:	ldr	x19, [x0]
  416e84:	b	416eb0 <__fxstatat@plt+0x13d80>
  416e88:	mov	x20, x19
  416e8c:	ldr	x0, [x19, #16]
  416e90:	cmp	x0, #0x0
  416e94:	b.eq	416ea0 <__fxstatat@plt+0x13d70>  // b.none
  416e98:	ldr	x0, [x19, #16]
  416e9c:	b	416ea4 <__fxstatat@plt+0x13d74>
  416ea0:	ldr	x0, [x19, #8]
  416ea4:	mov	x19, x0
  416ea8:	mov	x0, x20
  416eac:	bl	402e30 <free@plt>
  416eb0:	ldr	x0, [x19, #88]
  416eb4:	cmp	x0, #0x0
  416eb8:	b.ge	416e88 <__fxstatat@plt+0x13d58>  // b.tcont
  416ebc:	mov	x0, x19
  416ec0:	bl	402e30 <free@plt>
  416ec4:	ldr	x0, [sp, #40]
  416ec8:	ldr	x0, [x0, #8]
  416ecc:	cmp	x0, #0x0
  416ed0:	b.eq	416ee0 <__fxstatat@plt+0x13db0>  // b.none
  416ed4:	ldr	x0, [sp, #40]
  416ed8:	ldr	x0, [x0, #8]
  416edc:	bl	418d9c <__fxstatat@plt+0x15c6c>
  416ee0:	ldr	x0, [sp, #40]
  416ee4:	ldr	x0, [x0, #16]
  416ee8:	bl	402e30 <free@plt>
  416eec:	ldr	x0, [sp, #40]
  416ef0:	ldr	x0, [x0, #32]
  416ef4:	bl	402e30 <free@plt>
  416ef8:	ldr	x0, [sp, #40]
  416efc:	ldr	w0, [x0, #72]
  416f00:	and	w0, w0, #0x200
  416f04:	cmp	w0, #0x0
  416f08:	b.eq	416f40 <__fxstatat@plt+0x13e10>  // b.none
  416f0c:	ldr	x0, [sp, #40]
  416f10:	ldr	w0, [x0, #44]
  416f14:	cmp	w0, #0x0
  416f18:	b.lt	416fa0 <__fxstatat@plt+0x13e70>  // b.tstop
  416f1c:	ldr	x0, [sp, #40]
  416f20:	ldr	w0, [x0, #44]
  416f24:	bl	402cd0 <close@plt>
  416f28:	cmp	w0, #0x0
  416f2c:	b.eq	416fa0 <__fxstatat@plt+0x13e70>  // b.none
  416f30:	bl	403070 <__errno_location@plt>
  416f34:	ldr	w0, [x0]
  416f38:	str	w0, [sp, #60]
  416f3c:	b	416fa0 <__fxstatat@plt+0x13e70>
  416f40:	ldr	x0, [sp, #40]
  416f44:	ldr	w0, [x0, #72]
  416f48:	and	w0, w0, #0x4
  416f4c:	cmp	w0, #0x0
  416f50:	b.ne	416fa0 <__fxstatat@plt+0x13e70>  // b.any
  416f54:	ldr	x0, [sp, #40]
  416f58:	ldr	w0, [x0, #40]
  416f5c:	bl	402990 <fchdir@plt>
  416f60:	cmp	w0, #0x0
  416f64:	b.eq	416f74 <__fxstatat@plt+0x13e44>  // b.none
  416f68:	bl	403070 <__errno_location@plt>
  416f6c:	ldr	w0, [x0]
  416f70:	str	w0, [sp, #60]
  416f74:	ldr	x0, [sp, #40]
  416f78:	ldr	w0, [x0, #40]
  416f7c:	bl	402cd0 <close@plt>
  416f80:	cmp	w0, #0x0
  416f84:	b.eq	416fa0 <__fxstatat@plt+0x13e70>  // b.none
  416f88:	ldr	w0, [sp, #60]
  416f8c:	cmp	w0, #0x0
  416f90:	b.ne	416fa0 <__fxstatat@plt+0x13e70>  // b.any
  416f94:	bl	403070 <__errno_location@plt>
  416f98:	ldr	w0, [x0]
  416f9c:	str	w0, [sp, #60]
  416fa0:	ldr	x0, [sp, #40]
  416fa4:	add	x0, x0, #0x60
  416fa8:	bl	41667c <__fxstatat@plt+0x1354c>
  416fac:	ldr	x0, [sp, #40]
  416fb0:	ldr	x0, [x0, #80]
  416fb4:	cmp	x0, #0x0
  416fb8:	b.eq	416fc8 <__fxstatat@plt+0x13e98>  // b.none
  416fbc:	ldr	x0, [sp, #40]
  416fc0:	ldr	x0, [x0, #80]
  416fc4:	bl	40f308 <__fxstatat@plt+0xc1d8>
  416fc8:	ldr	x0, [sp, #40]
  416fcc:	bl	416620 <__fxstatat@plt+0x134f0>
  416fd0:	ldr	x0, [sp, #40]
  416fd4:	bl	402e30 <free@plt>
  416fd8:	ldr	w0, [sp, #60]
  416fdc:	cmp	w0, #0x0
  416fe0:	b.eq	416ffc <__fxstatat@plt+0x13ecc>  // b.none
  416fe4:	bl	403070 <__errno_location@plt>
  416fe8:	mov	x1, x0
  416fec:	ldr	w0, [sp, #60]
  416ff0:	str	w0, [x1]
  416ff4:	mov	w0, #0xffffffff            	// #-1
  416ff8:	b	417000 <__fxstatat@plt+0x13ed0>
  416ffc:	mov	w0, #0x0                   	// #0
  417000:	ldp	x19, x20, [sp, #16]
  417004:	ldp	x29, x30, [sp], #64
  417008:	ret
  41700c:	sub	sp, sp, #0x20
  417010:	str	x0, [sp, #8]
  417014:	str	x1, [sp]
  417018:	ldr	x0, [sp, #8]
  41701c:	str	x0, [sp, #24]
  417020:	ldr	x0, [sp, #24]
  417024:	ldr	x0, [x0]
  417028:	str	x0, [sp, #16]
  41702c:	ldr	x0, [sp, #16]
  417030:	ldr	x1, [sp]
  417034:	udiv	x2, x0, x1
  417038:	ldr	x1, [sp]
  41703c:	mul	x1, x2, x1
  417040:	sub	x0, x0, x1
  417044:	add	sp, sp, #0x20
  417048:	ret
  41704c:	sub	sp, sp, #0x20
  417050:	str	x0, [sp, #8]
  417054:	str	x1, [sp]
  417058:	ldr	x0, [sp, #8]
  41705c:	str	x0, [sp, #24]
  417060:	ldr	x0, [sp]
  417064:	str	x0, [sp, #16]
  417068:	ldr	x0, [sp, #24]
  41706c:	ldr	x1, [x0]
  417070:	ldr	x0, [sp, #16]
  417074:	ldr	x0, [x0]
  417078:	cmp	x1, x0
  41707c:	cset	w0, eq  // eq = none
  417080:	and	w0, w0, #0xff
  417084:	add	sp, sp, #0x20
  417088:	ret
  41708c:	stp	x29, x30, [sp, #-208]!
  417090:	mov	x29, sp
  417094:	str	x0, [sp, #24]
  417098:	str	w1, [sp, #20]
  41709c:	ldr	x0, [sp, #24]
  4170a0:	ldr	x0, [x0, #80]
  4170a4:	str	x0, [sp, #192]
  4170a8:	ldr	x0, [sp, #192]
  4170ac:	ldr	x0, [x0, #80]
  4170b0:	str	x0, [sp, #200]
  4170b4:	ldr	x0, [sp, #192]
  4170b8:	ldr	w0, [x0, #72]
  4170bc:	and	w0, w0, #0x200
  4170c0:	cmp	w0, #0x0
  4170c4:	b.ne	4170d0 <__fxstatat@plt+0x13fa0>  // b.any
  4170c8:	mov	x0, #0x0                   	// #0
  4170cc:	b	417204 <__fxstatat@plt+0x140d4>
  4170d0:	ldr	x0, [sp, #200]
  4170d4:	cmp	x0, #0x0
  4170d8:	b.ne	417118 <__fxstatat@plt+0x13fe8>  // b.any
  4170dc:	adrp	x0, 402000 <mbrtowc@plt-0x910>
  4170e0:	add	x4, x0, #0xe30
  4170e4:	adrp	x0, 417000 <__fxstatat@plt+0x13ed0>
  4170e8:	add	x3, x0, #0x4c
  4170ec:	adrp	x0, 417000 <__fxstatat@plt+0x13ed0>
  4170f0:	add	x2, x0, #0xc
  4170f4:	mov	x1, #0x0                   	// #0
  4170f8:	mov	x0, #0xd                   	// #13
  4170fc:	bl	40f068 <__fxstatat@plt+0xbf38>
  417100:	mov	x1, x0
  417104:	ldr	x0, [sp, #192]
  417108:	str	x1, [x0, #80]
  41710c:	ldr	x0, [sp, #192]
  417110:	ldr	x0, [x0, #80]
  417114:	str	x0, [sp, #200]
  417118:	ldr	x0, [sp, #200]
  41711c:	cmp	x0, #0x0
  417120:	b.eq	41715c <__fxstatat@plt+0x1402c>  // b.none
  417124:	ldr	x0, [sp, #24]
  417128:	ldr	x0, [x0, #120]
  41712c:	str	x0, [sp, #40]
  417130:	add	x0, sp, #0x28
  417134:	mov	x1, x0
  417138:	ldr	x0, [sp, #200]
  41713c:	bl	40e8f4 <__fxstatat@plt+0xb7c4>
  417140:	str	x0, [sp, #184]
  417144:	ldr	x0, [sp, #184]
  417148:	cmp	x0, #0x0
  41714c:	b.eq	41715c <__fxstatat@plt+0x1402c>  // b.none
  417150:	ldr	x0, [sp, #184]
  417154:	ldr	x0, [x0, #8]
  417158:	b	417204 <__fxstatat@plt+0x140d4>
  41715c:	ldr	w0, [sp, #20]
  417160:	cmp	w0, #0x0
  417164:	b.lt	417180 <__fxstatat@plt+0x14050>  // b.tstop
  417168:	add	x0, sp, #0x38
  41716c:	mov	x1, x0
  417170:	ldr	w0, [sp, #20]
  417174:	bl	402bf0 <fstatfs@plt>
  417178:	cmp	w0, #0x0
  41717c:	b.eq	417188 <__fxstatat@plt+0x14058>  // b.none
  417180:	mov	x0, #0x0                   	// #0
  417184:	b	417204 <__fxstatat@plt+0x140d4>
  417188:	ldr	x0, [sp, #200]
  41718c:	cmp	x0, #0x0
  417190:	b.eq	417200 <__fxstatat@plt+0x140d0>  // b.none
  417194:	mov	x0, #0x10                  	// #16
  417198:	bl	402b50 <malloc@plt>
  41719c:	str	x0, [sp, #176]
  4171a0:	ldr	x0, [sp, #176]
  4171a4:	cmp	x0, #0x0
  4171a8:	b.eq	417200 <__fxstatat@plt+0x140d0>  // b.none
  4171ac:	ldr	x0, [sp, #24]
  4171b0:	ldr	x1, [x0, #120]
  4171b4:	ldr	x0, [sp, #176]
  4171b8:	str	x1, [x0]
  4171bc:	ldr	x1, [sp, #56]
  4171c0:	ldr	x0, [sp, #176]
  4171c4:	str	x1, [x0, #8]
  4171c8:	ldr	x1, [sp, #176]
  4171cc:	ldr	x0, [sp, #200]
  4171d0:	bl	40fce8 <__fxstatat@plt+0xcbb8>
  4171d4:	str	x0, [sp, #184]
  4171d8:	ldr	x0, [sp, #184]
  4171dc:	cmp	x0, #0x0
  4171e0:	b.eq	4171f8 <__fxstatat@plt+0x140c8>  // b.none
  4171e4:	ldr	x1, [sp, #184]
  4171e8:	ldr	x0, [sp, #176]
  4171ec:	cmp	x1, x0
  4171f0:	b.eq	417200 <__fxstatat@plt+0x140d0>  // b.none
  4171f4:	bl	402d20 <abort@plt>
  4171f8:	ldr	x0, [sp, #176]
  4171fc:	bl	402e30 <free@plt>
  417200:	ldr	x0, [sp, #56]
  417204:	ldp	x29, x30, [sp], #208
  417208:	ret
  41720c:	stp	x29, x30, [sp, #-32]!
  417210:	mov	x29, sp
  417214:	str	x0, [sp, #24]
  417218:	str	w1, [sp, #20]
  41721c:	ldr	w1, [sp, #20]
  417220:	ldr	x0, [sp, #24]
  417224:	bl	41708c <__fxstatat@plt+0x13f5c>
  417228:	mov	x1, #0x4d42                	// #19778
  41722c:	movk	x1, #0xff53, lsl #16
  417230:	cmp	x0, x1
  417234:	b.eq	417264 <__fxstatat@plt+0x14134>  // b.none
  417238:	mov	x1, #0x4d42                	// #19778
  41723c:	movk	x1, #0xff53, lsl #16
  417240:	cmp	x0, x1
  417244:	b.gt	41726c <__fxstatat@plt+0x1413c>
  417248:	mov	x1, #0x6969                	// #26985
  41724c:	cmp	x0, x1
  417250:	b.eq	417264 <__fxstatat@plt+0x14134>  // b.none
  417254:	mov	x1, #0x1994                	// #6548
  417258:	movk	x1, #0x102, lsl #16
  41725c:	cmp	x0, x1
  417260:	b.ne	41726c <__fxstatat@plt+0x1413c>  // b.any
  417264:	mov	w0, #0x0                   	// #0
  417268:	b	417270 <__fxstatat@plt+0x14140>
  41726c:	mov	w0, #0x1                   	// #1
  417270:	ldp	x29, x30, [sp], #32
  417274:	ret
  417278:	stp	x29, x30, [sp, #-32]!
  41727c:	mov	x29, sp
  417280:	str	x0, [sp, #24]
  417284:	str	w1, [sp, #20]
  417288:	ldr	w1, [sp, #20]
  41728c:	ldr	x0, [sp, #24]
  417290:	bl	41708c <__fxstatat@plt+0x13f5c>
  417294:	mov	x1, #0x4d42                	// #19778
  417298:	movk	x1, #0xff53, lsl #16
  41729c:	cmp	x0, x1
  4172a0:	b.eq	41734c <__fxstatat@plt+0x1421c>  // b.none
  4172a4:	mov	x1, #0x4d42                	// #19778
  4172a8:	movk	x1, #0xff53, lsl #16
  4172ac:	cmp	x0, x1
  4172b0:	b.gt	417354 <__fxstatat@plt+0x14224>
  4172b4:	mov	x1, #0x5342                	// #21314
  4172b8:	movk	x1, #0x5846, lsl #16
  4172bc:	cmp	x0, x1
  4172c0:	b.eq	417344 <__fxstatat@plt+0x14214>  // b.none
  4172c4:	mov	x1, #0x5342                	// #21314
  4172c8:	movk	x1, #0x5846, lsl #16
  4172cc:	cmp	x0, x1
  4172d0:	b.gt	417354 <__fxstatat@plt+0x14224>
  4172d4:	mov	x1, #0x414f                	// #16719
  4172d8:	movk	x1, #0x5346, lsl #16
  4172dc:	cmp	x0, x1
  4172e0:	b.eq	41734c <__fxstatat@plt+0x1421c>  // b.none
  4172e4:	mov	x1, #0x414f                	// #16719
  4172e8:	movk	x1, #0x5346, lsl #16
  4172ec:	cmp	x0, x1
  4172f0:	b.gt	417354 <__fxstatat@plt+0x14224>
  4172f4:	mov	x1, #0x4973                	// #18803
  4172f8:	movk	x1, #0x5265, lsl #16
  4172fc:	cmp	x0, x1
  417300:	b.eq	417344 <__fxstatat@plt+0x14214>  // b.none
  417304:	mov	x1, #0x4973                	// #18803
  417308:	movk	x1, #0x5265, lsl #16
  41730c:	cmp	x0, x1
  417310:	b.gt	417354 <__fxstatat@plt+0x14224>
  417314:	mov	x1, #0x9fa0                	// #40864
  417318:	cmp	x0, x1
  41731c:	b.eq	41734c <__fxstatat@plt+0x1421c>  // b.none
  417320:	mov	x1, #0x9fa0                	// #40864
  417324:	cmp	x0, x1
  417328:	b.gt	417354 <__fxstatat@plt+0x14224>
  41732c:	cmp	x0, #0x0
  417330:	b.eq	41734c <__fxstatat@plt+0x1421c>  // b.none
  417334:	mov	x1, #0x6969                	// #26985
  417338:	cmp	x0, x1
  41733c:	b.eq	41734c <__fxstatat@plt+0x1421c>  // b.none
  417340:	b	417354 <__fxstatat@plt+0x14224>
  417344:	mov	w0, #0x2                   	// #2
  417348:	b	417358 <__fxstatat@plt+0x14228>
  41734c:	mov	w0, #0x0                   	// #0
  417350:	b	417358 <__fxstatat@plt+0x14228>
  417354:	mov	w0, #0x1                   	// #1
  417358:	ldp	x29, x30, [sp], #32
  41735c:	ret
  417360:	stp	x29, x30, [sp, #-64]!
  417364:	mov	x29, sp
  417368:	stp	x19, x20, [sp, #16]
  41736c:	str	x21, [sp, #32]
  417370:	mov	x20, x0
  417374:	ldr	x0, [x20]
  417378:	cmp	x0, #0x0
  41737c:	b.eq	417390 <__fxstatat@plt+0x14260>  // b.none
  417380:	ldr	w0, [x20, #72]
  417384:	and	w0, w0, #0x2000
  417388:	cmp	w0, #0x0
  41738c:	b.eq	417398 <__fxstatat@plt+0x14268>  // b.none
  417390:	mov	x0, #0x0                   	// #0
  417394:	b	417b14 <__fxstatat@plt+0x149e4>
  417398:	ldr	x19, [x20]
  41739c:	ldrh	w21, [x19, #112]
  4173a0:	mov	w0, #0x3                   	// #3
  4173a4:	strh	w0, [x19, #112]
  4173a8:	cmp	w21, #0x1
  4173ac:	b.ne	4173d0 <__fxstatat@plt+0x142a0>  // b.any
  4173b0:	mov	w2, #0x0                   	// #0
  4173b4:	mov	x1, x19
  4173b8:	mov	x0, x20
  4173bc:	bl	418970 <__fxstatat@plt+0x15840>
  4173c0:	and	w0, w0, #0xffff
  4173c4:	strh	w0, [x19, #108]
  4173c8:	mov	x0, x19
  4173cc:	b	417b14 <__fxstatat@plt+0x149e4>
  4173d0:	cmp	w21, #0x2
  4173d4:	b.ne	417470 <__fxstatat@plt+0x14340>  // b.any
  4173d8:	ldrh	w0, [x19, #108]
  4173dc:	cmp	w0, #0xc
  4173e0:	b.eq	4173f0 <__fxstatat@plt+0x142c0>  // b.none
  4173e4:	ldrh	w0, [x19, #108]
  4173e8:	cmp	w0, #0xd
  4173ec:	b.ne	417470 <__fxstatat@plt+0x14340>  // b.any
  4173f0:	mov	w2, #0x1                   	// #1
  4173f4:	mov	x1, x19
  4173f8:	mov	x0, x20
  4173fc:	bl	418970 <__fxstatat@plt+0x15840>
  417400:	and	w0, w0, #0xffff
  417404:	strh	w0, [x19, #108]
  417408:	ldrh	w0, [x19, #108]
  41740c:	cmp	w0, #0x1
  417410:	b.ne	4177fc <__fxstatat@plt+0x146cc>  // b.any
  417414:	ldr	w0, [x20, #72]
  417418:	and	w0, w0, #0x4
  41741c:	cmp	w0, #0x0
  417420:	b.ne	4177fc <__fxstatat@plt+0x146cc>  // b.any
  417424:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  417428:	add	x1, x0, #0x5d0
  41742c:	mov	x0, x20
  417430:	bl	4168a4 <__fxstatat@plt+0x13774>
  417434:	str	w0, [x19, #68]
  417438:	ldr	w0, [x19, #68]
  41743c:	cmp	w0, #0x0
  417440:	b.ge	41745c <__fxstatat@plt+0x1432c>  // b.tcont
  417444:	bl	403070 <__errno_location@plt>
  417448:	ldr	w0, [x0]
  41744c:	str	w0, [x19, #64]
  417450:	mov	w0, #0x7                   	// #7
  417454:	strh	w0, [x19, #108]
  417458:	b	4177fc <__fxstatat@plt+0x146cc>
  41745c:	ldrh	w0, [x19, #110]
  417460:	orr	w0, w0, #0x2
  417464:	and	w0, w0, #0xffff
  417468:	strh	w0, [x19, #110]
  41746c:	b	4177fc <__fxstatat@plt+0x146cc>
  417470:	ldrh	w0, [x19, #108]
  417474:	cmp	w0, #0x1
  417478:	b.ne	417604 <__fxstatat@plt+0x144d4>  // b.any
  41747c:	cmp	w21, #0x4
  417480:	b.eq	4174a4 <__fxstatat@plt+0x14374>  // b.none
  417484:	ldr	w0, [x20, #72]
  417488:	and	w0, w0, #0x40
  41748c:	cmp	w0, #0x0
  417490:	b.eq	4174f0 <__fxstatat@plt+0x143c0>  // b.none
  417494:	ldr	x1, [x19, #120]
  417498:	ldr	x0, [x20, #24]
  41749c:	cmp	x1, x0
  4174a0:	b.eq	4174f0 <__fxstatat@plt+0x143c0>  // b.none
  4174a4:	ldrh	w0, [x19, #110]
  4174a8:	and	w0, w0, #0x2
  4174ac:	cmp	w0, #0x0
  4174b0:	b.eq	4174bc <__fxstatat@plt+0x1438c>  // b.none
  4174b4:	ldr	w0, [x19, #68]
  4174b8:	bl	402cd0 <close@plt>
  4174bc:	ldr	x0, [x20, #8]
  4174c0:	cmp	x0, #0x0
  4174c4:	b.eq	4174d4 <__fxstatat@plt+0x143a4>  // b.none
  4174c8:	ldr	x0, [x20, #8]
  4174cc:	bl	418d9c <__fxstatat@plt+0x15c6c>
  4174d0:	str	xzr, [x20, #8]
  4174d4:	mov	w0, #0x6                   	// #6
  4174d8:	strh	w0, [x19, #108]
  4174dc:	mov	x1, x19
  4174e0:	mov	x0, x20
  4174e4:	bl	4164f8 <__fxstatat@plt+0x133c8>
  4174e8:	mov	x0, x19
  4174ec:	b	417b14 <__fxstatat@plt+0x149e4>
  4174f0:	ldr	x0, [x20, #8]
  4174f4:	cmp	x0, #0x0
  4174f8:	b.eq	417524 <__fxstatat@plt+0x143f4>  // b.none
  4174fc:	ldr	w0, [x20, #72]
  417500:	and	w0, w0, #0x1000
  417504:	cmp	w0, #0x0
  417508:	b.eq	417524 <__fxstatat@plt+0x143f4>  // b.none
  41750c:	ldr	w0, [x20, #72]
  417510:	and	w0, w0, #0xffffefff
  417514:	str	w0, [x20, #72]
  417518:	ldr	x0, [x20, #8]
  41751c:	bl	418d9c <__fxstatat@plt+0x15c6c>
  417520:	str	xzr, [x20, #8]
  417524:	ldr	x0, [x20, #8]
  417528:	cmp	x0, #0x0
  41752c:	b.eq	417590 <__fxstatat@plt+0x14460>  // b.none
  417530:	ldr	x0, [x19, #48]
  417534:	mov	x3, x0
  417538:	mov	w2, #0xffffffff            	// #-1
  41753c:	mov	x1, x19
  417540:	mov	x0, x20
  417544:	bl	419058 <__fxstatat@plt+0x15f28>
  417548:	cmp	w0, #0x0
  41754c:	b.eq	4175f8 <__fxstatat@plt+0x144c8>  // b.none
  417550:	bl	403070 <__errno_location@plt>
  417554:	ldr	w0, [x0]
  417558:	str	w0, [x19, #64]
  41755c:	ldrh	w0, [x19, #110]
  417560:	orr	w0, w0, #0x1
  417564:	and	w0, w0, #0xffff
  417568:	strh	w0, [x19, #110]
  41756c:	ldr	x19, [x20, #8]
  417570:	b	417584 <__fxstatat@plt+0x14454>
  417574:	ldr	x0, [x19, #8]
  417578:	ldr	x0, [x0, #48]
  41757c:	str	x0, [x19, #48]
  417580:	ldr	x19, [x19, #16]
  417584:	cmp	x19, #0x0
  417588:	b.ne	417574 <__fxstatat@plt+0x14444>  // b.any
  41758c:	b	4175f8 <__fxstatat@plt+0x144c8>
  417590:	mov	w1, #0x3                   	// #3
  417594:	mov	x0, x20
  417598:	bl	417ee0 <__fxstatat@plt+0x14db0>
  41759c:	str	x0, [x20, #8]
  4175a0:	ldr	x0, [x20, #8]
  4175a4:	cmp	x0, #0x0
  4175a8:	b.ne	4175f8 <__fxstatat@plt+0x144c8>  // b.any
  4175ac:	ldr	w0, [x20, #72]
  4175b0:	and	w0, w0, #0x2000
  4175b4:	cmp	w0, #0x0
  4175b8:	b.eq	4175c4 <__fxstatat@plt+0x14494>  // b.none
  4175bc:	mov	x0, #0x0                   	// #0
  4175c0:	b	417b14 <__fxstatat@plt+0x149e4>
  4175c4:	ldr	w0, [x19, #64]
  4175c8:	cmp	w0, #0x0
  4175cc:	b.eq	4175e4 <__fxstatat@plt+0x144b4>  // b.none
  4175d0:	ldrh	w0, [x19, #108]
  4175d4:	cmp	w0, #0x4
  4175d8:	b.eq	4175e4 <__fxstatat@plt+0x144b4>  // b.none
  4175dc:	mov	w0, #0x7                   	// #7
  4175e0:	strh	w0, [x19, #108]
  4175e4:	mov	x1, x19
  4175e8:	mov	x0, x20
  4175ec:	bl	4164f8 <__fxstatat@plt+0x133c8>
  4175f0:	mov	x0, x19
  4175f4:	b	417b14 <__fxstatat@plt+0x149e4>
  4175f8:	ldr	x19, [x20, #8]
  4175fc:	str	xzr, [x20, #8]
  417600:	b	41778c <__fxstatat@plt+0x1465c>
  417604:	nop
  417608:	mov	x21, x19
  41760c:	ldr	x0, [x19, #16]
  417610:	cmp	x0, #0x0
  417614:	b.ne	41767c <__fxstatat@plt+0x1454c>  // b.any
  417618:	ldr	x0, [x19, #8]
  41761c:	ldr	x0, [x0, #24]
  417620:	cmp	x0, #0x0
  417624:	b.eq	41767c <__fxstatat@plt+0x1454c>  // b.none
  417628:	ldr	x19, [x21, #8]
  41762c:	str	x19, [x20]
  417630:	ldr	x1, [x20, #32]
  417634:	ldr	x0, [x19, #72]
  417638:	add	x0, x1, x0
  41763c:	strb	wzr, [x0]
  417640:	mov	w1, #0x3                   	// #3
  417644:	mov	x0, x20
  417648:	bl	417ee0 <__fxstatat@plt+0x14db0>
  41764c:	mov	x19, x0
  417650:	cmp	x19, #0x0
  417654:	b.ne	417670 <__fxstatat@plt+0x14540>  // b.any
  417658:	ldr	w0, [x20, #72]
  41765c:	and	w0, w0, #0x2000
  417660:	cmp	w0, #0x0
  417664:	b.eq	417948 <__fxstatat@plt+0x14818>  // b.none
  417668:	mov	x0, #0x0                   	// #0
  41766c:	b	417b14 <__fxstatat@plt+0x149e4>
  417670:	mov	x0, x21
  417674:	bl	402e30 <free@plt>
  417678:	b	41778c <__fxstatat@plt+0x1465c>
  41767c:	ldr	x19, [x19, #16]
  417680:	cmp	x19, #0x0
  417684:	b.eq	417950 <__fxstatat@plt+0x14820>  // b.none
  417688:	str	x19, [x20]
  41768c:	mov	x0, x21
  417690:	bl	402e30 <free@plt>
  417694:	ldr	x0, [x19, #88]
  417698:	cmp	x0, #0x0
  41769c:	b.ne	4176e4 <__fxstatat@plt+0x145b4>  // b.any
  4176a0:	mov	x0, x20
  4176a4:	bl	4167e0 <__fxstatat@plt+0x136b0>
  4176a8:	cmp	w0, #0x0
  4176ac:	b.eq	4176c4 <__fxstatat@plt+0x14594>  // b.none
  4176b0:	ldr	w0, [x20, #72]
  4176b4:	orr	w0, w0, #0x2000
  4176b8:	str	w0, [x20, #72]
  4176bc:	mov	x0, #0x0                   	// #0
  4176c0:	b	417b14 <__fxstatat@plt+0x149e4>
  4176c4:	mov	x0, x20
  4176c8:	bl	416620 <__fxstatat@plt+0x134f0>
  4176cc:	mov	x1, x19
  4176d0:	mov	x0, x20
  4176d4:	bl	416d9c <__fxstatat@plt+0x13c6c>
  4176d8:	mov	x0, x20
  4176dc:	bl	41631c <__fxstatat@plt+0x131ec>
  4176e0:	b	417800 <__fxstatat@plt+0x146d0>
  4176e4:	ldrh	w0, [x19, #112]
  4176e8:	cmp	w0, #0x4
  4176ec:	b.ne	4176f4 <__fxstatat@plt+0x145c4>  // b.any
  4176f0:	b	417608 <__fxstatat@plt+0x144d8>
  4176f4:	ldrh	w0, [x19, #112]
  4176f8:	cmp	w0, #0x2
  4176fc:	b.ne	417788 <__fxstatat@plt+0x14658>  // b.any
  417700:	mov	w2, #0x1                   	// #1
  417704:	mov	x1, x19
  417708:	mov	x0, x20
  41770c:	bl	418970 <__fxstatat@plt+0x15840>
  417710:	and	w0, w0, #0xffff
  417714:	strh	w0, [x19, #108]
  417718:	ldrh	w0, [x19, #108]
  41771c:	cmp	w0, #0x1
  417720:	b.ne	41777c <__fxstatat@plt+0x1464c>  // b.any
  417724:	ldr	w0, [x20, #72]
  417728:	and	w0, w0, #0x4
  41772c:	cmp	w0, #0x0
  417730:	b.ne	41777c <__fxstatat@plt+0x1464c>  // b.any
  417734:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  417738:	add	x1, x0, #0x5d0
  41773c:	mov	x0, x20
  417740:	bl	4168a4 <__fxstatat@plt+0x13774>
  417744:	str	w0, [x19, #68]
  417748:	ldr	w0, [x19, #68]
  41774c:	cmp	w0, #0x0
  417750:	b.ge	41776c <__fxstatat@plt+0x1463c>  // b.tcont
  417754:	bl	403070 <__errno_location@plt>
  417758:	ldr	w0, [x0]
  41775c:	str	w0, [x19, #64]
  417760:	mov	w0, #0x7                   	// #7
  417764:	strh	w0, [x19, #108]
  417768:	b	41777c <__fxstatat@plt+0x1464c>
  41776c:	ldrh	w0, [x19, #110]
  417770:	orr	w0, w0, #0x2
  417774:	and	w0, w0, #0xffff
  417778:	strh	w0, [x19, #110]
  41777c:	mov	w0, #0x3                   	// #3
  417780:	strh	w0, [x19, #112]
  417784:	b	41778c <__fxstatat@plt+0x1465c>
  417788:	nop
  41778c:	ldr	x1, [x20, #32]
  417790:	ldr	x0, [x19, #8]
  417794:	ldr	x2, [x0, #56]
  417798:	ldr	x0, [x19, #8]
  41779c:	ldr	x0, [x0, #72]
  4177a0:	sub	x0, x0, #0x1
  4177a4:	add	x0, x2, x0
  4177a8:	ldrb	w0, [x0]
  4177ac:	cmp	w0, #0x2f
  4177b0:	b.ne	4177c4 <__fxstatat@plt+0x14694>  // b.any
  4177b4:	ldr	x0, [x19, #8]
  4177b8:	ldr	x0, [x0, #72]
  4177bc:	sub	x0, x0, #0x1
  4177c0:	b	4177cc <__fxstatat@plt+0x1469c>
  4177c4:	ldr	x0, [x19, #8]
  4177c8:	ldr	x0, [x0, #72]
  4177cc:	add	x21, x1, x0
  4177d0:	mov	x0, x21
  4177d4:	add	x21, x0, #0x1
  4177d8:	mov	w1, #0x2f                  	// #47
  4177dc:	strb	w1, [x0]
  4177e0:	add	x1, x19, #0xf8
  4177e4:	ldr	x0, [x19, #96]
  4177e8:	add	x0, x0, #0x1
  4177ec:	mov	x2, x0
  4177f0:	mov	x0, x21
  4177f4:	bl	402930 <memmove@plt>
  4177f8:	b	417800 <__fxstatat@plt+0x146d0>
  4177fc:	nop
  417800:	str	x19, [x20]
  417804:	ldrh	w0, [x19, #108]
  417808:	cmp	w0, #0xb
  41780c:	b.ne	4178e8 <__fxstatat@plt+0x147b8>  // b.any
  417810:	ldr	x0, [x19, #168]
  417814:	cmp	x0, #0x2
  417818:	b.ne	4178d8 <__fxstatat@plt+0x147a8>  // b.any
  41781c:	ldr	x0, [x19, #8]
  417820:	str	x0, [sp, #56]
  417824:	ldr	x0, [sp, #56]
  417828:	ldr	w0, [x0, #104]
  41782c:	cmp	w0, #0x0
  417830:	b.ne	41786c <__fxstatat@plt+0x1473c>  // b.any
  417834:	ldr	w0, [x20, #72]
  417838:	and	w0, w0, #0x8
  41783c:	cmp	w0, #0x0
  417840:	b.eq	41786c <__fxstatat@plt+0x1473c>  // b.none
  417844:	ldr	w0, [x20, #72]
  417848:	and	w0, w0, #0x10
  41784c:	cmp	w0, #0x0
  417850:	b.eq	41786c <__fxstatat@plt+0x1473c>  // b.none
  417854:	ldr	w0, [x20, #44]
  417858:	mov	w1, w0
  41785c:	ldr	x0, [sp, #56]
  417860:	bl	417278 <__fxstatat@plt+0x14148>
  417864:	cmp	w0, #0x2
  417868:	b.eq	4178e8 <__fxstatat@plt+0x147b8>  // b.none
  41786c:	mov	w2, #0x0                   	// #0
  417870:	mov	x1, x19
  417874:	mov	x0, x20
  417878:	bl	418970 <__fxstatat@plt+0x15840>
  41787c:	and	w0, w0, #0xffff
  417880:	strh	w0, [x19, #108]
  417884:	ldr	w0, [x19, #136]
  417888:	and	w0, w0, #0xf000
  41788c:	cmp	w0, #0x4, lsl #12
  417890:	b.ne	4178e8 <__fxstatat@plt+0x147b8>  // b.any
  417894:	ldr	x0, [x19, #88]
  417898:	cmp	x0, #0x0
  41789c:	b.eq	4178e8 <__fxstatat@plt+0x147b8>  // b.none
  4178a0:	ldr	x0, [sp, #56]
  4178a4:	ldr	w0, [x0, #104]
  4178a8:	cmp	w0, #0x0
  4178ac:	b.eq	4178e8 <__fxstatat@plt+0x147b8>  // b.none
  4178b0:	ldr	x0, [sp, #56]
  4178b4:	ldr	w0, [x0, #104]
  4178b8:	cmn	w0, #0x1
  4178bc:	b.eq	4178e8 <__fxstatat@plt+0x147b8>  // b.none
  4178c0:	ldr	x0, [sp, #56]
  4178c4:	ldr	w0, [x0, #104]
  4178c8:	sub	w1, w0, #0x1
  4178cc:	ldr	x0, [sp, #56]
  4178d0:	str	w1, [x0, #104]
  4178d4:	b	4178e8 <__fxstatat@plt+0x147b8>
  4178d8:	ldr	x0, [x19, #168]
  4178dc:	cmp	x0, #0x1
  4178e0:	b.eq	4178e8 <__fxstatat@plt+0x147b8>  // b.none
  4178e4:	bl	402d20 <abort@plt>
  4178e8:	ldrh	w0, [x19, #108]
  4178ec:	cmp	w0, #0x1
  4178f0:	b.ne	417940 <__fxstatat@plt+0x14810>  // b.any
  4178f4:	ldr	x0, [x19, #88]
  4178f8:	cmp	x0, #0x0
  4178fc:	b.ne	417908 <__fxstatat@plt+0x147d8>  // b.any
  417900:	ldr	x0, [x19, #120]
  417904:	str	x0, [x20, #24]
  417908:	mov	x1, x19
  41790c:	mov	x0, x20
  417910:	bl	4163cc <__fxstatat@plt+0x1329c>
  417914:	and	w0, w0, #0xff
  417918:	eor	w0, w0, #0x1
  41791c:	and	w0, w0, #0xff
  417920:	cmp	w0, #0x0
  417924:	b.eq	417940 <__fxstatat@plt+0x14810>  // b.none
  417928:	bl	403070 <__errno_location@plt>
  41792c:	mov	x1, x0
  417930:	mov	w0, #0xc                   	// #12
  417934:	str	w0, [x1]
  417938:	mov	x0, #0x0                   	// #0
  41793c:	b	417b14 <__fxstatat@plt+0x149e4>
  417940:	mov	x0, x19
  417944:	b	417b14 <__fxstatat@plt+0x149e4>
  417948:	nop
  41794c:	b	417954 <__fxstatat@plt+0x14824>
  417950:	nop
  417954:	ldr	x19, [x21, #8]
  417958:	str	x19, [x20]
  41795c:	mov	x0, x21
  417960:	bl	402e30 <free@plt>
  417964:	ldr	x0, [x19, #88]
  417968:	cmn	x0, #0x1
  41796c:	b.ne	41798c <__fxstatat@plt+0x1485c>  // b.any
  417970:	mov	x0, x19
  417974:	bl	402e30 <free@plt>
  417978:	bl	403070 <__errno_location@plt>
  41797c:	str	wzr, [x0]
  417980:	str	xzr, [x20]
  417984:	mov	x0, #0x0                   	// #0
  417988:	b	417b14 <__fxstatat@plt+0x149e4>
  41798c:	ldrh	w0, [x19, #108]
  417990:	cmp	w0, #0xb
  417994:	b.ne	41799c <__fxstatat@plt+0x1486c>  // b.any
  417998:	bl	402d20 <abort@plt>
  41799c:	ldr	x1, [x20, #32]
  4179a0:	ldr	x0, [x19, #72]
  4179a4:	add	x0, x1, x0
  4179a8:	strb	wzr, [x0]
  4179ac:	ldr	x0, [x19, #88]
  4179b0:	cmp	x0, #0x0
  4179b4:	b.ne	4179e4 <__fxstatat@plt+0x148b4>  // b.any
  4179b8:	mov	x0, x20
  4179bc:	bl	4167e0 <__fxstatat@plt+0x136b0>
  4179c0:	cmp	w0, #0x0
  4179c4:	b.eq	417ab8 <__fxstatat@plt+0x14988>  // b.none
  4179c8:	bl	403070 <__errno_location@plt>
  4179cc:	ldr	w0, [x0]
  4179d0:	str	w0, [x19, #64]
  4179d4:	ldr	w0, [x20, #72]
  4179d8:	orr	w0, w0, #0x2000
  4179dc:	str	w0, [x20, #72]
  4179e0:	b	417ab8 <__fxstatat@plt+0x14988>
  4179e4:	ldrh	w0, [x19, #110]
  4179e8:	and	w0, w0, #0x2
  4179ec:	cmp	w0, #0x0
  4179f0:	b.eq	417a70 <__fxstatat@plt+0x14940>  // b.none
  4179f4:	ldr	w0, [x20, #72]
  4179f8:	and	w0, w0, #0x4
  4179fc:	cmp	w0, #0x0
  417a00:	b.ne	417a64 <__fxstatat@plt+0x14934>  // b.any
  417a04:	ldr	w0, [x20, #72]
  417a08:	and	w0, w0, #0x200
  417a0c:	cmp	w0, #0x0
  417a10:	b.eq	417a30 <__fxstatat@plt+0x14900>  // b.none
  417a14:	ldr	w0, [x19, #68]
  417a18:	mov	w2, #0x1                   	// #1
  417a1c:	mov	w1, w0
  417a20:	mov	x0, x20
  417a24:	bl	416728 <__fxstatat@plt+0x135f8>
  417a28:	mov	w0, #0x0                   	// #0
  417a2c:	b	417a44 <__fxstatat@plt+0x14914>
  417a30:	ldr	w0, [x19, #68]
  417a34:	bl	402990 <fchdir@plt>
  417a38:	cmp	w0, #0x0
  417a3c:	cset	w0, ne  // ne = any
  417a40:	and	w0, w0, #0xff
  417a44:	cmp	w0, #0x0
  417a48:	b.eq	417a64 <__fxstatat@plt+0x14934>  // b.none
  417a4c:	bl	403070 <__errno_location@plt>
  417a50:	ldr	w0, [x0]
  417a54:	str	w0, [x19, #64]
  417a58:	ldr	w0, [x20, #72]
  417a5c:	orr	w0, w0, #0x2000
  417a60:	str	w0, [x20, #72]
  417a64:	ldr	w0, [x19, #68]
  417a68:	bl	402cd0 <close@plt>
  417a6c:	b	417ab8 <__fxstatat@plt+0x14988>
  417a70:	ldrh	w0, [x19, #110]
  417a74:	and	w0, w0, #0x1
  417a78:	cmp	w0, #0x0
  417a7c:	b.ne	417ab8 <__fxstatat@plt+0x14988>  // b.any
  417a80:	ldr	x1, [x19, #8]
  417a84:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  417a88:	add	x3, x0, #0x5d8
  417a8c:	mov	w2, #0xffffffff            	// #-1
  417a90:	mov	x0, x20
  417a94:	bl	419058 <__fxstatat@plt+0x15f28>
  417a98:	cmp	w0, #0x0
  417a9c:	b.eq	417ab8 <__fxstatat@plt+0x14988>  // b.none
  417aa0:	bl	403070 <__errno_location@plt>
  417aa4:	ldr	w0, [x0]
  417aa8:	str	w0, [x19, #64]
  417aac:	ldr	w0, [x20, #72]
  417ab0:	orr	w0, w0, #0x2000
  417ab4:	str	w0, [x20, #72]
  417ab8:	ldrh	w0, [x19, #108]
  417abc:	cmp	w0, #0x2
  417ac0:	b.eq	417af8 <__fxstatat@plt+0x149c8>  // b.none
  417ac4:	ldr	w0, [x19, #64]
  417ac8:	cmp	w0, #0x0
  417acc:	b.eq	417ad8 <__fxstatat@plt+0x149a8>  // b.none
  417ad0:	mov	w0, #0x7                   	// #7
  417ad4:	b	417adc <__fxstatat@plt+0x149ac>
  417ad8:	mov	w0, #0x6                   	// #6
  417adc:	strh	w0, [x19, #108]
  417ae0:	ldr	w0, [x19, #64]
  417ae4:	cmp	w0, #0x0
  417ae8:	b.ne	417af8 <__fxstatat@plt+0x149c8>  // b.any
  417aec:	mov	x1, x19
  417af0:	mov	x0, x20
  417af4:	bl	4164f8 <__fxstatat@plt+0x133c8>
  417af8:	ldr	w0, [x20, #72]
  417afc:	and	w0, w0, #0x2000
  417b00:	cmp	w0, #0x0
  417b04:	b.ne	417b10 <__fxstatat@plt+0x149e0>  // b.any
  417b08:	mov	x0, x19
  417b0c:	b	417b14 <__fxstatat@plt+0x149e4>
  417b10:	mov	x0, #0x0                   	// #0
  417b14:	ldp	x19, x20, [sp, #16]
  417b18:	ldr	x21, [sp, #32]
  417b1c:	ldp	x29, x30, [sp], #64
  417b20:	ret
  417b24:	stp	x29, x30, [sp, #-48]!
  417b28:	mov	x29, sp
  417b2c:	str	x0, [sp, #40]
  417b30:	str	x1, [sp, #32]
  417b34:	str	w2, [sp, #28]
  417b38:	ldr	w0, [sp, #28]
  417b3c:	cmp	w0, #0x0
  417b40:	b.eq	417b8c <__fxstatat@plt+0x14a5c>  // b.none
  417b44:	ldr	w0, [sp, #28]
  417b48:	cmp	w0, #0x1
  417b4c:	b.eq	417b8c <__fxstatat@plt+0x14a5c>  // b.none
  417b50:	ldr	w0, [sp, #28]
  417b54:	cmp	w0, #0x2
  417b58:	b.eq	417b8c <__fxstatat@plt+0x14a5c>  // b.none
  417b5c:	ldr	w0, [sp, #28]
  417b60:	cmp	w0, #0x3
  417b64:	b.eq	417b8c <__fxstatat@plt+0x14a5c>  // b.none
  417b68:	ldr	w0, [sp, #28]
  417b6c:	cmp	w0, #0x4
  417b70:	b.eq	417b8c <__fxstatat@plt+0x14a5c>  // b.none
  417b74:	bl	403070 <__errno_location@plt>
  417b78:	mov	x1, x0
  417b7c:	mov	w0, #0x16                  	// #22
  417b80:	str	w0, [x1]
  417b84:	mov	w0, #0x1                   	// #1
  417b88:	b	417ba0 <__fxstatat@plt+0x14a70>
  417b8c:	ldr	w0, [sp, #28]
  417b90:	and	w1, w0, #0xffff
  417b94:	ldr	x0, [sp, #32]
  417b98:	strh	w1, [x0, #112]
  417b9c:	mov	w0, #0x0                   	// #0
  417ba0:	ldp	x29, x30, [sp], #48
  417ba4:	ret
  417ba8:	stp	x29, x30, [sp, #-64]!
  417bac:	mov	x29, sp
  417bb0:	stp	x19, x20, [sp, #16]
  417bb4:	mov	x19, x0
  417bb8:	str	w1, [sp, #44]
  417bbc:	ldr	w0, [sp, #44]
  417bc0:	cmp	w0, #0x0
  417bc4:	b.eq	417bec <__fxstatat@plt+0x14abc>  // b.none
  417bc8:	ldr	w0, [sp, #44]
  417bcc:	cmp	w0, #0x1, lsl #12
  417bd0:	b.eq	417bec <__fxstatat@plt+0x14abc>  // b.none
  417bd4:	bl	403070 <__errno_location@plt>
  417bd8:	mov	x1, x0
  417bdc:	mov	w0, #0x16                  	// #22
  417be0:	str	w0, [x1]
  417be4:	mov	x0, #0x0                   	// #0
  417be8:	b	417d64 <__fxstatat@plt+0x14c34>
  417bec:	ldr	x20, [x19]
  417bf0:	bl	403070 <__errno_location@plt>
  417bf4:	str	wzr, [x0]
  417bf8:	ldr	w0, [x19, #72]
  417bfc:	and	w0, w0, #0x2000
  417c00:	cmp	w0, #0x0
  417c04:	b.eq	417c10 <__fxstatat@plt+0x14ae0>  // b.none
  417c08:	mov	x0, #0x0                   	// #0
  417c0c:	b	417d64 <__fxstatat@plt+0x14c34>
  417c10:	ldrh	w0, [x20, #108]
  417c14:	cmp	w0, #0x9
  417c18:	b.ne	417c24 <__fxstatat@plt+0x14af4>  // b.any
  417c1c:	ldr	x0, [x20, #16]
  417c20:	b	417d64 <__fxstatat@plt+0x14c34>
  417c24:	ldrh	w0, [x20, #108]
  417c28:	cmp	w0, #0x1
  417c2c:	b.eq	417c38 <__fxstatat@plt+0x14b08>  // b.none
  417c30:	mov	x0, #0x0                   	// #0
  417c34:	b	417d64 <__fxstatat@plt+0x14c34>
  417c38:	ldr	x0, [x19, #8]
  417c3c:	cmp	x0, #0x0
  417c40:	b.eq	417c4c <__fxstatat@plt+0x14b1c>  // b.none
  417c44:	ldr	x0, [x19, #8]
  417c48:	bl	418d9c <__fxstatat@plt+0x15c6c>
  417c4c:	ldr	w0, [sp, #44]
  417c50:	cmp	w0, #0x1, lsl #12
  417c54:	b.ne	417c70 <__fxstatat@plt+0x14b40>  // b.any
  417c58:	ldr	w0, [x19, #72]
  417c5c:	orr	w0, w0, #0x1000
  417c60:	str	w0, [x19, #72]
  417c64:	mov	w0, #0x2                   	// #2
  417c68:	str	w0, [sp, #44]
  417c6c:	b	417c78 <__fxstatat@plt+0x14b48>
  417c70:	mov	w0, #0x1                   	// #1
  417c74:	str	w0, [sp, #44]
  417c78:	ldr	x0, [x20, #88]
  417c7c:	cmp	x0, #0x0
  417c80:	b.ne	417ca4 <__fxstatat@plt+0x14b74>  // b.any
  417c84:	ldr	x0, [x20, #48]
  417c88:	ldrb	w0, [x0]
  417c8c:	cmp	w0, #0x2f
  417c90:	b.eq	417ca4 <__fxstatat@plt+0x14b74>  // b.none
  417c94:	ldr	w0, [x19, #72]
  417c98:	and	w0, w0, #0x4
  417c9c:	cmp	w0, #0x0
  417ca0:	b.eq	417cbc <__fxstatat@plt+0x14b8c>  // b.none
  417ca4:	ldr	w1, [sp, #44]
  417ca8:	mov	x0, x19
  417cac:	bl	417ee0 <__fxstatat@plt+0x14db0>
  417cb0:	str	x0, [x19, #8]
  417cb4:	ldr	x0, [x19, #8]
  417cb8:	b	417d64 <__fxstatat@plt+0x14c34>
  417cbc:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  417cc0:	add	x1, x0, #0x5d0
  417cc4:	mov	x0, x19
  417cc8:	bl	4168a4 <__fxstatat@plt+0x13774>
  417ccc:	str	w0, [sp, #60]
  417cd0:	ldr	w0, [sp, #60]
  417cd4:	cmp	w0, #0x0
  417cd8:	b.ge	417ce8 <__fxstatat@plt+0x14bb8>  // b.tcont
  417cdc:	str	xzr, [x19, #8]
  417ce0:	mov	x0, #0x0                   	// #0
  417ce4:	b	417d64 <__fxstatat@plt+0x14c34>
  417ce8:	ldr	w1, [sp, #44]
  417cec:	mov	x0, x19
  417cf0:	bl	417ee0 <__fxstatat@plt+0x14db0>
  417cf4:	str	x0, [x19, #8]
  417cf8:	ldr	w0, [x19, #72]
  417cfc:	and	w0, w0, #0x200
  417d00:	cmp	w0, #0x0
  417d04:	b.eq	417d1c <__fxstatat@plt+0x14bec>  // b.none
  417d08:	mov	w2, #0x1                   	// #1
  417d0c:	ldr	w1, [sp, #60]
  417d10:	mov	x0, x19
  417d14:	bl	416728 <__fxstatat@plt+0x135f8>
  417d18:	b	417d60 <__fxstatat@plt+0x14c30>
  417d1c:	ldr	w0, [sp, #60]
  417d20:	bl	402990 <fchdir@plt>
  417d24:	cmp	w0, #0x0
  417d28:	b.eq	417d58 <__fxstatat@plt+0x14c28>  // b.none
  417d2c:	bl	403070 <__errno_location@plt>
  417d30:	ldr	w0, [x0]
  417d34:	str	w0, [sp, #56]
  417d38:	ldr	w0, [sp, #60]
  417d3c:	bl	402cd0 <close@plt>
  417d40:	bl	403070 <__errno_location@plt>
  417d44:	mov	x1, x0
  417d48:	ldr	w0, [sp, #56]
  417d4c:	str	w0, [x1]
  417d50:	mov	x0, #0x0                   	// #0
  417d54:	b	417d64 <__fxstatat@plt+0x14c34>
  417d58:	ldr	w0, [sp, #60]
  417d5c:	bl	402cd0 <close@plt>
  417d60:	ldr	x0, [x19, #8]
  417d64:	ldp	x19, x20, [sp, #16]
  417d68:	ldp	x29, x30, [sp], #64
  417d6c:	ret
  417d70:	sub	sp, sp, #0x10
  417d74:	str	x0, [sp, #8]
  417d78:	str	x1, [sp]
  417d7c:	ldr	x0, [sp, #8]
  417d80:	ldr	x0, [x0]
  417d84:	ldr	x1, [x0, #128]
  417d88:	ldr	x0, [sp]
  417d8c:	ldr	x0, [x0]
  417d90:	ldr	x0, [x0, #128]
  417d94:	cmp	x1, x0
  417d98:	b.cc	417dc4 <__fxstatat@plt+0x14c94>  // b.lo, b.ul, b.last
  417d9c:	ldr	x0, [sp]
  417da0:	ldr	x0, [x0]
  417da4:	ldr	x1, [x0, #128]
  417da8:	ldr	x0, [sp, #8]
  417dac:	ldr	x0, [x0]
  417db0:	ldr	x0, [x0, #128]
  417db4:	cmp	x1, x0
  417db8:	cset	w0, cc  // cc = lo, ul, last
  417dbc:	and	w0, w0, #0xff
  417dc0:	b	417dc8 <__fxstatat@plt+0x14c98>
  417dc4:	mov	w0, #0xffffffff            	// #-1
  417dc8:	add	sp, sp, #0x10
  417dcc:	ret
  417dd0:	sub	sp, sp, #0x20
  417dd4:	str	x0, [sp, #8]
  417dd8:	str	w1, [sp, #4]
  417ddc:	ldr	w0, [sp, #4]
  417de0:	cmp	w0, #0xc
  417de4:	b.eq	417eb8 <__fxstatat@plt+0x14d88>  // b.none
  417de8:	ldr	w0, [sp, #4]
  417dec:	cmp	w0, #0xc
  417df0:	b.hi	417ec4 <__fxstatat@plt+0x14d94>  // b.pmore
  417df4:	ldr	w0, [sp, #4]
  417df8:	cmp	w0, #0xa
  417dfc:	b.eq	417ea0 <__fxstatat@plt+0x14d70>  // b.none
  417e00:	ldr	w0, [sp, #4]
  417e04:	cmp	w0, #0xa
  417e08:	b.hi	417ec4 <__fxstatat@plt+0x14d94>  // b.pmore
  417e0c:	ldr	w0, [sp, #4]
  417e10:	cmp	w0, #0x8
  417e14:	b.eq	417eac <__fxstatat@plt+0x14d7c>  // b.none
  417e18:	ldr	w0, [sp, #4]
  417e1c:	cmp	w0, #0x8
  417e20:	b.hi	417ec4 <__fxstatat@plt+0x14d94>  // b.pmore
  417e24:	ldr	w0, [sp, #4]
  417e28:	cmp	w0, #0x6
  417e2c:	b.eq	417e70 <__fxstatat@plt+0x14d40>  // b.none
  417e30:	ldr	w0, [sp, #4]
  417e34:	cmp	w0, #0x6
  417e38:	b.hi	417ec4 <__fxstatat@plt+0x14d94>  // b.pmore
  417e3c:	ldr	w0, [sp, #4]
  417e40:	cmp	w0, #0x4
  417e44:	b.eq	417e88 <__fxstatat@plt+0x14d58>  // b.none
  417e48:	ldr	w0, [sp, #4]
  417e4c:	cmp	w0, #0x4
  417e50:	b.hi	417ec4 <__fxstatat@plt+0x14d94>  // b.pmore
  417e54:	ldr	w0, [sp, #4]
  417e58:	cmp	w0, #0x1
  417e5c:	b.eq	417e94 <__fxstatat@plt+0x14d64>  // b.none
  417e60:	ldr	w0, [sp, #4]
  417e64:	cmp	w0, #0x2
  417e68:	b.eq	417e7c <__fxstatat@plt+0x14d4c>  // b.none
  417e6c:	b	417ec4 <__fxstatat@plt+0x14d94>
  417e70:	mov	w0, #0x6000                	// #24576
  417e74:	str	w0, [sp, #28]
  417e78:	b	417ec8 <__fxstatat@plt+0x14d98>
  417e7c:	mov	w0, #0x2000                	// #8192
  417e80:	str	w0, [sp, #28]
  417e84:	b	417ec8 <__fxstatat@plt+0x14d98>
  417e88:	mov	w0, #0x4000                	// #16384
  417e8c:	str	w0, [sp, #28]
  417e90:	b	417ec8 <__fxstatat@plt+0x14d98>
  417e94:	mov	w0, #0x1000                	// #4096
  417e98:	str	w0, [sp, #28]
  417e9c:	b	417ec8 <__fxstatat@plt+0x14d98>
  417ea0:	mov	w0, #0xa000                	// #40960
  417ea4:	str	w0, [sp, #28]
  417ea8:	b	417ec8 <__fxstatat@plt+0x14d98>
  417eac:	mov	w0, #0x8000                	// #32768
  417eb0:	str	w0, [sp, #28]
  417eb4:	b	417ec8 <__fxstatat@plt+0x14d98>
  417eb8:	mov	w0, #0xc000                	// #49152
  417ebc:	str	w0, [sp, #28]
  417ec0:	b	417ec8 <__fxstatat@plt+0x14d98>
  417ec4:	str	wzr, [sp, #28]
  417ec8:	ldr	x0, [sp, #8]
  417ecc:	ldr	w1, [sp, #28]
  417ed0:	str	w1, [x0, #16]
  417ed4:	nop
  417ed8:	add	sp, sp, #0x20
  417edc:	ret
  417ee0:	stp	x29, x30, [sp, #-208]!
  417ee4:	mov	x29, sp
  417ee8:	stp	x19, x20, [sp, #16]
  417eec:	stp	x21, x22, [sp, #32]
  417ef0:	mov	x19, x0
  417ef4:	str	w1, [sp, #60]
  417ef8:	ldr	x0, [x19]
  417efc:	str	x0, [sp, #160]
  417f00:	ldr	x0, [sp, #160]
  417f04:	ldr	x0, [x0, #24]
  417f08:	cmp	x0, #0x0
  417f0c:	cset	w0, ne  // ne = any
  417f10:	strb	w0, [sp, #159]
  417f14:	strb	wzr, [sp, #175]
  417f18:	ldrb	w0, [sp, #159]
  417f1c:	cmp	w0, #0x0
  417f20:	b.eq	417f8c <__fxstatat@plt+0x14e5c>  // b.none
  417f24:	ldr	x0, [sp, #160]
  417f28:	ldr	x0, [x0, #24]
  417f2c:	str	x0, [sp, #144]
  417f30:	ldr	x0, [sp, #144]
  417f34:	bl	402f50 <dirfd@plt>
  417f38:	str	w0, [sp, #76]
  417f3c:	ldr	w0, [sp, #76]
  417f40:	cmp	w0, #0x0
  417f44:	b.ge	4180f0 <__fxstatat@plt+0x14fc0>  // b.tcont
  417f48:	ldr	x0, [sp, #160]
  417f4c:	ldr	x0, [x0, #24]
  417f50:	bl	402cc0 <closedir@plt>
  417f54:	ldr	x0, [sp, #160]
  417f58:	str	xzr, [x0, #24]
  417f5c:	ldr	w0, [sp, #60]
  417f60:	cmp	w0, #0x3
  417f64:	b.ne	417f84 <__fxstatat@plt+0x14e54>  // b.any
  417f68:	ldr	x0, [sp, #160]
  417f6c:	mov	w1, #0x4                   	// #4
  417f70:	strh	w1, [x0, #108]
  417f74:	bl	403070 <__errno_location@plt>
  417f78:	ldr	w1, [x0]
  417f7c:	ldr	x0, [sp, #160]
  417f80:	str	w1, [x0, #64]
  417f84:	mov	x0, #0x0                   	// #0
  417f88:	b	418960 <__fxstatat@plt+0x15830>
  417f8c:	ldr	w0, [x19, #72]
  417f90:	and	w0, w0, #0x4
  417f94:	cmp	w0, #0x0
  417f98:	b.ne	417fb4 <__fxstatat@plt+0x14e84>  // b.any
  417f9c:	ldr	w0, [x19, #72]
  417fa0:	and	w0, w0, #0x200
  417fa4:	cmp	w0, #0x0
  417fa8:	b.eq	417fb4 <__fxstatat@plt+0x14e84>  // b.none
  417fac:	ldr	w0, [x19, #44]
  417fb0:	b	417fb8 <__fxstatat@plt+0x14e88>
  417fb4:	mov	w0, #0xffffff9c            	// #-100
  417fb8:	ldr	x1, [sp, #160]
  417fbc:	ldr	x4, [x1, #48]
  417fc0:	ldr	w1, [x19, #72]
  417fc4:	and	w1, w1, #0x10
  417fc8:	cmp	w1, #0x0
  417fcc:	b.eq	417ff8 <__fxstatat@plt+0x14ec8>  // b.none
  417fd0:	ldr	w1, [x19, #72]
  417fd4:	and	w1, w1, #0x1
  417fd8:	cmp	w1, #0x0
  417fdc:	b.eq	417ff0 <__fxstatat@plt+0x14ec0>  // b.none
  417fe0:	ldr	x1, [sp, #160]
  417fe4:	ldr	x1, [x1, #88]
  417fe8:	cmp	x1, #0x0
  417fec:	b.eq	417ff8 <__fxstatat@plt+0x14ec8>  // b.none
  417ff0:	mov	w1, #0x8000                	// #32768
  417ff4:	b	417ffc <__fxstatat@plt+0x14ecc>
  417ff8:	mov	w1, #0x0                   	// #0
  417ffc:	add	x2, sp, #0x4c
  418000:	mov	x3, x2
  418004:	mov	w2, w1
  418008:	mov	x1, x4
  41800c:	bl	4100e0 <__fxstatat@plt+0xcfb0>
  418010:	mov	x1, x0
  418014:	ldr	x0, [sp, #160]
  418018:	str	x1, [x0, #24]
  41801c:	ldr	x0, [sp, #160]
  418020:	ldr	x0, [x0, #24]
  418024:	cmp	x0, #0x0
  418028:	b.ne	41805c <__fxstatat@plt+0x14f2c>  // b.any
  41802c:	ldr	w0, [sp, #60]
  418030:	cmp	w0, #0x3
  418034:	b.ne	418054 <__fxstatat@plt+0x14f24>  // b.any
  418038:	ldr	x0, [sp, #160]
  41803c:	mov	w1, #0x4                   	// #4
  418040:	strh	w1, [x0, #108]
  418044:	bl	403070 <__errno_location@plt>
  418048:	ldr	w1, [x0]
  41804c:	ldr	x0, [sp, #160]
  418050:	str	w1, [x0, #64]
  418054:	mov	x0, #0x0                   	// #0
  418058:	b	418960 <__fxstatat@plt+0x15830>
  41805c:	ldr	x0, [sp, #160]
  418060:	ldrh	w0, [x0, #108]
  418064:	cmp	w0, #0xb
  418068:	b.ne	41808c <__fxstatat@plt+0x14f5c>  // b.any
  41806c:	mov	w2, #0x0                   	// #0
  418070:	ldr	x1, [sp, #160]
  418074:	mov	x0, x19
  418078:	bl	418970 <__fxstatat@plt+0x15840>
  41807c:	and	w1, w0, #0xffff
  418080:	ldr	x0, [sp, #160]
  418084:	strh	w1, [x0, #108]
  418088:	b	4180f0 <__fxstatat@plt+0x14fc0>
  41808c:	ldr	w0, [x19, #72]
  418090:	and	w0, w0, #0x100
  418094:	cmp	w0, #0x0
  418098:	b.eq	4180f0 <__fxstatat@plt+0x14fc0>  // b.none
  41809c:	ldr	x1, [sp, #160]
  4180a0:	mov	x0, x19
  4180a4:	bl	4164f8 <__fxstatat@plt+0x133c8>
  4180a8:	mov	w2, #0x0                   	// #0
  4180ac:	ldr	x1, [sp, #160]
  4180b0:	mov	x0, x19
  4180b4:	bl	418970 <__fxstatat@plt+0x15840>
  4180b8:	ldr	x1, [sp, #160]
  4180bc:	mov	x0, x19
  4180c0:	bl	4163cc <__fxstatat@plt+0x1329c>
  4180c4:	and	w0, w0, #0xff
  4180c8:	eor	w0, w0, #0x1
  4180cc:	and	w0, w0, #0xff
  4180d0:	cmp	w0, #0x0
  4180d4:	b.eq	4180f0 <__fxstatat@plt+0x14fc0>  // b.none
  4180d8:	bl	403070 <__errno_location@plt>
  4180dc:	mov	x1, x0
  4180e0:	mov	w0, #0xc                   	// #12
  4180e4:	str	w0, [x1]
  4180e8:	mov	x0, #0x0                   	// #0
  4180ec:	b	418960 <__fxstatat@plt+0x15830>
  4180f0:	ldr	x0, [x19, #64]
  4180f4:	cmp	x0, #0x0
  4180f8:	b.eq	418104 <__fxstatat@plt+0x14fd4>  // b.none
  4180fc:	mov	x0, #0xffffffffffffffff    	// #-1
  418100:	b	41810c <__fxstatat@plt+0x14fdc>
  418104:	mov	x0, #0x86a0                	// #34464
  418108:	movk	x0, #0x1, lsl #16
  41810c:	str	x0, [sp, #136]
  418110:	ldrb	w0, [sp, #159]
  418114:	cmp	w0, #0x0
  418118:	b.eq	418128 <__fxstatat@plt+0x14ff8>  // b.none
  41811c:	mov	w0, #0x1                   	// #1
  418120:	strb	w0, [sp, #199]
  418124:	b	4182a0 <__fxstatat@plt+0x15170>
  418128:	ldr	w0, [sp, #60]
  41812c:	cmp	w0, #0x2
  418130:	b.eq	418194 <__fxstatat@plt+0x15064>  // b.none
  418134:	ldr	w0, [x19, #72]
  418138:	and	w0, w0, #0x8
  41813c:	cmp	w0, #0x0
  418140:	b.eq	41818c <__fxstatat@plt+0x1505c>  // b.none
  418144:	ldr	w0, [x19, #72]
  418148:	and	w0, w0, #0x10
  41814c:	cmp	w0, #0x0
  418150:	b.eq	41818c <__fxstatat@plt+0x1505c>  // b.none
  418154:	ldr	w0, [x19, #72]
  418158:	and	w0, w0, #0x20
  41815c:	cmp	w0, #0x0
  418160:	b.ne	41818c <__fxstatat@plt+0x1505c>  // b.any
  418164:	ldr	x0, [sp, #160]
  418168:	ldr	w0, [x0, #140]
  41816c:	cmp	w0, #0x2
  418170:	b.ne	41818c <__fxstatat@plt+0x1505c>  // b.any
  418174:	ldr	w0, [sp, #76]
  418178:	mov	w1, w0
  41817c:	ldr	x0, [sp, #160]
  418180:	bl	417278 <__fxstatat@plt+0x14148>
  418184:	cmp	w0, #0x0
  418188:	b.ne	418194 <__fxstatat@plt+0x15064>  // b.any
  41818c:	mov	w0, #0x1                   	// #1
  418190:	b	418198 <__fxstatat@plt+0x15068>
  418194:	mov	w0, #0x0                   	// #0
  418198:	strb	w0, [sp, #199]
  41819c:	ldrb	w0, [sp, #199]
  4181a0:	and	w0, w0, #0x1
  4181a4:	strb	w0, [sp, #199]
  4181a8:	ldrb	w0, [sp, #199]
  4181ac:	cmp	w0, #0x0
  4181b0:	b.ne	4181c0 <__fxstatat@plt+0x15090>  // b.any
  4181b4:	ldr	w0, [sp, #60]
  4181b8:	cmp	w0, #0x3
  4181bc:	b.ne	4182a0 <__fxstatat@plt+0x15170>  // b.any
  4181c0:	ldr	w0, [x19, #72]
  4181c4:	and	w0, w0, #0x200
  4181c8:	cmp	w0, #0x0
  4181cc:	b.eq	4181e4 <__fxstatat@plt+0x150b4>  // b.none
  4181d0:	ldr	w0, [sp, #76]
  4181d4:	mov	w2, #0x3                   	// #3
  4181d8:	mov	w1, #0x406                 	// #1030
  4181dc:	bl	41c21c <__fxstatat@plt+0x190ec>
  4181e0:	str	w0, [sp, #76]
  4181e4:	ldr	w0, [sp, #76]
  4181e8:	cmp	w0, #0x0
  4181ec:	b.lt	418210 <__fxstatat@plt+0x150e0>  // b.tstop
  4181f0:	ldr	w0, [sp, #76]
  4181f4:	mov	x3, #0x0                   	// #0
  4181f8:	mov	w2, w0
  4181fc:	ldr	x1, [sp, #160]
  418200:	mov	x0, x19
  418204:	bl	419058 <__fxstatat@plt+0x15f28>
  418208:	cmp	w0, #0x0
  41820c:	b.eq	418298 <__fxstatat@plt+0x15168>  // b.none
  418210:	ldrb	w0, [sp, #199]
  418214:	cmp	w0, #0x0
  418218:	b.eq	418238 <__fxstatat@plt+0x15108>  // b.none
  41821c:	ldr	w0, [sp, #60]
  418220:	cmp	w0, #0x3
  418224:	b.ne	418238 <__fxstatat@plt+0x15108>  // b.any
  418228:	bl	403070 <__errno_location@plt>
  41822c:	ldr	w1, [x0]
  418230:	ldr	x0, [sp, #160]
  418234:	str	w1, [x0, #64]
  418238:	ldr	x0, [sp, #160]
  41823c:	ldrh	w0, [x0, #110]
  418240:	orr	w0, w0, #0x1
  418244:	and	w1, w0, #0xffff
  418248:	ldr	x0, [sp, #160]
  41824c:	strh	w1, [x0, #110]
  418250:	strb	wzr, [sp, #199]
  418254:	ldr	x0, [sp, #160]
  418258:	ldr	x0, [x0, #24]
  41825c:	bl	402cc0 <closedir@plt>
  418260:	ldr	x0, [sp, #160]
  418264:	str	xzr, [x0, #24]
  418268:	ldr	w0, [x19, #72]
  41826c:	and	w0, w0, #0x200
  418270:	cmp	w0, #0x0
  418274:	b.eq	41828c <__fxstatat@plt+0x1515c>  // b.none
  418278:	ldr	w0, [sp, #76]
  41827c:	cmp	w0, #0x0
  418280:	b.lt	41828c <__fxstatat@plt+0x1515c>  // b.tstop
  418284:	ldr	w0, [sp, #76]
  418288:	bl	402cd0 <close@plt>
  41828c:	ldr	x0, [sp, #160]
  418290:	str	xzr, [x0, #24]
  418294:	b	4182a0 <__fxstatat@plt+0x15170>
  418298:	mov	w0, #0x1                   	// #1
  41829c:	strb	w0, [sp, #199]
  4182a0:	ldr	x0, [sp, #160]
  4182a4:	ldr	x1, [x0, #56]
  4182a8:	ldr	x0, [sp, #160]
  4182ac:	ldr	x0, [x0, #72]
  4182b0:	sub	x0, x0, #0x1
  4182b4:	add	x0, x1, x0
  4182b8:	ldrb	w0, [x0]
  4182bc:	cmp	w0, #0x2f
  4182c0:	b.ne	4182d4 <__fxstatat@plt+0x151a4>  // b.any
  4182c4:	ldr	x0, [sp, #160]
  4182c8:	ldr	x0, [x0, #72]
  4182cc:	sub	x0, x0, #0x1
  4182d0:	b	4182dc <__fxstatat@plt+0x151ac>
  4182d4:	ldr	x0, [sp, #160]
  4182d8:	ldr	x0, [x0, #72]
  4182dc:	str	x0, [sp, #128]
  4182e0:	ldr	w0, [x19, #72]
  4182e4:	and	w0, w0, #0x4
  4182e8:	cmp	w0, #0x0
  4182ec:	b.eq	418318 <__fxstatat@plt+0x151e8>  // b.none
  4182f0:	ldr	x1, [x19, #32]
  4182f4:	ldr	x0, [sp, #128]
  4182f8:	add	x0, x1, x0
  4182fc:	str	x0, [sp, #176]
  418300:	ldr	x0, [sp, #176]
  418304:	add	x1, x0, #0x1
  418308:	str	x1, [sp, #176]
  41830c:	mov	w1, #0x2f                  	// #47
  418310:	strb	w1, [x0]
  418314:	b	41831c <__fxstatat@plt+0x151ec>
  418318:	str	xzr, [sp, #176]
  41831c:	ldr	x0, [sp, #128]
  418320:	add	x0, x0, #0x1
  418324:	str	x0, [sp, #128]
  418328:	ldr	x1, [x19, #48]
  41832c:	ldr	x0, [sp, #128]
  418330:	sub	x0, x1, x0
  418334:	str	x0, [sp, #184]
  418338:	ldr	x0, [sp, #160]
  41833c:	ldr	x0, [x0, #88]
  418340:	add	x0, x0, #0x1
  418344:	str	x0, [sp, #120]
  418348:	strb	wzr, [sp, #198]
  41834c:	mov	x22, #0x0                   	// #0
  418350:	str	xzr, [sp, #200]
  418354:	mov	x21, #0x0                   	// #0
  418358:	b	418760 <__fxstatat@plt+0x15630>
  41835c:	bl	403070 <__errno_location@plt>
  418360:	str	wzr, [x0]
  418364:	ldr	x0, [sp, #160]
  418368:	ldr	x0, [x0, #24]
  41836c:	bl	402c60 <readdir@plt>
  418370:	str	x0, [sp, #112]
  418374:	ldr	x0, [sp, #112]
  418378:	cmp	x0, #0x0
  41837c:	b.ne	4183cc <__fxstatat@plt+0x1529c>  // b.any
  418380:	bl	403070 <__errno_location@plt>
  418384:	ldr	w0, [x0]
  418388:	cmp	w0, #0x0
  41838c:	b.eq	418774 <__fxstatat@plt+0x15644>  // b.none
  418390:	bl	403070 <__errno_location@plt>
  418394:	ldr	w1, [x0]
  418398:	ldr	x0, [sp, #160]
  41839c:	str	w1, [x0, #64]
  4183a0:	ldrb	w0, [sp, #159]
  4183a4:	cmp	w0, #0x0
  4183a8:	b.ne	4183b4 <__fxstatat@plt+0x15284>  // b.any
  4183ac:	cmp	x21, #0x0
  4183b0:	b.eq	4183bc <__fxstatat@plt+0x1528c>  // b.none
  4183b4:	mov	w0, #0x7                   	// #7
  4183b8:	b	4183c0 <__fxstatat@plt+0x15290>
  4183bc:	mov	w0, #0x4                   	// #4
  4183c0:	ldr	x1, [sp, #160]
  4183c4:	strh	w0, [x1, #108]
  4183c8:	b	418774 <__fxstatat@plt+0x15644>
  4183cc:	ldr	w0, [x19, #72]
  4183d0:	and	w0, w0, #0x20
  4183d4:	cmp	w0, #0x0
  4183d8:	b.ne	418420 <__fxstatat@plt+0x152f0>  // b.any
  4183dc:	ldr	x0, [sp, #112]
  4183e0:	ldrb	w0, [x0, #19]
  4183e4:	cmp	w0, #0x2e
  4183e8:	b.ne	418420 <__fxstatat@plt+0x152f0>  // b.any
  4183ec:	ldr	x0, [sp, #112]
  4183f0:	ldrb	w0, [x0, #20]
  4183f4:	cmp	w0, #0x0
  4183f8:	b.eq	418760 <__fxstatat@plt+0x15630>  // b.none
  4183fc:	ldr	x0, [sp, #112]
  418400:	ldrb	w0, [x0, #20]
  418404:	cmp	w0, #0x2e
  418408:	b.ne	418420 <__fxstatat@plt+0x152f0>  // b.any
  41840c:	ldr	x0, [sp, #112]
  418410:	ldrb	w0, [x0, #21]
  418414:	cmp	w0, #0x0
  418418:	b.ne	418420 <__fxstatat@plt+0x152f0>  // b.any
  41841c:	b	418760 <__fxstatat@plt+0x15630>
  418420:	ldr	x0, [sp, #112]
  418424:	add	x0, x0, #0x13
  418428:	bl	402950 <strlen@plt>
  41842c:	str	x0, [sp, #104]
  418430:	ldr	x0, [sp, #112]
  418434:	add	x0, x0, #0x13
  418438:	ldr	x2, [sp, #104]
  41843c:	mov	x1, x0
  418440:	mov	x0, x19
  418444:	bl	418d00 <__fxstatat@plt+0x15bd0>
  418448:	mov	x20, x0
  41844c:	cmp	x20, #0x0
  418450:	b.eq	4184a0 <__fxstatat@plt+0x15370>  // b.none
  418454:	ldr	x1, [sp, #104]
  418458:	ldr	x0, [sp, #184]
  41845c:	cmp	x1, x0
  418460:	b.cc	41854c <__fxstatat@plt+0x1541c>  // b.lo, b.ul, b.last
  418464:	ldr	x0, [x19, #32]
  418468:	str	x0, [sp, #96]
  41846c:	ldr	x1, [sp, #104]
  418470:	ldr	x0, [sp, #128]
  418474:	add	x0, x1, x0
  418478:	add	x0, x0, #0x1
  41847c:	mov	x1, x0
  418480:	mov	x0, x19
  418484:	bl	418df0 <__fxstatat@plt+0x15cc0>
  418488:	and	w0, w0, #0xff
  41848c:	eor	w0, w0, #0x1
  418490:	and	w0, w0, #0xff
  418494:	cmp	w0, #0x0
  418498:	b.eq	418504 <__fxstatat@plt+0x153d4>  // b.none
  41849c:	b	4184a4 <__fxstatat@plt+0x15374>
  4184a0:	nop
  4184a4:	bl	403070 <__errno_location@plt>
  4184a8:	ldr	w0, [x0]
  4184ac:	str	w0, [sp, #80]
  4184b0:	mov	x0, x20
  4184b4:	bl	402e30 <free@plt>
  4184b8:	mov	x0, x22
  4184bc:	bl	418d9c <__fxstatat@plt+0x15c6c>
  4184c0:	ldr	x0, [sp, #160]
  4184c4:	ldr	x0, [x0, #24]
  4184c8:	bl	402cc0 <closedir@plt>
  4184cc:	ldr	x0, [sp, #160]
  4184d0:	str	xzr, [x0, #24]
  4184d4:	ldr	x0, [sp, #160]
  4184d8:	mov	w1, #0x7                   	// #7
  4184dc:	strh	w1, [x0, #108]
  4184e0:	ldr	w0, [x19, #72]
  4184e4:	orr	w0, w0, #0x2000
  4184e8:	str	w0, [x19, #72]
  4184ec:	bl	403070 <__errno_location@plt>
  4184f0:	mov	x1, x0
  4184f4:	ldr	w0, [sp, #80]
  4184f8:	str	w0, [x1]
  4184fc:	mov	x0, #0x0                   	// #0
  418500:	b	418960 <__fxstatat@plt+0x15830>
  418504:	ldr	x0, [x19, #32]
  418508:	ldr	x1, [sp, #96]
  41850c:	cmp	x1, x0
  418510:	b.eq	41853c <__fxstatat@plt+0x1540c>  // b.none
  418514:	mov	w0, #0x1                   	// #1
  418518:	strb	w0, [sp, #198]
  41851c:	ldr	w0, [x19, #72]
  418520:	and	w0, w0, #0x4
  418524:	cmp	w0, #0x0
  418528:	b.eq	41853c <__fxstatat@plt+0x1540c>  // b.none
  41852c:	ldr	x1, [x19, #32]
  418530:	ldr	x0, [sp, #128]
  418534:	add	x0, x1, x0
  418538:	str	x0, [sp, #176]
  41853c:	ldr	x1, [x19, #48]
  418540:	ldr	x0, [sp, #128]
  418544:	sub	x0, x1, x0
  418548:	str	x0, [sp, #184]
  41854c:	ldr	x1, [sp, #128]
  418550:	ldr	x0, [sp, #104]
  418554:	add	x0, x1, x0
  418558:	str	x0, [sp, #88]
  41855c:	ldr	x1, [sp, #88]
  418560:	ldr	x0, [sp, #128]
  418564:	cmp	x1, x0
  418568:	b.cs	4185c0 <__fxstatat@plt+0x15490>  // b.hs, b.nlast
  41856c:	mov	x0, x20
  418570:	bl	402e30 <free@plt>
  418574:	mov	x0, x22
  418578:	bl	418d9c <__fxstatat@plt+0x15c6c>
  41857c:	ldr	x0, [sp, #160]
  418580:	ldr	x0, [x0, #24]
  418584:	bl	402cc0 <closedir@plt>
  418588:	ldr	x0, [sp, #160]
  41858c:	str	xzr, [x0, #24]
  418590:	ldr	x0, [sp, #160]
  418594:	mov	w1, #0x7                   	// #7
  418598:	strh	w1, [x0, #108]
  41859c:	ldr	w0, [x19, #72]
  4185a0:	orr	w0, w0, #0x2000
  4185a4:	str	w0, [x19, #72]
  4185a8:	bl	403070 <__errno_location@plt>
  4185ac:	mov	x1, x0
  4185b0:	mov	w0, #0x24                  	// #36
  4185b4:	str	w0, [x1]
  4185b8:	mov	x0, #0x0                   	// #0
  4185bc:	b	418960 <__fxstatat@plt+0x15830>
  4185c0:	ldr	x0, [sp, #120]
  4185c4:	str	x0, [x20, #88]
  4185c8:	ldr	x0, [x19]
  4185cc:	str	x0, [x20, #8]
  4185d0:	ldr	x0, [sp, #88]
  4185d4:	str	x0, [x20, #72]
  4185d8:	ldr	x0, [sp, #112]
  4185dc:	ldr	x0, [x0]
  4185e0:	str	x0, [x20, #128]
  4185e4:	ldr	w0, [x19, #72]
  4185e8:	and	w0, w0, #0x4
  4185ec:	cmp	w0, #0x0
  4185f0:	b.eq	418618 <__fxstatat@plt+0x154e8>  // b.none
  4185f4:	ldr	x0, [x20, #56]
  4185f8:	str	x0, [x20, #48]
  4185fc:	add	x1, x20, #0xf8
  418600:	ldr	x0, [x20, #96]
  418604:	add	x0, x0, #0x1
  418608:	mov	x2, x0
  41860c:	ldr	x0, [sp, #176]
  418610:	bl	402930 <memmove@plt>
  418614:	b	418620 <__fxstatat@plt+0x154f0>
  418618:	add	x0, x20, #0xf8
  41861c:	str	x0, [x20, #48]
  418620:	ldr	x0, [x19, #64]
  418624:	cmp	x0, #0x0
  418628:	b.eq	41863c <__fxstatat@plt+0x1550c>  // b.none
  41862c:	ldr	w0, [x19, #72]
  418630:	and	w0, w0, #0x400
  418634:	cmp	w0, #0x0
  418638:	b.eq	4186e8 <__fxstatat@plt+0x155b8>  // b.none
  41863c:	ldr	w0, [x19, #72]
  418640:	and	w0, w0, #0x10
  418644:	cmp	w0, #0x0
  418648:	b.eq	418684 <__fxstatat@plt+0x15554>  // b.none
  41864c:	ldr	w0, [x19, #72]
  418650:	and	w0, w0, #0x8
  418654:	cmp	w0, #0x0
  418658:	b.eq	418684 <__fxstatat@plt+0x15554>  // b.none
  41865c:	ldr	x0, [sp, #112]
  418660:	ldrb	w0, [x0, #18]
  418664:	cmp	w0, #0x0
  418668:	b.eq	418684 <__fxstatat@plt+0x15554>  // b.none
  41866c:	ldr	x0, [sp, #112]
  418670:	ldrb	w0, [x0, #18]
  418674:	cmp	w0, #0x4
  418678:	b.eq	418684 <__fxstatat@plt+0x15554>  // b.none
  41867c:	mov	w0, #0x1                   	// #1
  418680:	b	418688 <__fxstatat@plt+0x15558>
  418684:	mov	w0, #0x0                   	// #0
  418688:	strb	w0, [sp, #87]
  41868c:	ldrb	w0, [sp, #87]
  418690:	and	w0, w0, #0x1
  418694:	strb	w0, [sp, #87]
  418698:	mov	w0, #0xb                   	// #11
  41869c:	strh	w0, [x20, #108]
  4186a0:	add	x2, x20, #0x78
  4186a4:	ldr	x0, [sp, #112]
  4186a8:	ldrb	w0, [x0, #18]
  4186ac:	mov	w1, w0
  4186b0:	mov	x0, x2
  4186b4:	bl	417dd0 <__fxstatat@plt+0x14ca0>
  4186b8:	ldrb	w0, [sp, #87]
  4186bc:	cmp	w0, #0x0
  4186c0:	cset	w0, ne  // ne = any
  4186c4:	and	w0, w0, #0xff
  4186c8:	eor	w0, w0, #0x1
  4186cc:	and	w0, w0, #0xff
  4186d0:	and	w0, w0, #0x1
  4186d4:	and	w0, w0, #0xff
  4186d8:	mov	w1, w0
  4186dc:	mov	x0, x20
  4186e0:	bl	4166d8 <__fxstatat@plt+0x135a8>
  4186e4:	b	418700 <__fxstatat@plt+0x155d0>
  4186e8:	mov	w2, #0x0                   	// #0
  4186ec:	mov	x1, x20
  4186f0:	mov	x0, x19
  4186f4:	bl	418970 <__fxstatat@plt+0x15840>
  4186f8:	and	w0, w0, #0xffff
  4186fc:	strh	w0, [x20, #108]
  418700:	str	xzr, [x20, #16]
  418704:	cmp	x22, #0x0
  418708:	b.ne	418718 <__fxstatat@plt+0x155e8>  // b.any
  41870c:	str	x20, [sp, #200]
  418710:	ldr	x22, [sp, #200]
  418714:	b	418724 <__fxstatat@plt+0x155f4>
  418718:	ldr	x0, [sp, #200]
  41871c:	str	x20, [x0, #16]
  418720:	str	x20, [sp, #200]
  418724:	mov	x0, #0x2710                	// #10000
  418728:	cmp	x21, x0
  41872c:	b.ne	418750 <__fxstatat@plt+0x15620>  // b.any
  418730:	ldr	x0, [x19, #64]
  418734:	cmp	x0, #0x0
  418738:	b.ne	418750 <__fxstatat@plt+0x15620>  // b.any
  41873c:	ldr	w0, [sp, #76]
  418740:	mov	w1, w0
  418744:	ldr	x0, [sp, #160]
  418748:	bl	41720c <__fxstatat@plt+0x140dc>
  41874c:	strb	w0, [sp, #175]
  418750:	add	x21, x21, #0x1
  418754:	ldr	x0, [sp, #136]
  418758:	cmp	x0, x21
  41875c:	b.ls	4187a0 <__fxstatat@plt+0x15670>  // b.plast
  418760:	ldr	x0, [sp, #160]
  418764:	ldr	x0, [x0, #24]
  418768:	cmp	x0, #0x0
  41876c:	b.ne	41835c <__fxstatat@plt+0x1522c>  // b.any
  418770:	b	418778 <__fxstatat@plt+0x15648>
  418774:	nop
  418778:	ldr	x0, [sp, #160]
  41877c:	ldr	x0, [x0, #24]
  418780:	cmp	x0, #0x0
  418784:	b.eq	4187a8 <__fxstatat@plt+0x15678>  // b.none
  418788:	ldr	x0, [sp, #160]
  41878c:	ldr	x0, [x0, #24]
  418790:	bl	402cc0 <closedir@plt>
  418794:	ldr	x0, [sp, #160]
  418798:	str	xzr, [x0, #24]
  41879c:	b	4187ac <__fxstatat@plt+0x1567c>
  4187a0:	nop
  4187a4:	b	4187ac <__fxstatat@plt+0x1567c>
  4187a8:	nop
  4187ac:	ldrb	w0, [sp, #198]
  4187b0:	cmp	w0, #0x0
  4187b4:	b.eq	4187c4 <__fxstatat@plt+0x15694>  // b.none
  4187b8:	mov	x1, x22
  4187bc:	mov	x0, x19
  4187c0:	bl	418ec4 <__fxstatat@plt+0x15d94>
  4187c4:	ldr	w0, [x19, #72]
  4187c8:	and	w0, w0, #0x4
  4187cc:	cmp	w0, #0x0
  4187d0:	b.eq	418800 <__fxstatat@plt+0x156d0>  // b.none
  4187d4:	ldr	x0, [x19, #48]
  4187d8:	ldr	x1, [sp, #128]
  4187dc:	cmp	x1, x0
  4187e0:	b.eq	4187ec <__fxstatat@plt+0x156bc>  // b.none
  4187e4:	cmp	x21, #0x0
  4187e8:	b.ne	4187f8 <__fxstatat@plt+0x156c8>  // b.any
  4187ec:	ldr	x0, [sp, #176]
  4187f0:	sub	x0, x0, #0x1
  4187f4:	str	x0, [sp, #176]
  4187f8:	ldr	x0, [sp, #176]
  4187fc:	strb	wzr, [x0]
  418800:	ldrb	w0, [sp, #159]
  418804:	eor	w0, w0, #0x1
  418808:	and	w0, w0, #0xff
  41880c:	cmp	w0, #0x0
  418810:	b.eq	4188b4 <__fxstatat@plt+0x15784>  // b.none
  418814:	ldrb	w0, [sp, #199]
  418818:	cmp	w0, #0x0
  41881c:	b.eq	4188b4 <__fxstatat@plt+0x15784>  // b.none
  418820:	ldr	w0, [sp, #60]
  418824:	cmp	w0, #0x1
  418828:	b.eq	418834 <__fxstatat@plt+0x15704>  // b.none
  41882c:	cmp	x21, #0x0
  418830:	b.ne	4188b4 <__fxstatat@plt+0x15784>  // b.any
  418834:	ldr	x0, [sp, #160]
  418838:	ldr	x0, [x0, #88]
  41883c:	cmp	x0, #0x0
  418840:	b.ne	41885c <__fxstatat@plt+0x1572c>  // b.any
  418844:	mov	x0, x19
  418848:	bl	4167e0 <__fxstatat@plt+0x136b0>
  41884c:	cmp	w0, #0x0
  418850:	cset	w0, ne  // ne = any
  418854:	and	w0, w0, #0xff
  418858:	b	418884 <__fxstatat@plt+0x15754>
  41885c:	ldr	x0, [sp, #160]
  418860:	ldr	x1, [x0, #8]
  418864:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  418868:	add	x3, x0, #0x5d8
  41886c:	mov	w2, #0xffffffff            	// #-1
  418870:	mov	x0, x19
  418874:	bl	419058 <__fxstatat@plt+0x15f28>
  418878:	cmp	w0, #0x0
  41887c:	cset	w0, ne  // ne = any
  418880:	and	w0, w0, #0xff
  418884:	cmp	w0, #0x0
  418888:	b.eq	4188b4 <__fxstatat@plt+0x15784>  // b.none
  41888c:	ldr	x0, [sp, #160]
  418890:	mov	w1, #0x7                   	// #7
  418894:	strh	w1, [x0, #108]
  418898:	ldr	w0, [x19, #72]
  41889c:	orr	w0, w0, #0x2000
  4188a0:	str	w0, [x19, #72]
  4188a4:	mov	x0, x22
  4188a8:	bl	418d9c <__fxstatat@plt+0x15c6c>
  4188ac:	mov	x0, #0x0                   	// #0
  4188b0:	b	418960 <__fxstatat@plt+0x15830>
  4188b4:	cmp	x21, #0x0
  4188b8:	b.ne	418904 <__fxstatat@plt+0x157d4>  // b.any
  4188bc:	ldr	w0, [sp, #60]
  4188c0:	cmp	w0, #0x3
  4188c4:	b.ne	4188f4 <__fxstatat@plt+0x157c4>  // b.any
  4188c8:	ldr	x0, [sp, #160]
  4188cc:	ldrh	w0, [x0, #108]
  4188d0:	cmp	w0, #0x4
  4188d4:	b.eq	4188f4 <__fxstatat@plt+0x157c4>  // b.none
  4188d8:	ldr	x0, [sp, #160]
  4188dc:	ldrh	w0, [x0, #108]
  4188e0:	cmp	w0, #0x7
  4188e4:	b.eq	4188f4 <__fxstatat@plt+0x157c4>  // b.none
  4188e8:	ldr	x0, [sp, #160]
  4188ec:	mov	w1, #0x6                   	// #6
  4188f0:	strh	w1, [x0, #108]
  4188f4:	mov	x0, x22
  4188f8:	bl	418d9c <__fxstatat@plt+0x15c6c>
  4188fc:	mov	x0, #0x0                   	// #0
  418900:	b	418960 <__fxstatat@plt+0x15830>
  418904:	ldrb	w0, [sp, #175]
  418908:	cmp	w0, #0x0
  41890c:	b.eq	418934 <__fxstatat@plt+0x15804>  // b.none
  418910:	adrp	x0, 417000 <__fxstatat@plt+0x13ed0>
  418914:	add	x0, x0, #0xd70
  418918:	str	x0, [x19, #64]
  41891c:	mov	x2, x21
  418920:	mov	x1, x22
  418924:	mov	x0, x19
  418928:	bl	418bbc <__fxstatat@plt+0x15a8c>
  41892c:	mov	x22, x0
  418930:	str	xzr, [x19, #64]
  418934:	ldr	x0, [x19, #64]
  418938:	cmp	x0, #0x0
  41893c:	b.eq	41895c <__fxstatat@plt+0x1582c>  // b.none
  418940:	cmp	x21, #0x1
  418944:	b.ls	41895c <__fxstatat@plt+0x1582c>  // b.plast
  418948:	mov	x2, x21
  41894c:	mov	x1, x22
  418950:	mov	x0, x19
  418954:	bl	418bbc <__fxstatat@plt+0x15a8c>
  418958:	mov	x22, x0
  41895c:	mov	x0, x22
  418960:	ldp	x19, x20, [sp, #16]
  418964:	ldp	x21, x22, [sp, #32]
  418968:	ldp	x29, x30, [sp], #208
  41896c:	ret
  418970:	stp	x29, x30, [sp, #-64]!
  418974:	mov	x29, sp
  418978:	str	x19, [sp, #16]
  41897c:	str	x0, [sp, #40]
  418980:	mov	x19, x1
  418984:	strb	w2, [sp, #39]
  418988:	add	x0, x19, #0x78
  41898c:	str	x0, [sp, #56]
  418990:	ldr	x0, [x19, #88]
  418994:	cmp	x0, #0x0
  418998:	b.ne	4189b8 <__fxstatat@plt+0x15888>  // b.any
  41899c:	ldr	x0, [sp, #40]
  4189a0:	ldr	w0, [x0, #72]
  4189a4:	and	w0, w0, #0x1
  4189a8:	cmp	w0, #0x0
  4189ac:	b.eq	4189b8 <__fxstatat@plt+0x15888>  // b.none
  4189b0:	mov	w0, #0x1                   	// #1
  4189b4:	strb	w0, [sp, #39]
  4189b8:	ldr	x0, [sp, #40]
  4189bc:	ldr	w0, [x0, #72]
  4189c0:	and	w0, w0, #0x2
  4189c4:	cmp	w0, #0x0
  4189c8:	b.ne	4189d8 <__fxstatat@plt+0x158a8>  // b.any
  4189cc:	ldrb	w0, [sp, #39]
  4189d0:	cmp	w0, #0x0
  4189d4:	b.eq	418a30 <__fxstatat@plt+0x15900>  // b.none
  4189d8:	ldr	x0, [x19, #48]
  4189dc:	ldr	x1, [sp, #56]
  4189e0:	bl	41cc80 <__fxstatat@plt+0x19b50>
  4189e4:	cmp	w0, #0x0
  4189e8:	b.eq	418a74 <__fxstatat@plt+0x15944>  // b.none
  4189ec:	bl	403070 <__errno_location@plt>
  4189f0:	ldr	w0, [x0]
  4189f4:	cmp	w0, #0x2
  4189f8:	b.ne	418a20 <__fxstatat@plt+0x158f0>  // b.any
  4189fc:	ldr	x0, [x19, #48]
  418a00:	ldr	x1, [sp, #56]
  418a04:	bl	41cca0 <__fxstatat@plt+0x19b70>
  418a08:	cmp	w0, #0x0
  418a0c:	b.ne	418a20 <__fxstatat@plt+0x158f0>  // b.any
  418a10:	bl	403070 <__errno_location@plt>
  418a14:	str	wzr, [x0]
  418a18:	mov	w0, #0xd                   	// #13
  418a1c:	b	418b6c <__fxstatat@plt+0x15a3c>
  418a20:	bl	403070 <__errno_location@plt>
  418a24:	ldr	w0, [x0]
  418a28:	str	w0, [x19, #64]
  418a2c:	b	418a5c <__fxstatat@plt+0x1592c>
  418a30:	ldr	x0, [sp, #40]
  418a34:	ldr	w0, [x0, #44]
  418a38:	ldr	x1, [x19, #48]
  418a3c:	mov	w3, #0x100                 	// #256
  418a40:	ldr	x2, [sp, #56]
  418a44:	bl	41ccb0 <__fxstatat@plt+0x19b80>
  418a48:	cmp	w0, #0x0
  418a4c:	b.eq	418a74 <__fxstatat@plt+0x15944>  // b.none
  418a50:	bl	403070 <__errno_location@plt>
  418a54:	ldr	w0, [x0]
  418a58:	str	w0, [x19, #64]
  418a5c:	mov	x2, #0x80                  	// #128
  418a60:	mov	w1, #0x0                   	// #0
  418a64:	ldr	x0, [sp, #56]
  418a68:	bl	402c00 <memset@plt>
  418a6c:	mov	w0, #0xa                   	// #10
  418a70:	b	418b6c <__fxstatat@plt+0x15a3c>
  418a74:	ldr	x0, [sp, #56]
  418a78:	ldr	w0, [x0, #16]
  418a7c:	and	w0, w0, #0xf000
  418a80:	cmp	w0, #0x4, lsl #12
  418a84:	b.ne	418b30 <__fxstatat@plt+0x15a00>  // b.any
  418a88:	ldr	x0, [sp, #56]
  418a8c:	ldr	w0, [x0, #20]
  418a90:	cmp	w0, #0x1
  418a94:	b.ls	418ad4 <__fxstatat@plt+0x159a4>  // b.plast
  418a98:	ldr	x0, [x19, #88]
  418a9c:	cmp	x0, #0x0
  418aa0:	b.le	418ad4 <__fxstatat@plt+0x159a4>
  418aa4:	ldr	x0, [sp, #56]
  418aa8:	ldr	w1, [x0, #20]
  418aac:	ldr	x0, [sp, #40]
  418ab0:	ldr	w0, [x0, #72]
  418ab4:	and	w0, w0, #0x20
  418ab8:	cmp	w0, #0x0
  418abc:	b.eq	418ac8 <__fxstatat@plt+0x15998>  // b.none
  418ac0:	mov	w0, #0x0                   	// #0
  418ac4:	b	418acc <__fxstatat@plt+0x1599c>
  418ac8:	mov	w0, #0x2                   	// #2
  418acc:	sub	w0, w1, w0
  418ad0:	b	418ad8 <__fxstatat@plt+0x159a8>
  418ad4:	mov	w0, #0xffffffff            	// #-1
  418ad8:	str	w0, [x19, #104]
  418adc:	ldrb	w0, [x19, #248]
  418ae0:	cmp	w0, #0x2e
  418ae4:	b.ne	418b28 <__fxstatat@plt+0x159f8>  // b.any
  418ae8:	ldrb	w0, [x19, #249]
  418aec:	cmp	w0, #0x0
  418af0:	b.eq	418b0c <__fxstatat@plt+0x159dc>  // b.none
  418af4:	ldrb	w0, [x19, #249]
  418af8:	cmp	w0, #0x2e
  418afc:	b.ne	418b28 <__fxstatat@plt+0x159f8>  // b.any
  418b00:	ldrb	w0, [x19, #250]
  418b04:	cmp	w0, #0x0
  418b08:	b.ne	418b28 <__fxstatat@plt+0x159f8>  // b.any
  418b0c:	ldr	x0, [x19, #88]
  418b10:	cmp	x0, #0x0
  418b14:	b.ne	418b20 <__fxstatat@plt+0x159f0>  // b.any
  418b18:	mov	w0, #0x1                   	// #1
  418b1c:	b	418b6c <__fxstatat@plt+0x15a3c>
  418b20:	mov	w0, #0x5                   	// #5
  418b24:	b	418b6c <__fxstatat@plt+0x15a3c>
  418b28:	mov	w0, #0x1                   	// #1
  418b2c:	b	418b6c <__fxstatat@plt+0x15a3c>
  418b30:	ldr	x0, [sp, #56]
  418b34:	ldr	w0, [x0, #16]
  418b38:	and	w0, w0, #0xf000
  418b3c:	cmp	w0, #0xa, lsl #12
  418b40:	b.ne	418b4c <__fxstatat@plt+0x15a1c>  // b.any
  418b44:	mov	w0, #0xc                   	// #12
  418b48:	b	418b6c <__fxstatat@plt+0x15a3c>
  418b4c:	ldr	x0, [sp, #56]
  418b50:	ldr	w0, [x0, #16]
  418b54:	and	w0, w0, #0xf000
  418b58:	cmp	w0, #0x8, lsl #12
  418b5c:	b.ne	418b68 <__fxstatat@plt+0x15a38>  // b.any
  418b60:	mov	w0, #0x8                   	// #8
  418b64:	b	418b6c <__fxstatat@plt+0x15a3c>
  418b68:	mov	w0, #0x3                   	// #3
  418b6c:	ldr	x19, [sp, #16]
  418b70:	ldp	x29, x30, [sp], #64
  418b74:	ret
  418b78:	stp	x29, x30, [sp, #-48]!
  418b7c:	mov	x29, sp
  418b80:	str	x0, [sp, #24]
  418b84:	str	x1, [sp, #16]
  418b88:	ldr	x0, [sp, #24]
  418b8c:	str	x0, [sp, #40]
  418b90:	ldr	x0, [sp, #16]
  418b94:	str	x0, [sp, #32]
  418b98:	ldr	x0, [sp, #40]
  418b9c:	ldr	x0, [x0]
  418ba0:	ldr	x0, [x0, #80]
  418ba4:	ldr	x2, [x0, #64]
  418ba8:	ldr	x1, [sp, #32]
  418bac:	ldr	x0, [sp, #40]
  418bb0:	blr	x2
  418bb4:	ldp	x29, x30, [sp], #48
  418bb8:	ret
  418bbc:	stp	x29, x30, [sp, #-96]!
  418bc0:	mov	x29, sp
  418bc4:	stp	x19, x20, [sp, #16]
  418bc8:	str	x21, [sp, #32]
  418bcc:	str	x0, [sp, #56]
  418bd0:	str	x1, [sp, #48]
  418bd4:	mov	x20, x2
  418bd8:	ldr	x0, [sp, #56]
  418bdc:	ldr	x0, [x0, #64]
  418be0:	str	x0, [sp, #88]
  418be4:	ldr	x0, [sp, #56]
  418be8:	ldr	x0, [x0, #56]
  418bec:	cmp	x20, x0
  418bf0:	b.ls	418c74 <__fxstatat@plt+0x15b44>  // b.plast
  418bf4:	add	x1, x20, #0x28
  418bf8:	ldr	x0, [sp, #56]
  418bfc:	str	x1, [x0, #56]
  418c00:	ldr	x0, [sp, #56]
  418c04:	ldr	x1, [x0, #56]
  418c08:	mov	x0, #0x1fffffffffffffff    	// #2305843009213693951
  418c0c:	cmp	x1, x0
  418c10:	b.hi	418c44 <__fxstatat@plt+0x15b14>  // b.pmore
  418c14:	ldr	x0, [sp, #56]
  418c18:	ldr	x2, [x0, #16]
  418c1c:	ldr	x0, [sp, #56]
  418c20:	ldr	x0, [x0, #56]
  418c24:	lsl	x0, x0, #3
  418c28:	mov	x1, x0
  418c2c:	mov	x0, x2
  418c30:	bl	402c70 <realloc@plt>
  418c34:	str	x0, [sp, #80]
  418c38:	ldr	x0, [sp, #80]
  418c3c:	cmp	x0, #0x0
  418c40:	b.ne	418c68 <__fxstatat@plt+0x15b38>  // b.any
  418c44:	ldr	x0, [sp, #56]
  418c48:	ldr	x0, [x0, #16]
  418c4c:	bl	402e30 <free@plt>
  418c50:	ldr	x0, [sp, #56]
  418c54:	str	xzr, [x0, #16]
  418c58:	ldr	x0, [sp, #56]
  418c5c:	str	xzr, [x0, #56]
  418c60:	ldr	x0, [sp, #48]
  418c64:	b	418cf0 <__fxstatat@plt+0x15bc0>
  418c68:	ldr	x0, [sp, #56]
  418c6c:	ldr	x1, [sp, #80]
  418c70:	str	x1, [x0, #16]
  418c74:	ldr	x0, [sp, #56]
  418c78:	ldr	x19, [x0, #16]
  418c7c:	ldr	x21, [sp, #48]
  418c80:	b	418c94 <__fxstatat@plt+0x15b64>
  418c84:	mov	x0, x19
  418c88:	add	x19, x0, #0x8
  418c8c:	str	x21, [x0]
  418c90:	ldr	x21, [x21, #16]
  418c94:	cmp	x21, #0x0
  418c98:	b.ne	418c84 <__fxstatat@plt+0x15b54>  // b.any
  418c9c:	ldr	x0, [sp, #56]
  418ca0:	ldr	x0, [x0, #16]
  418ca4:	ldr	x3, [sp, #88]
  418ca8:	mov	x2, #0x8                   	// #8
  418cac:	mov	x1, x20
  418cb0:	bl	402a60 <qsort@plt>
  418cb4:	ldr	x0, [sp, #56]
  418cb8:	ldr	x19, [x0, #16]
  418cbc:	ldr	x0, [x19]
  418cc0:	str	x0, [sp, #48]
  418cc4:	b	418cd8 <__fxstatat@plt+0x15ba8>
  418cc8:	ldr	x0, [x19]
  418ccc:	ldr	x1, [x19, #8]
  418cd0:	str	x1, [x0, #16]
  418cd4:	add	x19, x19, #0x8
  418cd8:	sub	x20, x20, #0x1
  418cdc:	cmp	x20, #0x0
  418ce0:	b.ne	418cc8 <__fxstatat@plt+0x15b98>  // b.any
  418ce4:	ldr	x0, [x19]
  418ce8:	str	xzr, [x0, #16]
  418cec:	ldr	x0, [sp, #48]
  418cf0:	ldp	x19, x20, [sp, #16]
  418cf4:	ldr	x21, [sp, #32]
  418cf8:	ldp	x29, x30, [sp], #96
  418cfc:	ret
  418d00:	stp	x29, x30, [sp, #-64]!
  418d04:	mov	x29, sp
  418d08:	stp	x19, x20, [sp, #16]
  418d0c:	str	x0, [sp, #40]
  418d10:	str	x1, [sp, #32]
  418d14:	mov	x20, x2
  418d18:	add	x0, x20, #0x100
  418d1c:	and	x0, x0, #0xfffffffffffffff8
  418d20:	str	x0, [sp, #56]
  418d24:	ldr	x0, [sp, #56]
  418d28:	bl	402b50 <malloc@plt>
  418d2c:	mov	x19, x0
  418d30:	cmp	x19, #0x0
  418d34:	b.ne	418d40 <__fxstatat@plt+0x15c10>  // b.any
  418d38:	mov	x0, #0x0                   	// #0
  418d3c:	b	418d90 <__fxstatat@plt+0x15c60>
  418d40:	add	x0, x19, #0xf8
  418d44:	mov	x2, x20
  418d48:	ldr	x1, [sp, #32]
  418d4c:	bl	402920 <memcpy@plt>
  418d50:	add	x0, x19, x20
  418d54:	strb	wzr, [x0, #248]
  418d58:	str	x20, [x19, #96]
  418d5c:	ldr	x0, [sp, #40]
  418d60:	str	x0, [x19, #80]
  418d64:	ldr	x0, [sp, #40]
  418d68:	ldr	x0, [x0, #32]
  418d6c:	str	x0, [x19, #56]
  418d70:	str	wzr, [x19, #64]
  418d74:	str	xzr, [x19, #24]
  418d78:	strh	wzr, [x19, #110]
  418d7c:	mov	w0, #0x3                   	// #3
  418d80:	strh	w0, [x19, #112]
  418d84:	str	xzr, [x19, #32]
  418d88:	str	xzr, [x19, #40]
  418d8c:	mov	x0, x19
  418d90:	ldp	x19, x20, [sp, #16]
  418d94:	ldp	x29, x30, [sp], #64
  418d98:	ret
  418d9c:	stp	x29, x30, [sp, #-32]!
  418da0:	mov	x29, sp
  418da4:	stp	x19, x20, [sp, #16]
  418da8:	mov	x20, x0
  418dac:	b	418dd0 <__fxstatat@plt+0x15ca0>
  418db0:	ldr	x20, [x20, #16]
  418db4:	ldr	x0, [x19, #24]
  418db8:	cmp	x0, #0x0
  418dbc:	b.eq	418dc8 <__fxstatat@plt+0x15c98>  // b.none
  418dc0:	ldr	x0, [x19, #24]
  418dc4:	bl	402cc0 <closedir@plt>
  418dc8:	mov	x0, x19
  418dcc:	bl	402e30 <free@plt>
  418dd0:	mov	x19, x20
  418dd4:	cmp	x19, #0x0
  418dd8:	b.ne	418db0 <__fxstatat@plt+0x15c80>  // b.any
  418ddc:	nop
  418de0:	nop
  418de4:	ldp	x19, x20, [sp, #16]
  418de8:	ldp	x29, x30, [sp], #32
  418dec:	ret
  418df0:	stp	x29, x30, [sp, #-48]!
  418df4:	mov	x29, sp
  418df8:	str	x0, [sp, #24]
  418dfc:	str	x1, [sp, #16]
  418e00:	ldr	x0, [sp, #24]
  418e04:	ldr	x1, [x0, #48]
  418e08:	ldr	x0, [sp, #16]
  418e0c:	add	x0, x1, x0
  418e10:	add	x0, x0, #0x100
  418e14:	str	x0, [sp, #40]
  418e18:	ldr	x0, [sp, #24]
  418e1c:	ldr	x0, [x0, #48]
  418e20:	ldr	x1, [sp, #40]
  418e24:	cmp	x1, x0
  418e28:	b.cs	418e58 <__fxstatat@plt+0x15d28>  // b.hs, b.nlast
  418e2c:	ldr	x0, [sp, #24]
  418e30:	ldr	x0, [x0, #32]
  418e34:	bl	402e30 <free@plt>
  418e38:	ldr	x0, [sp, #24]
  418e3c:	str	xzr, [x0, #32]
  418e40:	bl	403070 <__errno_location@plt>
  418e44:	mov	x1, x0
  418e48:	mov	w0, #0x24                  	// #36
  418e4c:	str	w0, [x1]
  418e50:	mov	w0, #0x0                   	// #0
  418e54:	b	418ebc <__fxstatat@plt+0x15d8c>
  418e58:	ldr	x0, [sp, #24]
  418e5c:	ldr	x1, [sp, #40]
  418e60:	str	x1, [x0, #48]
  418e64:	ldr	x0, [sp, #24]
  418e68:	ldr	x2, [x0, #32]
  418e6c:	ldr	x0, [sp, #24]
  418e70:	ldr	x0, [x0, #48]
  418e74:	mov	x1, x0
  418e78:	mov	x0, x2
  418e7c:	bl	402c70 <realloc@plt>
  418e80:	str	x0, [sp, #32]
  418e84:	ldr	x0, [sp, #32]
  418e88:	cmp	x0, #0x0
  418e8c:	b.ne	418eac <__fxstatat@plt+0x15d7c>  // b.any
  418e90:	ldr	x0, [sp, #24]
  418e94:	ldr	x0, [x0, #32]
  418e98:	bl	402e30 <free@plt>
  418e9c:	ldr	x0, [sp, #24]
  418ea0:	str	xzr, [x0, #32]
  418ea4:	mov	w0, #0x0                   	// #0
  418ea8:	b	418ebc <__fxstatat@plt+0x15d8c>
  418eac:	ldr	x0, [sp, #24]
  418eb0:	ldr	x1, [sp, #32]
  418eb4:	str	x1, [x0, #32]
  418eb8:	mov	w0, #0x1                   	// #1
  418ebc:	ldp	x29, x30, [sp], #48
  418ec0:	ret
  418ec4:	sub	sp, sp, #0x20
  418ec8:	str	x0, [sp, #8]
  418ecc:	str	x1, [sp]
  418ed0:	ldr	x0, [sp, #8]
  418ed4:	ldr	x0, [x0, #32]
  418ed8:	str	x0, [sp, #16]
  418edc:	ldr	x0, [sp, #8]
  418ee0:	ldr	x0, [x0, #8]
  418ee4:	str	x0, [sp, #24]
  418ee8:	b	418f44 <__fxstatat@plt+0x15e14>
  418eec:	ldr	x0, [sp, #24]
  418ef0:	ldr	x1, [x0, #48]
  418ef4:	ldr	x0, [sp, #24]
  418ef8:	add	x0, x0, #0xf8
  418efc:	cmp	x1, x0
  418f00:	b.eq	418f2c <__fxstatat@plt+0x15dfc>  // b.none
  418f04:	ldr	x0, [sp, #24]
  418f08:	ldr	x1, [x0, #48]
  418f0c:	ldr	x0, [sp, #24]
  418f10:	ldr	x0, [x0, #56]
  418f14:	sub	x0, x1, x0
  418f18:	mov	x1, x0
  418f1c:	ldr	x0, [sp, #16]
  418f20:	add	x1, x0, x1
  418f24:	ldr	x0, [sp, #24]
  418f28:	str	x1, [x0, #48]
  418f2c:	ldr	x0, [sp, #24]
  418f30:	ldr	x1, [sp, #16]
  418f34:	str	x1, [x0, #56]
  418f38:	ldr	x0, [sp, #24]
  418f3c:	ldr	x0, [x0, #16]
  418f40:	str	x0, [sp, #24]
  418f44:	ldr	x0, [sp, #24]
  418f48:	cmp	x0, #0x0
  418f4c:	b.ne	418eec <__fxstatat@plt+0x15dbc>  // b.any
  418f50:	ldr	x0, [sp]
  418f54:	str	x0, [sp, #24]
  418f58:	b	418fd0 <__fxstatat@plt+0x15ea0>
  418f5c:	ldr	x0, [sp, #24]
  418f60:	ldr	x1, [x0, #48]
  418f64:	ldr	x0, [sp, #24]
  418f68:	add	x0, x0, #0xf8
  418f6c:	cmp	x1, x0
  418f70:	b.eq	418f9c <__fxstatat@plt+0x15e6c>  // b.none
  418f74:	ldr	x0, [sp, #24]
  418f78:	ldr	x1, [x0, #48]
  418f7c:	ldr	x0, [sp, #24]
  418f80:	ldr	x0, [x0, #56]
  418f84:	sub	x0, x1, x0
  418f88:	mov	x1, x0
  418f8c:	ldr	x0, [sp, #16]
  418f90:	add	x1, x0, x1
  418f94:	ldr	x0, [sp, #24]
  418f98:	str	x1, [x0, #48]
  418f9c:	ldr	x0, [sp, #24]
  418fa0:	ldr	x1, [sp, #16]
  418fa4:	str	x1, [x0, #56]
  418fa8:	ldr	x0, [sp, #24]
  418fac:	ldr	x0, [x0, #16]
  418fb0:	cmp	x0, #0x0
  418fb4:	b.eq	418fc4 <__fxstatat@plt+0x15e94>  // b.none
  418fb8:	ldr	x0, [sp, #24]
  418fbc:	ldr	x0, [x0, #16]
  418fc0:	b	418fcc <__fxstatat@plt+0x15e9c>
  418fc4:	ldr	x0, [sp, #24]
  418fc8:	ldr	x0, [x0, #8]
  418fcc:	str	x0, [sp, #24]
  418fd0:	ldr	x0, [sp, #24]
  418fd4:	ldr	x0, [x0, #88]
  418fd8:	cmp	x0, #0x0
  418fdc:	b.ge	418f5c <__fxstatat@plt+0x15e2c>  // b.tcont
  418fe0:	nop
  418fe4:	nop
  418fe8:	add	sp, sp, #0x20
  418fec:	ret
  418ff0:	stp	x29, x30, [sp, #-48]!
  418ff4:	mov	x29, sp
  418ff8:	str	x0, [sp, #24]
  418ffc:	str	xzr, [sp, #40]
  419000:	b	419038 <__fxstatat@plt+0x15f08>
  419004:	ldr	x0, [sp, #24]
  419008:	ldr	x0, [x0]
  41900c:	bl	402950 <strlen@plt>
  419010:	str	x0, [sp, #32]
  419014:	ldr	x1, [sp, #32]
  419018:	ldr	x0, [sp, #40]
  41901c:	cmp	x1, x0
  419020:	b.ls	41902c <__fxstatat@plt+0x15efc>  // b.plast
  419024:	ldr	x0, [sp, #32]
  419028:	str	x0, [sp, #40]
  41902c:	ldr	x0, [sp, #24]
  419030:	add	x0, x0, #0x8
  419034:	str	x0, [sp, #24]
  419038:	ldr	x0, [sp, #24]
  41903c:	ldr	x0, [x0]
  419040:	cmp	x0, #0x0
  419044:	b.ne	419004 <__fxstatat@plt+0x15ed4>  // b.any
  419048:	ldr	x0, [sp, #40]
  41904c:	add	x0, x0, #0x1
  419050:	ldp	x29, x30, [sp], #48
  419054:	ret
  419058:	stp	x29, x30, [sp, #-208]!
  41905c:	mov	x29, sp
  419060:	str	x0, [sp, #40]
  419064:	str	x1, [sp, #32]
  419068:	str	w2, [sp, #28]
  41906c:	str	x3, [sp, #16]
  419070:	ldr	x0, [sp, #16]
  419074:	cmp	x0, #0x0
  419078:	b.eq	41909c <__fxstatat@plt+0x15f6c>  // b.none
  41907c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  419080:	add	x1, x0, #0x5d8
  419084:	ldr	x0, [sp, #16]
  419088:	bl	402db0 <strcmp@plt>
  41908c:	cmp	w0, #0x0
  419090:	b.ne	41909c <__fxstatat@plt+0x15f6c>  // b.any
  419094:	mov	w0, #0x1                   	// #1
  419098:	b	4190a0 <__fxstatat@plt+0x15f70>
  41909c:	mov	w0, #0x0                   	// #0
  4190a0:	strb	w0, [sp, #203]
  4190a4:	ldrb	w0, [sp, #203]
  4190a8:	and	w0, w0, #0x1
  4190ac:	strb	w0, [sp, #203]
  4190b0:	ldr	x0, [sp, #40]
  4190b4:	ldr	w0, [x0, #72]
  4190b8:	and	w0, w0, #0x4
  4190bc:	cmp	w0, #0x0
  4190c0:	b.eq	4190f4 <__fxstatat@plt+0x15fc4>  // b.none
  4190c4:	ldr	x0, [sp, #40]
  4190c8:	ldr	w0, [x0, #72]
  4190cc:	and	w0, w0, #0x200
  4190d0:	cmp	w0, #0x0
  4190d4:	b.eq	4190ec <__fxstatat@plt+0x15fbc>  // b.none
  4190d8:	ldr	w0, [sp, #28]
  4190dc:	cmp	w0, #0x0
  4190e0:	b.lt	4190ec <__fxstatat@plt+0x15fbc>  // b.tstop
  4190e4:	ldr	w0, [sp, #28]
  4190e8:	bl	402cd0 <close@plt>
  4190ec:	mov	w0, #0x0                   	// #0
  4190f0:	b	4192d4 <__fxstatat@plt+0x161a4>
  4190f4:	ldr	w0, [sp, #28]
  4190f8:	cmp	w0, #0x0
  4190fc:	b.ge	419170 <__fxstatat@plt+0x16040>  // b.tcont
  419100:	ldrb	w0, [sp, #203]
  419104:	cmp	w0, #0x0
  419108:	b.eq	419170 <__fxstatat@plt+0x16040>  // b.none
  41910c:	ldr	x0, [sp, #40]
  419110:	ldr	w0, [x0, #72]
  419114:	and	w0, w0, #0x200
  419118:	cmp	w0, #0x0
  41911c:	b.eq	419170 <__fxstatat@plt+0x16040>  // b.none
  419120:	ldr	x0, [sp, #40]
  419124:	add	x0, x0, #0x60
  419128:	bl	41a54c <__fxstatat@plt+0x1741c>
  41912c:	and	w0, w0, #0xff
  419130:	eor	w0, w0, #0x1
  419134:	and	w0, w0, #0xff
  419138:	cmp	w0, #0x0
  41913c:	b.eq	419170 <__fxstatat@plt+0x16040>  // b.none
  419140:	ldr	x0, [sp, #40]
  419144:	add	x0, x0, #0x60
  419148:	bl	41a610 <__fxstatat@plt+0x174e0>
  41914c:	str	w0, [sp, #192]
  419150:	mov	w0, #0x1                   	// #1
  419154:	strb	w0, [sp, #203]
  419158:	ldr	w0, [sp, #192]
  41915c:	cmp	w0, #0x0
  419160:	b.lt	419170 <__fxstatat@plt+0x16040>  // b.tstop
  419164:	ldr	w0, [sp, #192]
  419168:	str	w0, [sp, #28]
  41916c:	str	xzr, [sp, #16]
  419170:	ldr	w0, [sp, #28]
  419174:	str	w0, [sp, #196]
  419178:	ldr	w0, [sp, #28]
  41917c:	cmp	w0, #0x0
  419180:	b.ge	4191a8 <__fxstatat@plt+0x16078>  // b.tcont
  419184:	ldr	x1, [sp, #16]
  419188:	ldr	x0, [sp, #40]
  41918c:	bl	4168a4 <__fxstatat@plt+0x13774>
  419190:	str	w0, [sp, #196]
  419194:	ldr	w0, [sp, #196]
  419198:	cmp	w0, #0x0
  41919c:	b.ge	4191a8 <__fxstatat@plt+0x16078>  // b.tcont
  4191a0:	mov	w0, #0xffffffff            	// #-1
  4191a4:	b	4192d4 <__fxstatat@plt+0x161a4>
  4191a8:	ldr	x0, [sp, #40]
  4191ac:	ldr	w0, [x0, #72]
  4191b0:	and	w0, w0, #0x2
  4191b4:	cmp	w0, #0x0
  4191b8:	b.ne	4191e0 <__fxstatat@plt+0x160b0>  // b.any
  4191bc:	ldr	x0, [sp, #16]
  4191c0:	cmp	x0, #0x0
  4191c4:	b.eq	419248 <__fxstatat@plt+0x16118>  // b.none
  4191c8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  4191cc:	add	x1, x0, #0x5d8
  4191d0:	ldr	x0, [sp, #16]
  4191d4:	bl	402db0 <strcmp@plt>
  4191d8:	cmp	w0, #0x0
  4191dc:	b.ne	419248 <__fxstatat@plt+0x16118>  // b.any
  4191e0:	add	x0, sp, #0x38
  4191e4:	mov	x1, x0
  4191e8:	ldr	w0, [sp, #196]
  4191ec:	bl	41cc90 <__fxstatat@plt+0x19b60>
  4191f0:	cmp	w0, #0x0
  4191f4:	b.eq	419204 <__fxstatat@plt+0x160d4>  // b.none
  4191f8:	mov	w0, #0xffffffff            	// #-1
  4191fc:	str	w0, [sp, #204]
  419200:	b	4192a0 <__fxstatat@plt+0x16170>
  419204:	ldr	x0, [sp, #32]
  419208:	ldr	x1, [x0, #120]
  41920c:	ldr	x0, [sp, #56]
  419210:	cmp	x1, x0
  419214:	b.ne	41922c <__fxstatat@plt+0x160fc>  // b.any
  419218:	ldr	x0, [sp, #32]
  41921c:	ldr	x1, [x0, #128]
  419220:	ldr	x0, [sp, #64]
  419224:	cmp	x1, x0
  419228:	b.eq	419248 <__fxstatat@plt+0x16118>  // b.none
  41922c:	bl	403070 <__errno_location@plt>
  419230:	mov	x1, x0
  419234:	mov	w0, #0x2                   	// #2
  419238:	str	w0, [x1]
  41923c:	mov	w0, #0xffffffff            	// #-1
  419240:	str	w0, [sp, #204]
  419244:	b	4192a0 <__fxstatat@plt+0x16170>
  419248:	ldr	x0, [sp, #40]
  41924c:	ldr	w0, [x0, #72]
  419250:	and	w0, w0, #0x200
  419254:	cmp	w0, #0x0
  419258:	b.eq	419294 <__fxstatat@plt+0x16164>  // b.none
  41925c:	ldrb	w0, [sp, #203]
  419260:	cmp	w0, #0x0
  419264:	cset	w0, ne  // ne = any
  419268:	and	w0, w0, #0xff
  41926c:	eor	w0, w0, #0x1
  419270:	and	w0, w0, #0xff
  419274:	and	w0, w0, #0x1
  419278:	and	w0, w0, #0xff
  41927c:	mov	w2, w0
  419280:	ldr	w1, [sp, #196]
  419284:	ldr	x0, [sp, #40]
  419288:	bl	416728 <__fxstatat@plt+0x135f8>
  41928c:	mov	w0, #0x0                   	// #0
  419290:	b	4192d4 <__fxstatat@plt+0x161a4>
  419294:	ldr	w0, [sp, #196]
  419298:	bl	402990 <fchdir@plt>
  41929c:	str	w0, [sp, #204]
  4192a0:	ldr	w0, [sp, #28]
  4192a4:	cmp	w0, #0x0
  4192a8:	b.ge	4192d0 <__fxstatat@plt+0x161a0>  // b.tcont
  4192ac:	bl	403070 <__errno_location@plt>
  4192b0:	ldr	w0, [x0]
  4192b4:	str	w0, [sp, #188]
  4192b8:	ldr	w0, [sp, #196]
  4192bc:	bl	402cd0 <close@plt>
  4192c0:	bl	403070 <__errno_location@plt>
  4192c4:	mov	x1, x0
  4192c8:	ldr	w0, [sp, #188]
  4192cc:	str	w0, [x1]
  4192d0:	ldr	w0, [sp, #204]
  4192d4:	ldp	x29, x30, [sp], #208
  4192d8:	ret
  4192dc:	stp	x29, x30, [sp, #-64]!
  4192e0:	mov	x29, sp
  4192e4:	str	x0, [sp, #40]
  4192e8:	str	x1, [sp, #32]
  4192ec:	str	x2, [sp, #24]
  4192f0:	str	x3, [sp, #16]
  4192f4:	ldr	x0, [sp, #40]
  4192f8:	cmp	x0, #0x0
  4192fc:	b.ne	419308 <__fxstatat@plt+0x161d8>  // b.any
  419300:	add	x0, sp, #0x30
  419304:	str	x0, [sp, #40]
  419308:	ldr	x3, [sp, #16]
  41930c:	ldr	x2, [sp, #24]
  419310:	ldr	x1, [sp, #32]
  419314:	ldr	x0, [sp, #40]
  419318:	bl	402910 <mbrtowc@plt>
  41931c:	str	x0, [sp, #56]
  419320:	ldr	x0, [sp, #56]
  419324:	cmn	x0, #0x3
  419328:	b.ls	419374 <__fxstatat@plt+0x16244>  // b.plast
  41932c:	ldr	x0, [sp, #24]
  419330:	cmp	x0, #0x0
  419334:	b.eq	419374 <__fxstatat@plt+0x16244>  // b.none
  419338:	mov	w0, #0x0                   	// #0
  41933c:	bl	41a3f8 <__fxstatat@plt+0x172c8>
  419340:	and	w0, w0, #0xff
  419344:	eor	w0, w0, #0x1
  419348:	and	w0, w0, #0xff
  41934c:	cmp	w0, #0x0
  419350:	b.eq	419374 <__fxstatat@plt+0x16244>  // b.none
  419354:	ldr	x0, [sp, #32]
  419358:	ldrb	w0, [x0]
  41935c:	strb	w0, [sp, #55]
  419360:	ldrb	w1, [sp, #55]
  419364:	ldr	x0, [sp, #40]
  419368:	str	w1, [x0]
  41936c:	mov	x0, #0x1                   	// #1
  419370:	b	419378 <__fxstatat@plt+0x16248>
  419374:	ldr	x0, [sp, #56]
  419378:	ldp	x29, x30, [sp], #64
  41937c:	ret
  419380:	stp	x29, x30, [sp, #-48]!
  419384:	mov	x29, sp
  419388:	str	x0, [sp, #40]
  41938c:	str	w1, [sp, #36]
  419390:	str	x2, [sp, #24]
  419394:	ldr	w0, [sp, #36]
  419398:	and	w0, w0, #0xf000
  41939c:	cmp	w0, #0x1, lsl #12
  4193a0:	b.ne	4193c8 <__fxstatat@plt+0x16298>  // b.any
  4193a4:	ldr	x0, [sp, #24]
  4193a8:	cmp	x0, #0x0
  4193ac:	b.ne	4193c8 <__fxstatat@plt+0x16298>  // b.any
  4193b0:	ldr	w0, [sp, #36]
  4193b4:	and	w0, w0, #0xffffefff
  4193b8:	mov	w1, w0
  4193bc:	ldr	x0, [sp, #40]
  4193c0:	bl	402ab0 <mkfifo@plt>
  4193c4:	b	4193d8 <__fxstatat@plt+0x162a8>
  4193c8:	ldr	x2, [sp, #24]
  4193cc:	ldr	w1, [sp, #36]
  4193d0:	ldr	x0, [sp, #40]
  4193d4:	bl	41ccd0 <__fxstatat@plt+0x19ba0>
  4193d8:	ldp	x29, x30, [sp], #48
  4193dc:	ret
  4193e0:	stp	x29, x30, [sp, #-64]!
  4193e4:	mov	x29, sp
  4193e8:	str	x0, [sp, #24]
  4193ec:	add	x0, sp, #0x30
  4193f0:	mov	x2, x0
  4193f4:	mov	w1, #0x0                   	// #0
  4193f8:	ldr	x0, [sp, #24]
  4193fc:	bl	402ea0 <acl_get_entry@plt>
  419400:	str	w0, [sp, #60]
  419404:	b	419468 <__fxstatat@plt+0x16338>
  419408:	ldr	x0, [sp, #48]
  41940c:	add	x1, sp, #0x2c
  419410:	bl	402be0 <acl_get_tag_type@plt>
  419414:	cmp	w0, #0x0
  419418:	b.ge	419424 <__fxstatat@plt+0x162f4>  // b.tcont
  41941c:	mov	w0, #0xffffffff            	// #-1
  419420:	b	419478 <__fxstatat@plt+0x16348>
  419424:	ldr	w0, [sp, #44]
  419428:	cmp	w0, #0x1
  41942c:	b.eq	419450 <__fxstatat@plt+0x16320>  // b.none
  419430:	ldr	w0, [sp, #44]
  419434:	cmp	w0, #0x4
  419438:	b.eq	419450 <__fxstatat@plt+0x16320>  // b.none
  41943c:	ldr	w0, [sp, #44]
  419440:	cmp	w0, #0x20
  419444:	b.eq	419450 <__fxstatat@plt+0x16320>  // b.none
  419448:	mov	w0, #0x1                   	// #1
  41944c:	b	419478 <__fxstatat@plt+0x16348>
  419450:	add	x0, sp, #0x30
  419454:	mov	x2, x0
  419458:	mov	w1, #0x1                   	// #1
  41945c:	ldr	x0, [sp, #24]
  419460:	bl	402ea0 <acl_get_entry@plt>
  419464:	str	w0, [sp, #60]
  419468:	ldr	w0, [sp, #60]
  41946c:	cmp	w0, #0x0
  419470:	b.gt	419408 <__fxstatat@plt+0x162d8>
  419474:	ldr	w0, [sp, #60]
  419478:	ldp	x29, x30, [sp], #64
  41947c:	ret
  419480:	stp	x29, x30, [sp, #-32]!
  419484:	mov	x29, sp
  419488:	str	x0, [sp, #24]
  41948c:	ldr	x0, [sp, #24]
  419490:	bl	4029b0 <acl_entries@plt>
  419494:	cmp	w0, #0x0
  419498:	cset	w0, gt
  41949c:	and	w0, w0, #0xff
  4194a0:	ldp	x29, x30, [sp], #32
  4194a4:	ret
  4194a8:	stp	x29, x30, [sp, #-32]!
  4194ac:	mov	x29, sp
  4194b0:	str	x0, [sp, #24]
  4194b4:	ldr	x0, [sp, #24]
  4194b8:	ldr	x0, [x0, #8]
  4194bc:	cmp	x0, #0x0
  4194c0:	b.eq	4194d0 <__fxstatat@plt+0x163a0>  // b.none
  4194c4:	ldr	x0, [sp, #24]
  4194c8:	ldr	x0, [x0, #8]
  4194cc:	bl	403120 <acl_free@plt>
  4194d0:	ldr	x0, [sp, #24]
  4194d4:	ldr	x0, [x0, #16]
  4194d8:	cmp	x0, #0x0
  4194dc:	b.eq	4194ec <__fxstatat@plt+0x163bc>  // b.none
  4194e0:	ldr	x0, [sp, #24]
  4194e4:	ldr	x0, [x0, #16]
  4194e8:	bl	403120 <acl_free@plt>
  4194ec:	nop
  4194f0:	ldp	x29, x30, [sp], #32
  4194f4:	ret
  4194f8:	stp	x29, x30, [sp, #-48]!
  4194fc:	mov	x29, sp
  419500:	str	x0, [sp, #40]
  419504:	str	w1, [sp, #36]
  419508:	str	w2, [sp, #32]
  41950c:	str	x3, [sp, #24]
  419510:	mov	x2, #0x20                  	// #32
  419514:	mov	w1, #0x0                   	// #0
  419518:	ldr	x0, [sp, #24]
  41951c:	bl	402c00 <memset@plt>
  419520:	ldr	x0, [sp, #24]
  419524:	ldr	w1, [sp, #32]
  419528:	str	w1, [x0]
  41952c:	ldr	w0, [sp, #36]
  419530:	cmn	w0, #0x1
  419534:	b.eq	419550 <__fxstatat@plt+0x16420>  // b.none
  419538:	ldr	w0, [sp, #36]
  41953c:	bl	402cb0 <acl_get_fd@plt>
  419540:	mov	x1, x0
  419544:	ldr	x0, [sp, #24]
  419548:	str	x1, [x0, #8]
  41954c:	b	419568 <__fxstatat@plt+0x16438>
  419550:	mov	w1, #0x8000                	// #32768
  419554:	ldr	x0, [sp, #40]
  419558:	bl	402e00 <acl_get_file@plt>
  41955c:	mov	x1, x0
  419560:	ldr	x0, [sp, #24]
  419564:	str	x1, [x0, #8]
  419568:	ldr	x0, [sp, #24]
  41956c:	ldr	x0, [x0, #8]
  419570:	cmp	x0, #0x0
  419574:	b.ne	4195a0 <__fxstatat@plt+0x16470>  // b.any
  419578:	bl	403070 <__errno_location@plt>
  41957c:	ldr	w0, [x0]
  419580:	bl	41c6c4 <__fxstatat@plt+0x19594>
  419584:	and	w0, w0, #0xff
  419588:	cmp	w0, #0x0
  41958c:	b.eq	419598 <__fxstatat@plt+0x16468>  // b.none
  419590:	mov	w0, #0xffffffff            	// #-1
  419594:	b	4195e4 <__fxstatat@plt+0x164b4>
  419598:	mov	w0, #0x0                   	// #0
  41959c:	b	4195e4 <__fxstatat@plt+0x164b4>
  4195a0:	ldr	w0, [sp, #32]
  4195a4:	and	w0, w0, #0xf000
  4195a8:	cmp	w0, #0x4, lsl #12
  4195ac:	b.ne	4195e0 <__fxstatat@plt+0x164b0>  // b.any
  4195b0:	mov	w1, #0x4000                	// #16384
  4195b4:	ldr	x0, [sp, #40]
  4195b8:	bl	402e00 <acl_get_file@plt>
  4195bc:	mov	x1, x0
  4195c0:	ldr	x0, [sp, #24]
  4195c4:	str	x1, [x0, #16]
  4195c8:	ldr	x0, [sp, #24]
  4195cc:	ldr	x0, [x0, #16]
  4195d0:	cmp	x0, #0x0
  4195d4:	b.ne	4195e0 <__fxstatat@plt+0x164b0>  // b.any
  4195d8:	mov	w0, #0xffffffff            	// #-1
  4195dc:	b	4195e4 <__fxstatat@plt+0x164b4>
  4195e0:	mov	w0, #0x0                   	// #0
  4195e4:	ldp	x29, x30, [sp], #48
  4195e8:	ret
  4195ec:	stp	x29, x30, [sp, #-80]!
  4195f0:	mov	x29, sp
  4195f4:	str	x0, [sp, #56]
  4195f8:	str	x1, [sp, #48]
  4195fc:	str	w2, [sp, #44]
  419600:	str	w3, [sp, #40]
  419604:	str	x4, [sp, #32]
  419608:	str	x5, [sp, #24]
  41960c:	str	wzr, [sp, #76]
  419610:	ldr	x0, [sp, #56]
  419614:	ldrb	w0, [x0, #24]
  419618:	eor	w0, w0, #0x1
  41961c:	and	w0, w0, #0xff
  419620:	cmp	w0, #0x0
  419624:	b.eq	4197c8 <__fxstatat@plt+0x16698>  // b.none
  419628:	ldr	w0, [sp, #76]
  41962c:	cmp	w0, #0x0
  419630:	b.ne	41968c <__fxstatat@plt+0x1655c>  // b.any
  419634:	ldr	w0, [sp, #40]
  419638:	cmp	w0, #0x0
  41963c:	b.eq	41968c <__fxstatat@plt+0x1655c>  // b.none
  419640:	ldr	x0, [sp, #56]
  419644:	ldr	x0, [x0, #8]
  419648:	cmp	x0, #0x0
  41964c:	b.eq	41965c <__fxstatat@plt+0x1652c>  // b.none
  419650:	ldr	x0, [sp, #56]
  419654:	ldr	x0, [x0, #8]
  419658:	bl	403120 <acl_free@plt>
  41965c:	ldr	x0, [sp, #56]
  419660:	ldr	w0, [x0]
  419664:	bl	402ca0 <acl_from_mode@plt>
  419668:	mov	x1, x0
  41966c:	ldr	x0, [sp, #56]
  419670:	str	x1, [x0, #8]
  419674:	ldr	x0, [sp, #56]
  419678:	ldr	x0, [x0, #8]
  41967c:	cmp	x0, #0x0
  419680:	b.ne	41968c <__fxstatat@plt+0x1655c>  // b.any
  419684:	mov	w0, #0xffffffff            	// #-1
  419688:	str	w0, [sp, #76]
  41968c:	ldr	w0, [sp, #76]
  419690:	cmp	w0, #0x0
  419694:	b.ne	4197c8 <__fxstatat@plt+0x16698>  // b.any
  419698:	ldr	x0, [sp, #56]
  41969c:	ldr	x0, [x0, #8]
  4196a0:	cmp	x0, #0x0
  4196a4:	b.eq	4197c8 <__fxstatat@plt+0x16698>  // b.none
  4196a8:	ldr	w0, [sp, #44]
  4196ac:	cmn	w0, #0x1
  4196b0:	b.eq	4196d0 <__fxstatat@plt+0x165a0>  // b.none
  4196b4:	ldr	x0, [sp, #56]
  4196b8:	ldr	x0, [x0, #8]
  4196bc:	mov	x1, x0
  4196c0:	ldr	w0, [sp, #44]
  4196c4:	bl	402960 <acl_set_fd@plt>
  4196c8:	str	w0, [sp, #76]
  4196cc:	b	4196ec <__fxstatat@plt+0x165bc>
  4196d0:	ldr	x0, [sp, #56]
  4196d4:	ldr	x0, [x0, #8]
  4196d8:	mov	x2, x0
  4196dc:	mov	w1, #0x8000                	// #32768
  4196e0:	ldr	x0, [sp, #48]
  4196e4:	bl	402c80 <acl_set_file@plt>
  4196e8:	str	w0, [sp, #76]
  4196ec:	ldr	w0, [sp, #76]
  4196f0:	cmp	w0, #0x0
  4196f4:	b.eq	41974c <__fxstatat@plt+0x1661c>  // b.none
  4196f8:	bl	403070 <__errno_location@plt>
  4196fc:	ldr	w0, [x0]
  419700:	bl	41c6c4 <__fxstatat@plt+0x19594>
  419704:	and	w0, w0, #0xff
  419708:	eor	w0, w0, #0x1
  41970c:	and	w0, w0, #0xff
  419710:	cmp	w0, #0x0
  419714:	b.eq	4197c8 <__fxstatat@plt+0x16698>  // b.none
  419718:	ldr	x0, [sp, #56]
  41971c:	mov	w1, #0x1                   	// #1
  419720:	strb	w1, [x0, #24]
  419724:	ldr	w0, [sp, #40]
  419728:	cmp	w0, #0x0
  41972c:	b.ne	419744 <__fxstatat@plt+0x16614>  // b.any
  419730:	ldr	x0, [sp, #56]
  419734:	ldr	x0, [x0, #8]
  419738:	bl	4193e0 <__fxstatat@plt+0x162b0>
  41973c:	cmp	w0, #0x0
  419740:	b.ne	4197c8 <__fxstatat@plt+0x16698>  // b.any
  419744:	str	wzr, [sp, #76]
  419748:	b	4197c8 <__fxstatat@plt+0x16698>
  41974c:	ldr	x0, [sp, #24]
  419750:	mov	w1, #0x1                   	// #1
  419754:	strb	w1, [x0]
  419758:	ldr	x0, [sp, #56]
  41975c:	ldr	w0, [x0]
  419760:	and	w0, w0, #0xf000
  419764:	cmp	w0, #0x4, lsl #12
  419768:	b.ne	4197c8 <__fxstatat@plt+0x16698>  // b.any
  41976c:	ldr	w0, [sp, #40]
  419770:	cmp	w0, #0x0
  419774:	b.ne	4197bc <__fxstatat@plt+0x1668c>  // b.any
  419778:	ldr	x0, [sp, #56]
  41977c:	ldr	x0, [x0, #16]
  419780:	cmp	x0, #0x0
  419784:	b.eq	4197bc <__fxstatat@plt+0x1668c>  // b.none
  419788:	ldr	x0, [sp, #56]
  41978c:	ldr	x0, [x0, #16]
  419790:	bl	419480 <__fxstatat@plt+0x16350>
  419794:	cmp	w0, #0x0
  419798:	b.eq	4197bc <__fxstatat@plt+0x1668c>  // b.none
  41979c:	ldr	x0, [sp, #56]
  4197a0:	ldr	x0, [x0, #16]
  4197a4:	mov	x2, x0
  4197a8:	mov	w1, #0x4000                	// #16384
  4197ac:	ldr	x0, [sp, #48]
  4197b0:	bl	402c80 <acl_set_file@plt>
  4197b4:	str	w0, [sp, #76]
  4197b8:	b	4197c8 <__fxstatat@plt+0x16698>
  4197bc:	ldr	x0, [sp, #48]
  4197c0:	bl	402b00 <acl_delete_def_file@plt>
  4197c4:	str	w0, [sp, #76]
  4197c8:	ldr	w0, [sp, #76]
  4197cc:	ldp	x29, x30, [sp], #80
  4197d0:	ret
  4197d4:	stp	x29, x30, [sp, #-32]!
  4197d8:	mov	x29, sp
  4197dc:	str	x0, [sp, #24]
  4197e0:	str	w1, [sp, #20]
  4197e4:	str	w2, [sp, #16]
  4197e8:	ldr	w0, [sp, #20]
  4197ec:	cmn	w0, #0x1
  4197f0:	b.eq	419804 <__fxstatat@plt+0x166d4>  // b.none
  4197f4:	ldr	w1, [sp, #16]
  4197f8:	ldr	w0, [sp, #20]
  4197fc:	bl	402c30 <fchmod@plt>
  419800:	b	419810 <__fxstatat@plt+0x166e0>
  419804:	ldr	w1, [sp, #16]
  419808:	ldr	x0, [sp, #24]
  41980c:	bl	402b70 <chmod@plt>
  419810:	ldp	x29, x30, [sp], #32
  419814:	ret
  419818:	stp	x29, x30, [sp, #-80]!
  41981c:	mov	x29, sp
  419820:	str	x0, [sp, #40]
  419824:	str	x1, [sp, #32]
  419828:	str	w2, [sp, #28]
  41982c:	strb	wzr, [sp, #63]
  419830:	strb	wzr, [sp, #62]
  419834:	str	wzr, [sp, #76]
  419838:	ldr	x0, [sp, #40]
  41983c:	ldr	w0, [x0]
  419840:	and	w0, w0, #0xe00
  419844:	cmp	w0, #0x0
  419848:	cset	w0, ne  // ne = any
  41984c:	strb	w0, [sp, #75]
  419850:	ldrb	w0, [sp, #75]
  419854:	cmp	w0, #0x0
  419858:	b.eq	41988c <__fxstatat@plt+0x1675c>  // b.none
  41985c:	ldr	x0, [sp, #40]
  419860:	ldr	w0, [x0]
  419864:	mov	w2, w0
  419868:	ldr	w1, [sp, #28]
  41986c:	ldr	x0, [sp, #32]
  419870:	bl	4197d4 <__fxstatat@plt+0x166a4>
  419874:	str	w0, [sp, #76]
  419878:	ldr	w0, [sp, #76]
  41987c:	cmp	w0, #0x0
  419880:	b.eq	41988c <__fxstatat@plt+0x1675c>  // b.none
  419884:	mov	w0, #0xffffffff            	// #-1
  419888:	b	4199d4 <__fxstatat@plt+0x168a4>
  41988c:	add	x1, sp, #0x3f
  419890:	add	x0, sp, #0x3e
  419894:	mov	x5, x1
  419898:	mov	x4, x0
  41989c:	mov	w3, #0x0                   	// #0
  4198a0:	ldr	w2, [sp, #28]
  4198a4:	ldr	x1, [sp, #32]
  4198a8:	ldr	x0, [sp, #40]
  4198ac:	bl	4195ec <__fxstatat@plt+0x164bc>
  4198b0:	str	w0, [sp, #76]
  4198b4:	ldrb	w0, [sp, #63]
  4198b8:	eor	w0, w0, #0x1
  4198bc:	and	w0, w0, #0xff
  4198c0:	cmp	w0, #0x0
  4198c4:	b.eq	419950 <__fxstatat@plt+0x16820>  // b.none
  4198c8:	ldr	w0, [sp, #76]
  4198cc:	cmp	w0, #0x0
  4198d0:	b.eq	4198e0 <__fxstatat@plt+0x167b0>  // b.none
  4198d4:	bl	403070 <__errno_location@plt>
  4198d8:	ldr	w0, [x0]
  4198dc:	b	4198e4 <__fxstatat@plt+0x167b4>
  4198e0:	mov	w0, #0x0                   	// #0
  4198e4:	str	w0, [sp, #68]
  4198e8:	add	x1, sp, #0x3f
  4198ec:	add	x0, sp, #0x3e
  4198f0:	mov	x5, x1
  4198f4:	mov	x4, x0
  4198f8:	mov	w3, #0x1                   	// #1
  4198fc:	ldr	w2, [sp, #28]
  419900:	ldr	x1, [sp, #32]
  419904:	ldr	x0, [sp, #40]
  419908:	bl	4195ec <__fxstatat@plt+0x164bc>
  41990c:	str	w0, [sp, #76]
  419910:	ldrb	w0, [sp, #63]
  419914:	eor	w0, w0, #0x1
  419918:	and	w0, w0, #0xff
  41991c:	cmp	w0, #0x0
  419920:	b.eq	41992c <__fxstatat@plt+0x167fc>  // b.none
  419924:	mov	w0, #0x1                   	// #1
  419928:	strb	w0, [sp, #62]
  41992c:	ldr	w0, [sp, #68]
  419930:	cmp	w0, #0x0
  419934:	b.eq	419950 <__fxstatat@plt+0x16820>  // b.none
  419938:	bl	403070 <__errno_location@plt>
  41993c:	mov	x1, x0
  419940:	ldr	w0, [sp, #68]
  419944:	str	w0, [x1]
  419948:	mov	w0, #0xffffffff            	// #-1
  41994c:	str	w0, [sp, #76]
  419950:	ldrb	w0, [sp, #62]
  419954:	cmp	w0, #0x0
  419958:	b.eq	4199d0 <__fxstatat@plt+0x168a0>  // b.none
  41995c:	ldrb	w0, [sp, #75]
  419960:	eor	w0, w0, #0x1
  419964:	and	w0, w0, #0xff
  419968:	cmp	w0, #0x0
  41996c:	b.eq	4199d0 <__fxstatat@plt+0x168a0>  // b.none
  419970:	ldr	w0, [sp, #76]
  419974:	cmp	w0, #0x0
  419978:	b.eq	419988 <__fxstatat@plt+0x16858>  // b.none
  41997c:	bl	403070 <__errno_location@plt>
  419980:	ldr	w0, [x0]
  419984:	b	41998c <__fxstatat@plt+0x1685c>
  419988:	mov	w0, #0x0                   	// #0
  41998c:	str	w0, [sp, #64]
  419990:	ldr	x0, [sp, #40]
  419994:	ldr	w0, [x0]
  419998:	mov	w2, w0
  41999c:	ldr	w1, [sp, #28]
  4199a0:	ldr	x0, [sp, #32]
  4199a4:	bl	4197d4 <__fxstatat@plt+0x166a4>
  4199a8:	str	w0, [sp, #76]
  4199ac:	ldr	w0, [sp, #64]
  4199b0:	cmp	w0, #0x0
  4199b4:	b.eq	4199d0 <__fxstatat@plt+0x168a0>  // b.none
  4199b8:	bl	403070 <__errno_location@plt>
  4199bc:	mov	x1, x0
  4199c0:	ldr	w0, [sp, #64]
  4199c4:	str	w0, [x1]
  4199c8:	mov	w0, #0xffffffff            	// #-1
  4199cc:	str	w0, [sp, #76]
  4199d0:	ldr	w0, [sp, #76]
  4199d4:	ldp	x29, x30, [sp], #80
  4199d8:	ret
  4199dc:	stp	x29, x30, [sp, #-16]!
  4199e0:	mov	x29, sp
  4199e4:	mov	w0, #0x1                   	// #1
  4199e8:	bl	403a40 <__fxstatat@plt+0x910>
  4199ec:	nop
  4199f0:	ldp	x29, x30, [sp], #16
  4199f4:	ret
  4199f8:	stp	x29, x30, [sp, #-80]!
  4199fc:	mov	x29, sp
  419a00:	str	x0, [sp, #40]
  419a04:	str	x1, [sp, #32]
  419a08:	str	x2, [sp, #24]
  419a0c:	str	x3, [sp, #16]
  419a10:	mov	x0, #0xffffffffffffffff    	// #-1
  419a14:	str	x0, [sp, #64]
  419a18:	strb	wzr, [sp, #63]
  419a1c:	ldr	x0, [sp, #40]
  419a20:	bl	402950 <strlen@plt>
  419a24:	str	x0, [sp, #48]
  419a28:	str	xzr, [sp, #72]
  419a2c:	b	419b00 <__fxstatat@plt+0x169d0>
  419a30:	ldr	x0, [sp, #72]
  419a34:	lsl	x0, x0, #3
  419a38:	ldr	x1, [sp, #32]
  419a3c:	add	x0, x1, x0
  419a40:	ldr	x0, [x0]
  419a44:	ldr	x2, [sp, #48]
  419a48:	ldr	x1, [sp, #40]
  419a4c:	bl	402bb0 <strncmp@plt>
  419a50:	cmp	w0, #0x0
  419a54:	b.ne	419af4 <__fxstatat@plt+0x169c4>  // b.any
  419a58:	ldr	x0, [sp, #72]
  419a5c:	lsl	x0, x0, #3
  419a60:	ldr	x1, [sp, #32]
  419a64:	add	x0, x1, x0
  419a68:	ldr	x0, [x0]
  419a6c:	bl	402950 <strlen@plt>
  419a70:	mov	x1, x0
  419a74:	ldr	x0, [sp, #48]
  419a78:	cmp	x0, x1
  419a7c:	b.ne	419a88 <__fxstatat@plt+0x16958>  // b.any
  419a80:	ldr	x0, [sp, #72]
  419a84:	b	419b34 <__fxstatat@plt+0x16a04>
  419a88:	ldr	x0, [sp, #64]
  419a8c:	cmn	x0, #0x1
  419a90:	b.ne	419aa0 <__fxstatat@plt+0x16970>  // b.any
  419a94:	ldr	x0, [sp, #72]
  419a98:	str	x0, [sp, #64]
  419a9c:	b	419af4 <__fxstatat@plt+0x169c4>
  419aa0:	ldr	x0, [sp, #24]
  419aa4:	cmp	x0, #0x0
  419aa8:	b.eq	419aec <__fxstatat@plt+0x169bc>  // b.none
  419aac:	ldr	x1, [sp, #64]
  419ab0:	ldr	x0, [sp, #16]
  419ab4:	mul	x0, x1, x0
  419ab8:	ldr	x1, [sp, #24]
  419abc:	add	x3, x1, x0
  419ac0:	ldr	x1, [sp, #16]
  419ac4:	ldr	x0, [sp, #72]
  419ac8:	mul	x0, x1, x0
  419acc:	ldr	x1, [sp, #24]
  419ad0:	add	x0, x1, x0
  419ad4:	ldr	x2, [sp, #16]
  419ad8:	mov	x1, x0
  419adc:	mov	x0, x3
  419ae0:	bl	402d80 <memcmp@plt>
  419ae4:	cmp	w0, #0x0
  419ae8:	b.eq	419af4 <__fxstatat@plt+0x169c4>  // b.none
  419aec:	mov	w0, #0x1                   	// #1
  419af0:	strb	w0, [sp, #63]
  419af4:	ldr	x0, [sp, #72]
  419af8:	add	x0, x0, #0x1
  419afc:	str	x0, [sp, #72]
  419b00:	ldr	x0, [sp, #72]
  419b04:	lsl	x0, x0, #3
  419b08:	ldr	x1, [sp, #32]
  419b0c:	add	x0, x1, x0
  419b10:	ldr	x0, [x0]
  419b14:	cmp	x0, #0x0
  419b18:	b.ne	419a30 <__fxstatat@plt+0x16900>  // b.any
  419b1c:	ldrb	w0, [sp, #63]
  419b20:	cmp	w0, #0x0
  419b24:	b.eq	419b30 <__fxstatat@plt+0x16a00>  // b.none
  419b28:	mov	x0, #0xfffffffffffffffe    	// #-2
  419b2c:	b	419b34 <__fxstatat@plt+0x16a04>
  419b30:	ldr	x0, [sp, #64]
  419b34:	ldp	x29, x30, [sp], #80
  419b38:	ret
  419b3c:	stp	x29, x30, [sp, #-80]!
  419b40:	mov	x29, sp
  419b44:	str	x19, [sp, #16]
  419b48:	str	x0, [sp, #56]
  419b4c:	str	x1, [sp, #48]
  419b50:	str	x2, [sp, #40]
  419b54:	ldr	x0, [sp, #40]
  419b58:	cmn	x0, #0x1
  419b5c:	b.ne	419b70 <__fxstatat@plt+0x16a40>  // b.any
  419b60:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  419b64:	add	x0, x0, #0x5e0
  419b68:	bl	4030b0 <gettext@plt>
  419b6c:	b	419b7c <__fxstatat@plt+0x16a4c>
  419b70:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  419b74:	add	x0, x0, #0x600
  419b78:	bl	4030b0 <gettext@plt>
  419b7c:	str	x0, [sp, #72]
  419b80:	ldr	x2, [sp, #48]
  419b84:	mov	w1, #0x8                   	// #8
  419b88:	mov	w0, #0x0                   	// #0
  419b8c:	bl	4121a0 <__fxstatat@plt+0xf070>
  419b90:	mov	x19, x0
  419b94:	ldr	x1, [sp, #56]
  419b98:	mov	w0, #0x1                   	// #1
  419b9c:	bl	412554 <__fxstatat@plt+0xf424>
  419ba0:	mov	x4, x0
  419ba4:	mov	x3, x19
  419ba8:	ldr	x2, [sp, #72]
  419bac:	mov	w1, #0x0                   	// #0
  419bb0:	mov	w0, #0x0                   	// #0
  419bb4:	bl	402980 <error@plt>
  419bb8:	nop
  419bbc:	ldr	x19, [sp, #16]
  419bc0:	ldp	x29, x30, [sp], #80
  419bc4:	ret
  419bc8:	stp	x29, x30, [sp, #-80]!
  419bcc:	mov	x29, sp
  419bd0:	str	x19, [sp, #16]
  419bd4:	str	x0, [sp, #56]
  419bd8:	str	x1, [sp, #48]
  419bdc:	str	x2, [sp, #40]
  419be0:	str	xzr, [sp, #64]
  419be4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  419be8:	add	x0, x0, #0x620
  419bec:	bl	4030b0 <gettext@plt>
  419bf0:	mov	x2, x0
  419bf4:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  419bf8:	add	x0, x0, #0x4b0
  419bfc:	ldr	x0, [x0]
  419c00:	mov	x1, x0
  419c04:	mov	x0, x2
  419c08:	bl	402fc0 <fputs_unlocked@plt>
  419c0c:	str	xzr, [sp, #72]
  419c10:	b	419ce4 <__fxstatat@plt+0x16bb4>
  419c14:	ldr	x0, [sp, #72]
  419c18:	cmp	x0, #0x0
  419c1c:	b.eq	419c4c <__fxstatat@plt+0x16b1c>  // b.none
  419c20:	ldr	x1, [sp, #40]
  419c24:	ldr	x0, [sp, #72]
  419c28:	mul	x0, x1, x0
  419c2c:	ldr	x1, [sp, #48]
  419c30:	add	x0, x1, x0
  419c34:	ldr	x2, [sp, #40]
  419c38:	mov	x1, x0
  419c3c:	ldr	x0, [sp, #64]
  419c40:	bl	402d80 <memcmp@plt>
  419c44:	cmp	w0, #0x0
  419c48:	b.eq	419ca0 <__fxstatat@plt+0x16b70>  // b.none
  419c4c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  419c50:	add	x0, x0, #0x4b0
  419c54:	ldr	x19, [x0]
  419c58:	ldr	x0, [sp, #72]
  419c5c:	lsl	x0, x0, #3
  419c60:	ldr	x1, [sp, #56]
  419c64:	add	x0, x1, x0
  419c68:	ldr	x0, [x0]
  419c6c:	bl	41257c <__fxstatat@plt+0xf44c>
  419c70:	mov	x2, x0
  419c74:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  419c78:	add	x1, x0, #0x638
  419c7c:	mov	x0, x19
  419c80:	bl	4030f0 <fprintf@plt>
  419c84:	ldr	x1, [sp, #40]
  419c88:	ldr	x0, [sp, #72]
  419c8c:	mul	x0, x1, x0
  419c90:	ldr	x1, [sp, #48]
  419c94:	add	x0, x1, x0
  419c98:	str	x0, [sp, #64]
  419c9c:	b	419cd8 <__fxstatat@plt+0x16ba8>
  419ca0:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  419ca4:	add	x0, x0, #0x4b0
  419ca8:	ldr	x19, [x0]
  419cac:	ldr	x0, [sp, #72]
  419cb0:	lsl	x0, x0, #3
  419cb4:	ldr	x1, [sp, #56]
  419cb8:	add	x0, x1, x0
  419cbc:	ldr	x0, [x0]
  419cc0:	bl	41257c <__fxstatat@plt+0xf44c>
  419cc4:	mov	x2, x0
  419cc8:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  419ccc:	add	x1, x0, #0x640
  419cd0:	mov	x0, x19
  419cd4:	bl	4030f0 <fprintf@plt>
  419cd8:	ldr	x0, [sp, #72]
  419cdc:	add	x0, x0, #0x1
  419ce0:	str	x0, [sp, #72]
  419ce4:	ldr	x0, [sp, #72]
  419ce8:	lsl	x0, x0, #3
  419cec:	ldr	x1, [sp, #56]
  419cf0:	add	x0, x1, x0
  419cf4:	ldr	x0, [x0]
  419cf8:	cmp	x0, #0x0
  419cfc:	b.ne	419c14 <__fxstatat@plt+0x16ae4>  // b.any
  419d00:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  419d04:	add	x0, x0, #0x4b0
  419d08:	ldr	x0, [x0]
  419d0c:	mov	x1, x0
  419d10:	mov	w0, #0xa                   	// #10
  419d14:	bl	402af0 <putc_unlocked@plt>
  419d18:	nop
  419d1c:	ldr	x19, [sp, #16]
  419d20:	ldp	x29, x30, [sp], #80
  419d24:	ret
  419d28:	stp	x29, x30, [sp, #-80]!
  419d2c:	mov	x29, sp
  419d30:	str	x0, [sp, #56]
  419d34:	str	x1, [sp, #48]
  419d38:	str	x2, [sp, #40]
  419d3c:	str	x3, [sp, #32]
  419d40:	str	x4, [sp, #24]
  419d44:	str	x5, [sp, #16]
  419d48:	ldr	x3, [sp, #24]
  419d4c:	ldr	x2, [sp, #32]
  419d50:	ldr	x1, [sp, #40]
  419d54:	ldr	x0, [sp, #48]
  419d58:	bl	4199f8 <__fxstatat@plt+0x168c8>
  419d5c:	str	x0, [sp, #72]
  419d60:	ldr	x0, [sp, #72]
  419d64:	cmp	x0, #0x0
  419d68:	b.lt	419d74 <__fxstatat@plt+0x16c44>  // b.tstop
  419d6c:	ldr	x0, [sp, #72]
  419d70:	b	419da0 <__fxstatat@plt+0x16c70>
  419d74:	ldr	x2, [sp, #72]
  419d78:	ldr	x1, [sp, #48]
  419d7c:	ldr	x0, [sp, #56]
  419d80:	bl	419b3c <__fxstatat@plt+0x16a0c>
  419d84:	ldr	x2, [sp, #24]
  419d88:	ldr	x1, [sp, #32]
  419d8c:	ldr	x0, [sp, #40]
  419d90:	bl	419bc8 <__fxstatat@plt+0x16a98>
  419d94:	ldr	x0, [sp, #16]
  419d98:	blr	x0
  419d9c:	mov	x0, #0xffffffffffffffff    	// #-1
  419da0:	ldp	x29, x30, [sp], #80
  419da4:	ret
  419da8:	stp	x29, x30, [sp, #-64]!
  419dac:	mov	x29, sp
  419db0:	str	x0, [sp, #40]
  419db4:	str	x1, [sp, #32]
  419db8:	str	x2, [sp, #24]
  419dbc:	str	x3, [sp, #16]
  419dc0:	str	xzr, [sp, #56]
  419dc4:	b	419e18 <__fxstatat@plt+0x16ce8>
  419dc8:	ldr	x1, [sp, #16]
  419dcc:	ldr	x0, [sp, #56]
  419dd0:	mul	x0, x1, x0
  419dd4:	ldr	x1, [sp, #24]
  419dd8:	add	x0, x1, x0
  419ddc:	ldr	x2, [sp, #16]
  419de0:	mov	x1, x0
  419de4:	ldr	x0, [sp, #40]
  419de8:	bl	402d80 <memcmp@plt>
  419dec:	cmp	w0, #0x0
  419df0:	b.ne	419e0c <__fxstatat@plt+0x16cdc>  // b.any
  419df4:	ldr	x0, [sp, #56]
  419df8:	lsl	x0, x0, #3
  419dfc:	ldr	x1, [sp, #32]
  419e00:	add	x0, x1, x0
  419e04:	ldr	x0, [x0]
  419e08:	b	419e38 <__fxstatat@plt+0x16d08>
  419e0c:	ldr	x0, [sp, #56]
  419e10:	add	x0, x0, #0x1
  419e14:	str	x0, [sp, #56]
  419e18:	ldr	x0, [sp, #56]
  419e1c:	lsl	x0, x0, #3
  419e20:	ldr	x1, [sp, #32]
  419e24:	add	x0, x1, x0
  419e28:	ldr	x0, [x0]
  419e2c:	cmp	x0, #0x0
  419e30:	b.ne	419dc8 <__fxstatat@plt+0x16c98>  // b.any
  419e34:	mov	x0, #0x0                   	// #0
  419e38:	ldp	x29, x30, [sp], #64
  419e3c:	ret
  419e40:	sub	sp, sp, #0x10
  419e44:	str	x0, [sp, #8]
  419e48:	str	w1, [sp, #4]
  419e4c:	ldr	w0, [sp, #4]
  419e50:	ldr	x1, [sp, #8]
  419e54:	neg	w0, w0
  419e58:	ror	x0, x1, x0
  419e5c:	add	sp, sp, #0x10
  419e60:	ret
  419e64:	sub	sp, sp, #0x10
  419e68:	str	x0, [sp, #8]
  419e6c:	str	w1, [sp, #4]
  419e70:	ldr	w0, [sp, #4]
  419e74:	ldr	x1, [sp, #8]
  419e78:	ror	x0, x1, x0
  419e7c:	add	sp, sp, #0x10
  419e80:	ret
  419e84:	sub	sp, sp, #0x10
  419e88:	str	w0, [sp, #12]
  419e8c:	str	w1, [sp, #8]
  419e90:	ldr	w0, [sp, #8]
  419e94:	ldr	w1, [sp, #12]
  419e98:	neg	w0, w0
  419e9c:	ror	w0, w1, w0
  419ea0:	add	sp, sp, #0x10
  419ea4:	ret
  419ea8:	sub	sp, sp, #0x10
  419eac:	str	w0, [sp, #12]
  419eb0:	str	w1, [sp, #8]
  419eb4:	ldr	w0, [sp, #8]
  419eb8:	ldr	w1, [sp, #12]
  419ebc:	ror	w0, w1, w0
  419ec0:	add	sp, sp, #0x10
  419ec4:	ret
  419ec8:	sub	sp, sp, #0x10
  419ecc:	str	x0, [sp, #8]
  419ed0:	str	w1, [sp, #4]
  419ed4:	ldr	w0, [sp, #4]
  419ed8:	ldr	x1, [sp, #8]
  419edc:	lsl	x1, x1, x0
  419ee0:	ldr	w0, [sp, #4]
  419ee4:	mov	w2, #0x40                  	// #64
  419ee8:	sub	w0, w2, w0
  419eec:	ldr	x2, [sp, #8]
  419ef0:	lsr	x0, x2, x0
  419ef4:	orr	x0, x1, x0
  419ef8:	add	sp, sp, #0x10
  419efc:	ret
  419f00:	sub	sp, sp, #0x10
  419f04:	str	x0, [sp, #8]
  419f08:	str	w1, [sp, #4]
  419f0c:	ldr	w0, [sp, #4]
  419f10:	ldr	x1, [sp, #8]
  419f14:	lsr	x1, x1, x0
  419f18:	ldr	w0, [sp, #4]
  419f1c:	mov	w2, #0x40                  	// #64
  419f20:	sub	w0, w2, w0
  419f24:	ldr	x2, [sp, #8]
  419f28:	lsl	x0, x2, x0
  419f2c:	orr	x0, x1, x0
  419f30:	add	sp, sp, #0x10
  419f34:	ret
  419f38:	sub	sp, sp, #0x10
  419f3c:	strh	w0, [sp, #14]
  419f40:	str	w1, [sp, #8]
  419f44:	ldrh	w1, [sp, #14]
  419f48:	ldr	w0, [sp, #8]
  419f4c:	lsl	w0, w1, w0
  419f50:	sxth	w1, w0
  419f54:	ldrh	w2, [sp, #14]
  419f58:	mov	w3, #0x10                  	// #16
  419f5c:	ldr	w0, [sp, #8]
  419f60:	sub	w0, w3, w0
  419f64:	asr	w0, w2, w0
  419f68:	sxth	w0, w0
  419f6c:	orr	w0, w1, w0
  419f70:	sxth	w0, w0
  419f74:	and	w0, w0, #0xffff
  419f78:	add	sp, sp, #0x10
  419f7c:	ret
  419f80:	sub	sp, sp, #0x10
  419f84:	strh	w0, [sp, #14]
  419f88:	str	w1, [sp, #8]
  419f8c:	ldrh	w1, [sp, #14]
  419f90:	ldr	w0, [sp, #8]
  419f94:	asr	w0, w1, w0
  419f98:	sxth	w1, w0
  419f9c:	ldrh	w2, [sp, #14]
  419fa0:	mov	w3, #0x10                  	// #16
  419fa4:	ldr	w0, [sp, #8]
  419fa8:	sub	w0, w3, w0
  419fac:	lsl	w0, w2, w0
  419fb0:	sxth	w0, w0
  419fb4:	orr	w0, w1, w0
  419fb8:	sxth	w0, w0
  419fbc:	and	w0, w0, #0xffff
  419fc0:	add	sp, sp, #0x10
  419fc4:	ret
  419fc8:	sub	sp, sp, #0x10
  419fcc:	strb	w0, [sp, #15]
  419fd0:	str	w1, [sp, #8]
  419fd4:	ldrb	w1, [sp, #15]
  419fd8:	ldr	w0, [sp, #8]
  419fdc:	lsl	w0, w1, w0
  419fe0:	sxtb	w1, w0
  419fe4:	ldrb	w2, [sp, #15]
  419fe8:	mov	w3, #0x8                   	// #8
  419fec:	ldr	w0, [sp, #8]
  419ff0:	sub	w0, w3, w0
  419ff4:	asr	w0, w2, w0
  419ff8:	sxtb	w0, w0
  419ffc:	orr	w0, w1, w0
  41a000:	sxtb	w0, w0
  41a004:	and	w0, w0, #0xff
  41a008:	add	sp, sp, #0x10
  41a00c:	ret
  41a010:	sub	sp, sp, #0x10
  41a014:	strb	w0, [sp, #15]
  41a018:	str	w1, [sp, #8]
  41a01c:	ldrb	w1, [sp, #15]
  41a020:	ldr	w0, [sp, #8]
  41a024:	asr	w0, w1, w0
  41a028:	sxtb	w1, w0
  41a02c:	ldrb	w2, [sp, #15]
  41a030:	mov	w3, #0x8                   	// #8
  41a034:	ldr	w0, [sp, #8]
  41a038:	sub	w0, w3, w0
  41a03c:	lsl	w0, w2, w0
  41a040:	sxtb	w0, w0
  41a044:	orr	w0, w1, w0
  41a048:	sxtb	w0, w0
  41a04c:	and	w0, w0, #0xff
  41a050:	add	sp, sp, #0x10
  41a054:	ret
  41a058:	stp	x29, x30, [sp, #-64]!
  41a05c:	mov	x29, sp
  41a060:	stp	x19, x20, [sp, #16]
  41a064:	str	x0, [sp, #40]
  41a068:	str	x1, [sp, #32]
  41a06c:	ldr	x20, [sp, #40]
  41a070:	ldr	x19, [sp, #32]
  41a074:	cmp	x20, x19
  41a078:	b.ne	41a084 <__fxstatat@plt+0x16f54>  // b.any
  41a07c:	mov	w0, #0x0                   	// #0
  41a080:	b	41a0d4 <__fxstatat@plt+0x16fa4>
  41a084:	ldrb	w0, [x20]
  41a088:	bl	41ca8c <__fxstatat@plt+0x1995c>
  41a08c:	strb	w0, [sp, #63]
  41a090:	ldrb	w0, [x19]
  41a094:	bl	41ca8c <__fxstatat@plt+0x1995c>
  41a098:	strb	w0, [sp, #62]
  41a09c:	ldrb	w0, [sp, #63]
  41a0a0:	cmp	w0, #0x0
  41a0a4:	b.eq	41a0c4 <__fxstatat@plt+0x16f94>  // b.none
  41a0a8:	add	x20, x20, #0x1
  41a0ac:	add	x19, x19, #0x1
  41a0b0:	ldrb	w1, [sp, #63]
  41a0b4:	ldrb	w0, [sp, #62]
  41a0b8:	cmp	w1, w0
  41a0bc:	b.eq	41a084 <__fxstatat@plt+0x16f54>  // b.none
  41a0c0:	b	41a0c8 <__fxstatat@plt+0x16f98>
  41a0c4:	nop
  41a0c8:	ldrb	w1, [sp, #63]
  41a0cc:	ldrb	w0, [sp, #62]
  41a0d0:	sub	w0, w1, w0
  41a0d4:	ldp	x19, x20, [sp, #16]
  41a0d8:	ldp	x29, x30, [sp], #64
  41a0dc:	ret
  41a0e0:	stp	x29, x30, [sp, #-48]!
  41a0e4:	mov	x29, sp
  41a0e8:	str	x0, [sp, #24]
  41a0ec:	ldr	x0, [sp, #24]
  41a0f0:	bl	402ac0 <__fpending@plt>
  41a0f4:	cmp	x0, #0x0
  41a0f8:	cset	w0, ne  // ne = any
  41a0fc:	strb	w0, [sp, #47]
  41a100:	ldr	x0, [sp, #24]
  41a104:	bl	402a00 <ferror_unlocked@plt>
  41a108:	cmp	w0, #0x0
  41a10c:	cset	w0, ne  // ne = any
  41a110:	strb	w0, [sp, #46]
  41a114:	ldr	x0, [sp, #24]
  41a118:	bl	41c160 <__fxstatat@plt+0x19030>
  41a11c:	cmp	w0, #0x0
  41a120:	cset	w0, ne  // ne = any
  41a124:	strb	w0, [sp, #45]
  41a128:	ldrb	w0, [sp, #46]
  41a12c:	cmp	w0, #0x0
  41a130:	b.ne	41a15c <__fxstatat@plt+0x1702c>  // b.any
  41a134:	ldrb	w0, [sp, #45]
  41a138:	cmp	w0, #0x0
  41a13c:	b.eq	41a180 <__fxstatat@plt+0x17050>  // b.none
  41a140:	ldrb	w0, [sp, #47]
  41a144:	cmp	w0, #0x0
  41a148:	b.ne	41a15c <__fxstatat@plt+0x1702c>  // b.any
  41a14c:	bl	403070 <__errno_location@plt>
  41a150:	ldr	w0, [x0]
  41a154:	cmp	w0, #0x9
  41a158:	b.eq	41a180 <__fxstatat@plt+0x17050>  // b.none
  41a15c:	ldrb	w0, [sp, #45]
  41a160:	eor	w0, w0, #0x1
  41a164:	and	w0, w0, #0xff
  41a168:	cmp	w0, #0x0
  41a16c:	b.eq	41a178 <__fxstatat@plt+0x17048>  // b.none
  41a170:	bl	403070 <__errno_location@plt>
  41a174:	str	wzr, [x0]
  41a178:	mov	w0, #0xffffffff            	// #-1
  41a17c:	b	41a184 <__fxstatat@plt+0x17054>
  41a180:	mov	w0, #0x0                   	// #0
  41a184:	ldp	x29, x30, [sp], #48
  41a188:	ret
  41a18c:	sub	sp, sp, #0x10
  41a190:	str	x0, [sp, #8]
  41a194:	ldr	x0, [sp, #8]
  41a198:	sub	x1, x0, #0x1
  41a19c:	ldr	x0, [sp, #8]
  41a1a0:	and	x0, x1, x0
  41a1a4:	cmp	x0, #0x0
  41a1a8:	cset	w0, eq  // eq = none
  41a1ac:	and	w0, w0, #0xff
  41a1b0:	add	sp, sp, #0x10
  41a1b4:	ret
  41a1b8:	sub	sp, sp, #0x10
  41a1bc:	str	x0, [sp, #8]
  41a1c0:	ldr	x0, [sp, #8]
  41a1c4:	str	xzr, [x0, #16]
  41a1c8:	ldr	x0, [sp, #8]
  41a1cc:	mov	w1, #0xf616                	// #62998
  41a1d0:	movk	w1, #0x95, lsl #16
  41a1d4:	str	w1, [x0, #24]
  41a1d8:	nop
  41a1dc:	add	sp, sp, #0x10
  41a1e0:	ret
  41a1e4:	stp	x29, x30, [sp, #-32]!
  41a1e8:	mov	x29, sp
  41a1ec:	str	x0, [sp, #24]
  41a1f0:	str	x1, [sp, #16]
  41a1f4:	ldr	x0, [sp, #24]
  41a1f8:	ldr	w1, [x0, #24]
  41a1fc:	mov	w0, #0xf616                	// #62998
  41a200:	movk	w0, #0x95, lsl #16
  41a204:	cmp	w1, w0
  41a208:	b.eq	41a22c <__fxstatat@plt+0x170fc>  // b.none
  41a20c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41a210:	add	x3, x0, #0x678
  41a214:	mov	w2, #0x3c                  	// #60
  41a218:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41a21c:	add	x1, x0, #0x648
  41a220:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41a224:	add	x0, x0, #0x660
  41a228:	bl	403060 <__assert_fail@plt>
  41a22c:	ldr	x0, [sp, #24]
  41a230:	ldr	x0, [x0, #16]
  41a234:	cmp	x0, #0x0
  41a238:	b.eq	41a274 <__fxstatat@plt+0x17144>  // b.none
  41a23c:	ldr	x0, [sp, #16]
  41a240:	ldr	x1, [x0, #8]
  41a244:	ldr	x0, [sp, #24]
  41a248:	ldr	x0, [x0]
  41a24c:	cmp	x1, x0
  41a250:	b.ne	41a274 <__fxstatat@plt+0x17144>  // b.any
  41a254:	ldr	x0, [sp, #16]
  41a258:	ldr	x1, [x0]
  41a25c:	ldr	x0, [sp, #24]
  41a260:	ldr	x0, [x0, #8]
  41a264:	cmp	x1, x0
  41a268:	b.ne	41a274 <__fxstatat@plt+0x17144>  // b.any
  41a26c:	mov	w0, #0x1                   	// #1
  41a270:	b	41a2dc <__fxstatat@plt+0x171ac>
  41a274:	ldr	x0, [sp, #24]
  41a278:	ldr	x0, [x0, #16]
  41a27c:	add	x1, x0, #0x1
  41a280:	ldr	x0, [sp, #24]
  41a284:	str	x1, [x0, #16]
  41a288:	ldr	x0, [sp, #24]
  41a28c:	ldr	x0, [x0, #16]
  41a290:	bl	41a18c <__fxstatat@plt+0x1705c>
  41a294:	and	w0, w0, #0xff
  41a298:	cmp	w0, #0x0
  41a29c:	b.eq	41a2d8 <__fxstatat@plt+0x171a8>  // b.none
  41a2a0:	ldr	x0, [sp, #24]
  41a2a4:	ldr	x0, [x0, #16]
  41a2a8:	cmp	x0, #0x0
  41a2ac:	b.ne	41a2b8 <__fxstatat@plt+0x17188>  // b.any
  41a2b0:	mov	w0, #0x1                   	// #1
  41a2b4:	b	41a2dc <__fxstatat@plt+0x171ac>
  41a2b8:	ldr	x0, [sp, #16]
  41a2bc:	ldr	x1, [x0]
  41a2c0:	ldr	x0, [sp, #24]
  41a2c4:	str	x1, [x0, #8]
  41a2c8:	ldr	x0, [sp, #16]
  41a2cc:	ldr	x1, [x0, #8]
  41a2d0:	ldr	x0, [sp, #24]
  41a2d4:	str	x1, [x0]
  41a2d8:	mov	w0, #0x0                   	// #0
  41a2dc:	ldp	x29, x30, [sp], #32
  41a2e0:	ret
  41a2e4:	stp	x29, x30, [sp, #-64]!
  41a2e8:	mov	x29, sp
  41a2ec:	str	x0, [sp, #24]
  41a2f0:	ldr	x0, [sp, #24]
  41a2f4:	bl	402a20 <opendir@plt>
  41a2f8:	str	x0, [sp, #56]
  41a2fc:	ldr	x0, [sp, #56]
  41a300:	cmp	x0, #0x0
  41a304:	b.eq	41a3ac <__fxstatat@plt+0x1727c>  // b.none
  41a308:	ldr	x0, [sp, #56]
  41a30c:	bl	402f50 <dirfd@plt>
  41a310:	str	w0, [sp, #40]
  41a314:	ldr	w0, [sp, #40]
  41a318:	cmp	w0, #0x0
  41a31c:	b.lt	41a3ac <__fxstatat@plt+0x1727c>  // b.tstop
  41a320:	ldr	w0, [sp, #40]
  41a324:	cmp	w0, #0x2
  41a328:	b.gt	41a3ac <__fxstatat@plt+0x1727c>
  41a32c:	mov	w2, #0x3                   	// #3
  41a330:	mov	w1, #0x406                 	// #1030
  41a334:	ldr	w0, [sp, #40]
  41a338:	bl	41c21c <__fxstatat@plt+0x190ec>
  41a33c:	str	w0, [sp, #36]
  41a340:	ldr	w0, [sp, #36]
  41a344:	cmp	w0, #0x0
  41a348:	b.ge	41a360 <__fxstatat@plt+0x17230>  // b.tcont
  41a34c:	bl	403070 <__errno_location@plt>
  41a350:	ldr	w0, [x0]
  41a354:	str	w0, [sp, #44]
  41a358:	str	xzr, [sp, #48]
  41a35c:	b	41a38c <__fxstatat@plt+0x1725c>
  41a360:	ldr	w0, [sp, #36]
  41a364:	bl	402d00 <fdopendir@plt>
  41a368:	str	x0, [sp, #48]
  41a36c:	bl	403070 <__errno_location@plt>
  41a370:	ldr	w0, [x0]
  41a374:	str	w0, [sp, #44]
  41a378:	ldr	x0, [sp, #48]
  41a37c:	cmp	x0, #0x0
  41a380:	b.ne	41a38c <__fxstatat@plt+0x1725c>  // b.any
  41a384:	ldr	w0, [sp, #36]
  41a388:	bl	402cd0 <close@plt>
  41a38c:	ldr	x0, [sp, #56]
  41a390:	bl	402cc0 <closedir@plt>
  41a394:	bl	403070 <__errno_location@plt>
  41a398:	mov	x1, x0
  41a39c:	ldr	w0, [sp, #44]
  41a3a0:	str	w0, [x1]
  41a3a4:	ldr	x0, [sp, #48]
  41a3a8:	str	x0, [sp, #56]
  41a3ac:	ldr	x0, [sp, #56]
  41a3b0:	ldp	x29, x30, [sp], #64
  41a3b4:	ret
  41a3b8:	stp	x29, x30, [sp, #-32]!
  41a3bc:	mov	x29, sp
  41a3c0:	str	x0, [sp, #24]
  41a3c4:	ldr	x1, [sp, #24]
  41a3c8:	mov	w0, #0x0                   	// #0
  41a3cc:	bl	402a50 <clock_gettime@plt>
  41a3d0:	nop
  41a3d4:	ldp	x29, x30, [sp], #32
  41a3d8:	ret
  41a3dc:	stp	x29, x30, [sp, #-32]!
  41a3e0:	mov	x29, sp
  41a3e4:	add	x0, sp, #0x10
  41a3e8:	bl	41a3b8 <__fxstatat@plt+0x17288>
  41a3ec:	ldp	x0, x1, [sp, #16]
  41a3f0:	ldp	x29, x30, [sp], #32
  41a3f4:	ret
  41a3f8:	stp	x29, x30, [sp, #-48]!
  41a3fc:	mov	x29, sp
  41a400:	str	w0, [sp, #28]
  41a404:	mov	w0, #0x1                   	// #1
  41a408:	strb	w0, [sp, #47]
  41a40c:	mov	x1, #0x0                   	// #0
  41a410:	ldr	w0, [sp, #28]
  41a414:	bl	403110 <setlocale@plt>
  41a418:	str	x0, [sp, #32]
  41a41c:	ldr	x0, [sp, #32]
  41a420:	cmp	x0, #0x0
  41a424:	b.eq	41a45c <__fxstatat@plt+0x1732c>  // b.none
  41a428:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41a42c:	add	x1, x0, #0x688
  41a430:	ldr	x0, [sp, #32]
  41a434:	bl	402db0 <strcmp@plt>
  41a438:	cmp	w0, #0x0
  41a43c:	b.eq	41a458 <__fxstatat@plt+0x17328>  // b.none
  41a440:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41a444:	add	x1, x0, #0x690
  41a448:	ldr	x0, [sp, #32]
  41a44c:	bl	402db0 <strcmp@plt>
  41a450:	cmp	w0, #0x0
  41a454:	b.ne	41a45c <__fxstatat@plt+0x1732c>  // b.any
  41a458:	strb	wzr, [sp, #47]
  41a45c:	ldrb	w0, [sp, #47]
  41a460:	ldp	x29, x30, [sp], #48
  41a464:	ret
  41a468:	sub	sp, sp, #0x20
  41a46c:	str	x0, [sp, #8]
  41a470:	str	x1, [sp]
  41a474:	str	xzr, [sp, #16]
  41a478:	ldr	x0, [sp, #8]
  41a47c:	str	x0, [sp, #24]
  41a480:	b	41a4ac <__fxstatat@plt+0x1737c>
  41a484:	ldr	x0, [sp, #24]
  41a488:	ldrb	w0, [x0]
  41a48c:	and	x1, x0, #0xff
  41a490:	ldr	x0, [sp, #16]
  41a494:	ror	x0, x0, #55
  41a498:	add	x0, x1, x0
  41a49c:	str	x0, [sp, #16]
  41a4a0:	ldr	x0, [sp, #24]
  41a4a4:	add	x0, x0, #0x1
  41a4a8:	str	x0, [sp, #24]
  41a4ac:	ldr	x0, [sp, #24]
  41a4b0:	ldrb	w0, [x0]
  41a4b4:	cmp	w0, #0x0
  41a4b8:	b.ne	41a484 <__fxstatat@plt+0x17354>  // b.any
  41a4bc:	ldr	x0, [sp, #16]
  41a4c0:	ldr	x1, [sp]
  41a4c4:	udiv	x2, x0, x1
  41a4c8:	ldr	x1, [sp]
  41a4cc:	mul	x1, x2, x1
  41a4d0:	sub	x0, x0, x1
  41a4d4:	add	sp, sp, #0x20
  41a4d8:	ret
  41a4dc:	sub	sp, sp, #0x20
  41a4e0:	str	x0, [sp, #8]
  41a4e4:	str	w1, [sp, #4]
  41a4e8:	ldr	x0, [sp, #8]
  41a4ec:	mov	w1, #0x1                   	// #1
  41a4f0:	strb	w1, [x0, #28]
  41a4f4:	ldr	x0, [sp, #8]
  41a4f8:	str	wzr, [x0, #20]
  41a4fc:	ldr	x0, [sp, #8]
  41a500:	str	wzr, [x0, #24]
  41a504:	str	wzr, [sp, #28]
  41a508:	b	41a528 <__fxstatat@plt+0x173f8>
  41a50c:	ldr	x0, [sp, #8]
  41a510:	ldrsw	x1, [sp, #28]
  41a514:	ldr	w2, [sp, #4]
  41a518:	str	w2, [x0, x1, lsl #2]
  41a51c:	ldr	w0, [sp, #28]
  41a520:	add	w0, w0, #0x1
  41a524:	str	w0, [sp, #28]
  41a528:	ldr	w0, [sp, #28]
  41a52c:	cmp	w0, #0x3
  41a530:	b.le	41a50c <__fxstatat@plt+0x173dc>
  41a534:	ldr	x0, [sp, #8]
  41a538:	ldr	w1, [sp, #4]
  41a53c:	str	w1, [x0, #16]
  41a540:	nop
  41a544:	add	sp, sp, #0x20
  41a548:	ret
  41a54c:	sub	sp, sp, #0x10
  41a550:	str	x0, [sp, #8]
  41a554:	ldr	x0, [sp, #8]
  41a558:	ldrb	w0, [x0, #28]
  41a55c:	add	sp, sp, #0x10
  41a560:	ret
  41a564:	sub	sp, sp, #0x20
  41a568:	str	x0, [sp, #8]
  41a56c:	str	w1, [sp, #4]
  41a570:	ldr	x0, [sp, #8]
  41a574:	ldr	w0, [x0, #20]
  41a578:	ldr	x1, [sp, #8]
  41a57c:	ldrb	w1, [x1, #28]
  41a580:	eor	w1, w1, #0x1
  41a584:	and	w1, w1, #0xff
  41a588:	add	w0, w0, w1
  41a58c:	and	w0, w0, #0x3
  41a590:	str	w0, [sp, #28]
  41a594:	ldr	x0, [sp, #8]
  41a598:	ldr	w1, [sp, #28]
  41a59c:	ldr	w0, [x0, x1, lsl #2]
  41a5a0:	str	w0, [sp, #24]
  41a5a4:	ldr	x0, [sp, #8]
  41a5a8:	ldr	w1, [sp, #28]
  41a5ac:	ldr	w2, [sp, #4]
  41a5b0:	str	w2, [x0, x1, lsl #2]
  41a5b4:	ldr	x0, [sp, #8]
  41a5b8:	ldr	w1, [sp, #28]
  41a5bc:	str	w1, [x0, #20]
  41a5c0:	ldr	x0, [sp, #8]
  41a5c4:	ldr	w0, [x0, #24]
  41a5c8:	ldr	w1, [sp, #28]
  41a5cc:	cmp	w1, w0
  41a5d0:	b.ne	41a5fc <__fxstatat@plt+0x174cc>  // b.any
  41a5d4:	ldr	x0, [sp, #8]
  41a5d8:	ldr	w0, [x0, #24]
  41a5dc:	ldr	x1, [sp, #8]
  41a5e0:	ldrb	w1, [x1, #28]
  41a5e4:	eor	w1, w1, #0x1
  41a5e8:	and	w1, w1, #0xff
  41a5ec:	add	w0, w0, w1
  41a5f0:	and	w1, w0, #0x3
  41a5f4:	ldr	x0, [sp, #8]
  41a5f8:	str	w1, [x0, #24]
  41a5fc:	ldr	x0, [sp, #8]
  41a600:	strb	wzr, [x0, #28]
  41a604:	ldr	w0, [sp, #24]
  41a608:	add	sp, sp, #0x20
  41a60c:	ret
  41a610:	stp	x29, x30, [sp, #-48]!
  41a614:	mov	x29, sp
  41a618:	str	x0, [sp, #24]
  41a61c:	ldr	x0, [sp, #24]
  41a620:	bl	41a54c <__fxstatat@plt+0x1741c>
  41a624:	and	w0, w0, #0xff
  41a628:	cmp	w0, #0x0
  41a62c:	b.eq	41a634 <__fxstatat@plt+0x17504>  // b.none
  41a630:	bl	402d20 <abort@plt>
  41a634:	ldr	x0, [sp, #24]
  41a638:	ldr	w1, [x0, #20]
  41a63c:	ldr	x0, [sp, #24]
  41a640:	mov	w1, w1
  41a644:	ldr	w0, [x0, x1, lsl #2]
  41a648:	str	w0, [sp, #44]
  41a64c:	ldr	x0, [sp, #24]
  41a650:	ldr	w1, [x0, #20]
  41a654:	ldr	x0, [sp, #24]
  41a658:	ldr	w2, [x0, #16]
  41a65c:	ldr	x0, [sp, #24]
  41a660:	mov	w1, w1
  41a664:	str	w2, [x0, x1, lsl #2]
  41a668:	ldr	x0, [sp, #24]
  41a66c:	ldr	w1, [x0, #20]
  41a670:	ldr	x0, [sp, #24]
  41a674:	ldr	w0, [x0, #24]
  41a678:	cmp	w1, w0
  41a67c:	b.ne	41a690 <__fxstatat@plt+0x17560>  // b.any
  41a680:	ldr	x0, [sp, #24]
  41a684:	mov	w1, #0x1                   	// #1
  41a688:	strb	w1, [x0, #28]
  41a68c:	b	41a6a8 <__fxstatat@plt+0x17578>
  41a690:	ldr	x0, [sp, #24]
  41a694:	ldr	w0, [x0, #20]
  41a698:	add	w0, w0, #0x3
  41a69c:	and	w1, w0, #0x3
  41a6a0:	ldr	x0, [sp, #24]
  41a6a4:	str	w1, [x0, #20]
  41a6a8:	ldr	w0, [sp, #44]
  41a6ac:	ldp	x29, x30, [sp], #48
  41a6b0:	ret
  41a6b4:	stp	x29, x30, [sp, #-32]!
  41a6b8:	mov	x29, sp
  41a6bc:	mov	w0, #0xe                   	// #14
  41a6c0:	bl	402b30 <nl_langinfo@plt>
  41a6c4:	str	x0, [sp, #24]
  41a6c8:	ldr	x0, [sp, #24]
  41a6cc:	cmp	x0, #0x0
  41a6d0:	b.ne	41a6e0 <__fxstatat@plt+0x175b0>  // b.any
  41a6d4:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41a6d8:	add	x0, x0, #0x698
  41a6dc:	str	x0, [sp, #24]
  41a6e0:	ldr	x0, [sp, #24]
  41a6e4:	ldrb	w0, [x0]
  41a6e8:	cmp	w0, #0x0
  41a6ec:	b.ne	41a6fc <__fxstatat@plt+0x175cc>  // b.any
  41a6f0:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41a6f4:	add	x0, x0, #0x6a0
  41a6f8:	str	x0, [sp, #24]
  41a6fc:	ldr	x0, [sp, #24]
  41a700:	ldp	x29, x30, [sp], #32
  41a704:	ret
  41a708:	stp	x29, x30, [sp, #-256]!
  41a70c:	mov	x29, sp
  41a710:	str	w0, [sp, #28]
  41a714:	str	x1, [sp, #16]
  41a718:	str	w2, [sp, #24]
  41a71c:	str	x3, [sp, #216]
  41a720:	str	x4, [sp, #224]
  41a724:	str	x5, [sp, #232]
  41a728:	str	x6, [sp, #240]
  41a72c:	str	x7, [sp, #248]
  41a730:	str	q0, [sp, #80]
  41a734:	str	q1, [sp, #96]
  41a738:	str	q2, [sp, #112]
  41a73c:	str	q3, [sp, #128]
  41a740:	str	q4, [sp, #144]
  41a744:	str	q5, [sp, #160]
  41a748:	str	q6, [sp, #176]
  41a74c:	str	q7, [sp, #192]
  41a750:	str	wzr, [sp, #76]
  41a754:	ldr	w0, [sp, #24]
  41a758:	and	w0, w0, #0x40
  41a75c:	cmp	w0, #0x0
  41a760:	b.eq	41a7e4 <__fxstatat@plt+0x176b4>  // b.none
  41a764:	add	x0, sp, #0x100
  41a768:	str	x0, [sp, #40]
  41a76c:	add	x0, sp, #0x100
  41a770:	str	x0, [sp, #48]
  41a774:	add	x0, sp, #0xd0
  41a778:	str	x0, [sp, #56]
  41a77c:	mov	w0, #0xffffffd8            	// #-40
  41a780:	str	w0, [sp, #64]
  41a784:	mov	w0, #0xffffff80            	// #-128
  41a788:	str	w0, [sp, #68]
  41a78c:	ldr	w1, [sp, #64]
  41a790:	ldr	x0, [sp, #40]
  41a794:	cmp	w1, #0x0
  41a798:	b.lt	41a7ac <__fxstatat@plt+0x1767c>  // b.tstop
  41a79c:	add	x1, x0, #0xb
  41a7a0:	and	x1, x1, #0xfffffffffffffff8
  41a7a4:	str	x1, [sp, #40]
  41a7a8:	b	41a7dc <__fxstatat@plt+0x176ac>
  41a7ac:	add	w2, w1, #0x8
  41a7b0:	str	w2, [sp, #64]
  41a7b4:	ldr	w2, [sp, #64]
  41a7b8:	cmp	w2, #0x0
  41a7bc:	b.le	41a7d0 <__fxstatat@plt+0x176a0>
  41a7c0:	add	x1, x0, #0xb
  41a7c4:	and	x1, x1, #0xfffffffffffffff8
  41a7c8:	str	x1, [sp, #40]
  41a7cc:	b	41a7dc <__fxstatat@plt+0x176ac>
  41a7d0:	ldr	x2, [sp, #48]
  41a7d4:	sxtw	x0, w1
  41a7d8:	add	x0, x2, x0
  41a7dc:	ldr	w0, [x0]
  41a7e0:	str	w0, [sp, #76]
  41a7e4:	ldr	w3, [sp, #76]
  41a7e8:	ldr	w2, [sp, #24]
  41a7ec:	ldr	x1, [sp, #16]
  41a7f0:	ldr	w0, [sp, #28]
  41a7f4:	bl	403040 <openat@plt>
  41a7f8:	bl	413870 <__fxstatat@plt+0x10740>
  41a7fc:	ldp	x29, x30, [sp], #256
  41a800:	ret
  41a804:	stp	x29, x30, [sp, #-48]!
  41a808:	mov	x29, sp
  41a80c:	str	x0, [sp, #24]
  41a810:	mov	x0, #0x18                  	// #24
  41a814:	bl	415a20 <__fxstatat@plt+0x128f0>
  41a818:	str	x0, [sp, #40]
  41a81c:	ldr	x0, [sp, #40]
  41a820:	ldr	x1, [sp, #24]
  41a824:	str	x1, [x0]
  41a828:	ldr	x0, [sp, #40]
  41a82c:	str	xzr, [x0, #16]
  41a830:	ldr	x0, [sp, #40]
  41a834:	ldr	x1, [x0, #16]
  41a838:	ldr	x0, [sp, #40]
  41a83c:	str	x1, [x0, #8]
  41a840:	ldr	x0, [sp, #40]
  41a844:	ldp	x29, x30, [sp], #48
  41a848:	ret
  41a84c:	stp	x29, x30, [sp, #-48]!
  41a850:	mov	x29, sp
  41a854:	str	x0, [sp, #24]
  41a858:	str	x1, [sp, #16]
  41a85c:	ldr	x1, [sp, #16]
  41a860:	ldr	x0, [sp, #24]
  41a864:	bl	41ae44 <__fxstatat@plt+0x17d14>
  41a868:	str	x0, [sp, #40]
  41a86c:	ldr	x0, [sp, #40]
  41a870:	cmp	x0, #0x0
  41a874:	b.eq	41a884 <__fxstatat@plt+0x17754>  // b.none
  41a878:	ldr	x0, [sp, #40]
  41a87c:	bl	41a804 <__fxstatat@plt+0x176d4>
  41a880:	b	41a888 <__fxstatat@plt+0x17758>
  41a884:	mov	x0, #0x0                   	// #0
  41a888:	ldp	x29, x30, [sp], #48
  41a88c:	ret
  41a890:	sub	sp, sp, #0x10
  41a894:	str	x0, [sp, #8]
  41a898:	ldr	x0, [sp, #8]
  41a89c:	ldr	x0, [x0]
  41a8a0:	add	sp, sp, #0x10
  41a8a4:	ret
  41a8a8:	sub	sp, sp, #0x10
  41a8ac:	str	x0, [sp, #8]
  41a8b0:	ldr	x0, [sp, #8]
  41a8b4:	lsl	x0, x0, #8
  41a8b8:	add	sp, sp, #0x10
  41a8bc:	ret
  41a8c0:	stp	x29, x30, [sp, #-128]!
  41a8c4:	mov	x29, sp
  41a8c8:	str	x0, [sp, #24]
  41a8cc:	str	x1, [sp, #16]
  41a8d0:	ldr	x0, [sp, #24]
  41a8d4:	ldr	x0, [x0]
  41a8d8:	str	x0, [sp, #88]
  41a8dc:	ldr	x0, [sp, #24]
  41a8e0:	ldr	x0, [x0, #8]
  41a8e4:	str	x0, [sp, #120]
  41a8e8:	ldr	x0, [sp, #24]
  41a8ec:	ldr	x0, [x0, #16]
  41a8f0:	str	x0, [sp, #112]
  41a8f4:	ldr	x0, [sp, #16]
  41a8f8:	add	x0, x0, #0x1
  41a8fc:	str	x0, [sp, #80]
  41a900:	ldr	x1, [sp, #112]
  41a904:	ldr	x0, [sp, #16]
  41a908:	cmp	x1, x0
  41a90c:	b.cs	41a9b0 <__fxstatat@plt+0x17880>  // b.hs, b.nlast
  41a910:	str	xzr, [sp, #104]
  41a914:	ldr	x0, [sp, #112]
  41a918:	str	x0, [sp, #96]
  41a91c:	ldr	x0, [sp, #96]
  41a920:	bl	41a8a8 <__fxstatat@plt+0x17778>
  41a924:	add	x0, x0, #0xff
  41a928:	str	x0, [sp, #96]
  41a92c:	ldr	x0, [sp, #104]
  41a930:	add	x0, x0, #0x1
  41a934:	str	x0, [sp, #104]
  41a938:	ldr	x1, [sp, #96]
  41a93c:	ldr	x0, [sp, #16]
  41a940:	cmp	x1, x0
  41a944:	b.cc	41a91c <__fxstatat@plt+0x177ec>  // b.lo, b.ul, b.last
  41a948:	add	x0, sp, #0x28
  41a94c:	ldr	x2, [sp, #104]
  41a950:	mov	x1, x0
  41a954:	ldr	x0, [sp, #88]
  41a958:	bl	41b198 <__fxstatat@plt+0x18068>
  41a95c:	str	xzr, [sp, #104]
  41a960:	ldr	x0, [sp, #120]
  41a964:	bl	41a8a8 <__fxstatat@plt+0x17778>
  41a968:	mov	x2, x0
  41a96c:	ldr	x0, [sp, #104]
  41a970:	add	x1, sp, #0x28
  41a974:	ldrb	w0, [x1, x0]
  41a978:	and	x0, x0, #0xff
  41a97c:	add	x0, x2, x0
  41a980:	str	x0, [sp, #120]
  41a984:	ldr	x0, [sp, #112]
  41a988:	bl	41a8a8 <__fxstatat@plt+0x17778>
  41a98c:	add	x0, x0, #0xff
  41a990:	str	x0, [sp, #112]
  41a994:	ldr	x0, [sp, #104]
  41a998:	add	x0, x0, #0x1
  41a99c:	str	x0, [sp, #104]
  41a9a0:	ldr	x1, [sp, #112]
  41a9a4:	ldr	x0, [sp, #16]
  41a9a8:	cmp	x1, x0
  41a9ac:	b.cc	41a960 <__fxstatat@plt+0x17830>  // b.lo, b.ul, b.last
  41a9b0:	ldr	x1, [sp, #112]
  41a9b4:	ldr	x0, [sp, #16]
  41a9b8:	cmp	x1, x0
  41a9bc:	b.ne	41a9e0 <__fxstatat@plt+0x178b0>  // b.any
  41a9c0:	ldr	x0, [sp, #24]
  41a9c4:	str	xzr, [x0, #16]
  41a9c8:	ldr	x0, [sp, #24]
  41a9cc:	ldr	x1, [x0, #16]
  41a9d0:	ldr	x0, [sp, #24]
  41a9d4:	str	x1, [x0, #8]
  41a9d8:	ldr	x0, [sp, #120]
  41a9dc:	b	41aa90 <__fxstatat@plt+0x17960>
  41a9e0:	ldr	x1, [sp, #112]
  41a9e4:	ldr	x0, [sp, #16]
  41a9e8:	sub	x0, x1, x0
  41a9ec:	str	x0, [sp, #72]
  41a9f0:	ldr	x0, [sp, #72]
  41a9f4:	ldr	x1, [sp, #80]
  41a9f8:	udiv	x2, x0, x1
  41a9fc:	ldr	x1, [sp, #80]
  41aa00:	mul	x1, x2, x1
  41aa04:	sub	x0, x0, x1
  41aa08:	str	x0, [sp, #64]
  41aa0c:	ldr	x1, [sp, #112]
  41aa10:	ldr	x0, [sp, #64]
  41aa14:	sub	x0, x1, x0
  41aa18:	str	x0, [sp, #56]
  41aa1c:	ldr	x0, [sp, #120]
  41aa20:	ldr	x1, [sp, #80]
  41aa24:	udiv	x2, x0, x1
  41aa28:	ldr	x1, [sp, #80]
  41aa2c:	mul	x1, x2, x1
  41aa30:	sub	x0, x0, x1
  41aa34:	str	x0, [sp, #48]
  41aa38:	ldr	x1, [sp, #120]
  41aa3c:	ldr	x0, [sp, #56]
  41aa40:	cmp	x1, x0
  41aa44:	b.hi	41aa78 <__fxstatat@plt+0x17948>  // b.pmore
  41aa48:	ldr	x1, [sp, #120]
  41aa4c:	ldr	x0, [sp, #80]
  41aa50:	udiv	x1, x1, x0
  41aa54:	ldr	x0, [sp, #24]
  41aa58:	str	x1, [x0, #8]
  41aa5c:	ldr	x1, [sp, #72]
  41aa60:	ldr	x0, [sp, #80]
  41aa64:	udiv	x1, x1, x0
  41aa68:	ldr	x0, [sp, #24]
  41aa6c:	str	x1, [x0, #16]
  41aa70:	ldr	x0, [sp, #48]
  41aa74:	b	41aa90 <__fxstatat@plt+0x17960>
  41aa78:	ldr	x0, [sp, #48]
  41aa7c:	str	x0, [sp, #120]
  41aa80:	ldr	x0, [sp, #64]
  41aa84:	sub	x0, x0, #0x1
  41aa88:	str	x0, [sp, #112]
  41aa8c:	b	41a900 <__fxstatat@plt+0x177d0>
  41aa90:	ldp	x29, x30, [sp], #128
  41aa94:	ret
  41aa98:	stp	x29, x30, [sp, #-32]!
  41aa9c:	mov	x29, sp
  41aaa0:	str	x0, [sp, #24]
  41aaa4:	mov	x1, #0x18                  	// #24
  41aaa8:	ldr	x0, [sp, #24]
  41aaac:	bl	402fb0 <explicit_bzero@plt>
  41aab0:	ldr	x0, [sp, #24]
  41aab4:	bl	402e30 <free@plt>
  41aab8:	nop
  41aabc:	ldp	x29, x30, [sp], #32
  41aac0:	ret
  41aac4:	stp	x29, x30, [sp, #-48]!
  41aac8:	mov	x29, sp
  41aacc:	str	x0, [sp, #24]
  41aad0:	ldr	x0, [sp, #24]
  41aad4:	ldr	x0, [x0]
  41aad8:	bl	41b1f0 <__fxstatat@plt+0x180c0>
  41aadc:	str	w0, [sp, #44]
  41aae0:	bl	403070 <__errno_location@plt>
  41aae4:	ldr	w0, [x0]
  41aae8:	str	w0, [sp, #40]
  41aaec:	ldr	x0, [sp, #24]
  41aaf0:	bl	41aa98 <__fxstatat@plt+0x17968>
  41aaf4:	bl	403070 <__errno_location@plt>
  41aaf8:	mov	x1, x0
  41aafc:	ldr	w0, [sp, #40]
  41ab00:	str	w0, [x1]
  41ab04:	ldr	w0, [sp, #44]
  41ab08:	ldp	x29, x30, [sp], #48
  41ab0c:	ret
  41ab10:	stp	x29, x30, [sp, #-64]!
  41ab14:	mov	x29, sp
  41ab18:	stp	x19, x20, [sp, #16]
  41ab1c:	str	x21, [sp, #32]
  41ab20:	str	x0, [sp, #56]
  41ab24:	ldr	x0, [sp, #56]
  41ab28:	cmp	x0, #0x0
  41ab2c:	b.eq	41ab94 <__fxstatat@plt+0x17a64>  // b.none
  41ab30:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41ab34:	add	x0, x0, #0x440
  41ab38:	ldr	w20, [x0]
  41ab3c:	bl	403070 <__errno_location@plt>
  41ab40:	ldr	w21, [x0]
  41ab44:	bl	403070 <__errno_location@plt>
  41ab48:	ldr	w0, [x0]
  41ab4c:	cmp	w0, #0x0
  41ab50:	b.ne	41ab68 <__fxstatat@plt+0x17a38>  // b.any
  41ab54:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41ab58:	add	x0, x0, #0x6a8
  41ab5c:	bl	4030b0 <gettext@plt>
  41ab60:	mov	x19, x0
  41ab64:	b	41ab78 <__fxstatat@plt+0x17a48>
  41ab68:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41ab6c:	add	x0, x0, #0x6b8
  41ab70:	bl	4030b0 <gettext@plt>
  41ab74:	mov	x19, x0
  41ab78:	ldr	x0, [sp, #56]
  41ab7c:	bl	41257c <__fxstatat@plt+0xf44c>
  41ab80:	mov	x3, x0
  41ab84:	mov	x2, x19
  41ab88:	mov	w1, w21
  41ab8c:	mov	w0, w20
  41ab90:	bl	402980 <error@plt>
  41ab94:	bl	402d20 <abort@plt>
  41ab98:	stp	x29, x30, [sp, #-48]!
  41ab9c:	mov	x29, sp
  41aba0:	str	x0, [sp, #24]
  41aba4:	str	x1, [sp, #16]
  41aba8:	mov	x0, #0x1038                	// #4152
  41abac:	bl	415a20 <__fxstatat@plt+0x128f0>
  41abb0:	str	x0, [sp, #40]
  41abb4:	ldr	x0, [sp, #40]
  41abb8:	ldr	x1, [sp, #24]
  41abbc:	str	x1, [x0]
  41abc0:	ldr	x0, [sp, #40]
  41abc4:	adrp	x1, 41a000 <__fxstatat@plt+0x16ed0>
  41abc8:	add	x1, x1, #0xb10
  41abcc:	str	x1, [x0, #8]
  41abd0:	ldr	x0, [sp, #40]
  41abd4:	ldr	x1, [sp, #16]
  41abd8:	str	x1, [x0, #16]
  41abdc:	ldr	x0, [sp, #40]
  41abe0:	ldp	x29, x30, [sp], #48
  41abe4:	ret
  41abe8:	stp	x29, x30, [sp, #-144]!
  41abec:	mov	x29, sp
  41abf0:	str	x0, [sp, #40]
  41abf4:	str	x1, [sp, #32]
  41abf8:	str	x2, [sp, #24]
  41abfc:	ldr	x0, [sp, #40]
  41ac00:	str	x0, [sp, #128]
  41ac04:	str	xzr, [sp, #136]
  41ac08:	mov	w1, #0x0                   	// #0
  41ac0c:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41ac10:	add	x0, x0, #0x6c8
  41ac14:	bl	402b80 <open@plt>
  41ac18:	str	w0, [sp, #124]
  41ac1c:	ldr	w0, [sp, #124]
  41ac20:	cmp	w0, #0x0
  41ac24:	b.lt	41ac68 <__fxstatat@plt+0x17b38>  // b.tstop
  41ac28:	ldr	x0, [sp, #32]
  41ac2c:	ldr	x2, [sp, #24]
  41ac30:	ldr	x1, [sp, #24]
  41ac34:	cmp	x2, x0
  41ac38:	csel	x0, x1, x0, ls  // ls = plast
  41ac3c:	mov	x2, x0
  41ac40:	ldr	x1, [sp, #128]
  41ac44:	ldr	w0, [sp, #124]
  41ac48:	bl	402f70 <read@plt>
  41ac4c:	str	x0, [sp, #136]
  41ac50:	ldr	x0, [sp, #136]
  41ac54:	cmp	x0, #0x0
  41ac58:	b.ge	41ac60 <__fxstatat@plt+0x17b30>  // b.tcont
  41ac5c:	str	xzr, [sp, #136]
  41ac60:	ldr	w0, [sp, #124]
  41ac64:	bl	402cd0 <close@plt>
  41ac68:	ldr	x0, [sp, #136]
  41ac6c:	ldr	x1, [sp, #32]
  41ac70:	cmp	x1, x0
  41ac74:	b.ls	41acc8 <__fxstatat@plt+0x17b98>  // b.plast
  41ac78:	ldr	x0, [sp, #136]
  41ac7c:	ldr	x1, [sp, #32]
  41ac80:	sub	x0, x1, x0
  41ac84:	mov	x1, #0x10                  	// #16
  41ac88:	cmp	x0, #0x10
  41ac8c:	csel	x0, x0, x1, ls  // ls = plast
  41ac90:	str	x0, [sp, #112]
  41ac94:	add	x0, sp, #0x40
  41ac98:	mov	x1, #0x0                   	// #0
  41ac9c:	bl	402c20 <gettimeofday@plt>
  41aca0:	ldr	x0, [sp, #136]
  41aca4:	ldr	x1, [sp, #128]
  41aca8:	add	x0, x1, x0
  41acac:	add	x1, sp, #0x40
  41acb0:	ldr	x2, [sp, #112]
  41acb4:	bl	402920 <memcpy@plt>
  41acb8:	ldr	x1, [sp, #136]
  41acbc:	ldr	x0, [sp, #112]
  41acc0:	add	x0, x1, x0
  41acc4:	str	x0, [sp, #136]
  41acc8:	ldr	x0, [sp, #136]
  41accc:	ldr	x1, [sp, #32]
  41acd0:	cmp	x1, x0
  41acd4:	b.ls	41ad24 <__fxstatat@plt+0x17bf4>  // b.plast
  41acd8:	ldr	x0, [sp, #136]
  41acdc:	ldr	x1, [sp, #32]
  41ace0:	sub	x0, x1, x0
  41ace4:	mov	x1, #0x4                   	// #4
  41ace8:	cmp	x0, #0x4
  41acec:	csel	x0, x0, x1, ls  // ls = plast
  41acf0:	str	x0, [sp, #104]
  41acf4:	bl	402b20 <getpid@plt>
  41acf8:	str	w0, [sp, #60]
  41acfc:	ldr	x0, [sp, #136]
  41ad00:	ldr	x1, [sp, #128]
  41ad04:	add	x0, x1, x0
  41ad08:	add	x1, sp, #0x3c
  41ad0c:	ldr	x2, [sp, #104]
  41ad10:	bl	402920 <memcpy@plt>
  41ad14:	ldr	x1, [sp, #136]
  41ad18:	ldr	x0, [sp, #104]
  41ad1c:	add	x0, x1, x0
  41ad20:	str	x0, [sp, #136]
  41ad24:	ldr	x0, [sp, #136]
  41ad28:	ldr	x1, [sp, #32]
  41ad2c:	cmp	x1, x0
  41ad30:	b.ls	41ad80 <__fxstatat@plt+0x17c50>  // b.plast
  41ad34:	ldr	x0, [sp, #136]
  41ad38:	ldr	x1, [sp, #32]
  41ad3c:	sub	x0, x1, x0
  41ad40:	mov	x1, #0x4                   	// #4
  41ad44:	cmp	x0, #0x4
  41ad48:	csel	x0, x0, x1, ls  // ls = plast
  41ad4c:	str	x0, [sp, #96]
  41ad50:	bl	402b90 <getppid@plt>
  41ad54:	str	w0, [sp, #56]
  41ad58:	ldr	x0, [sp, #136]
  41ad5c:	ldr	x1, [sp, #128]
  41ad60:	add	x0, x1, x0
  41ad64:	add	x1, sp, #0x38
  41ad68:	ldr	x2, [sp, #96]
  41ad6c:	bl	402920 <memcpy@plt>
  41ad70:	ldr	x1, [sp, #136]
  41ad74:	ldr	x0, [sp, #96]
  41ad78:	add	x0, x1, x0
  41ad7c:	str	x0, [sp, #136]
  41ad80:	ldr	x0, [sp, #136]
  41ad84:	ldr	x1, [sp, #32]
  41ad88:	cmp	x1, x0
  41ad8c:	b.ls	41addc <__fxstatat@plt+0x17cac>  // b.plast
  41ad90:	ldr	x0, [sp, #136]
  41ad94:	ldr	x1, [sp, #32]
  41ad98:	sub	x0, x1, x0
  41ad9c:	mov	x1, #0x4                   	// #4
  41ada0:	cmp	x0, #0x4
  41ada4:	csel	x0, x0, x1, ls  // ls = plast
  41ada8:	str	x0, [sp, #88]
  41adac:	bl	402a10 <getuid@plt>
  41adb0:	str	w0, [sp, #52]
  41adb4:	ldr	x0, [sp, #136]
  41adb8:	ldr	x1, [sp, #128]
  41adbc:	add	x0, x1, x0
  41adc0:	add	x1, sp, #0x34
  41adc4:	ldr	x2, [sp, #88]
  41adc8:	bl	402920 <memcpy@plt>
  41adcc:	ldr	x1, [sp, #136]
  41add0:	ldr	x0, [sp, #88]
  41add4:	add	x0, x1, x0
  41add8:	str	x0, [sp, #136]
  41addc:	ldr	x0, [sp, #136]
  41ade0:	ldr	x1, [sp, #32]
  41ade4:	cmp	x1, x0
  41ade8:	b.ls	41ae38 <__fxstatat@plt+0x17d08>  // b.plast
  41adec:	ldr	x0, [sp, #136]
  41adf0:	ldr	x1, [sp, #32]
  41adf4:	sub	x0, x1, x0
  41adf8:	mov	x1, #0x4                   	// #4
  41adfc:	cmp	x0, #0x4
  41ae00:	csel	x0, x0, x1, ls  // ls = plast
  41ae04:	str	x0, [sp, #80]
  41ae08:	bl	402e60 <getgid@plt>
  41ae0c:	str	w0, [sp, #48]
  41ae10:	ldr	x0, [sp, #136]
  41ae14:	ldr	x1, [sp, #128]
  41ae18:	add	x0, x1, x0
  41ae1c:	add	x1, sp, #0x30
  41ae20:	ldr	x2, [sp, #80]
  41ae24:	bl	402920 <memcpy@plt>
  41ae28:	ldr	x1, [sp, #136]
  41ae2c:	ldr	x0, [sp, #80]
  41ae30:	add	x0, x1, x0
  41ae34:	str	x0, [sp, #136]
  41ae38:	nop
  41ae3c:	ldp	x29, x30, [sp], #144
  41ae40:	ret
  41ae44:	stp	x29, x30, [sp, #-48]!
  41ae48:	mov	x29, sp
  41ae4c:	str	x0, [sp, #24]
  41ae50:	str	x1, [sp, #16]
  41ae54:	ldr	x0, [sp, #16]
  41ae58:	cmp	x0, #0x0
  41ae5c:	b.ne	41ae70 <__fxstatat@plt+0x17d40>  // b.any
  41ae60:	mov	x1, #0x0                   	// #0
  41ae64:	mov	x0, #0x0                   	// #0
  41ae68:	bl	41ab98 <__fxstatat@plt+0x17a68>
  41ae6c:	b	41af24 <__fxstatat@plt+0x17df4>
  41ae70:	str	xzr, [sp, #40]
  41ae74:	ldr	x0, [sp, #24]
  41ae78:	cmp	x0, #0x0
  41ae7c:	b.eq	41aea8 <__fxstatat@plt+0x17d78>  // b.none
  41ae80:	adrp	x0, 41f000 <__fxstatat@plt+0x1bed0>
  41ae84:	add	x1, x0, #0x6d8
  41ae88:	ldr	x0, [sp, #24]
  41ae8c:	bl	41caec <__fxstatat@plt+0x199bc>
  41ae90:	str	x0, [sp, #40]
  41ae94:	ldr	x0, [sp, #40]
  41ae98:	cmp	x0, #0x0
  41ae9c:	b.ne	41aea8 <__fxstatat@plt+0x17d78>  // b.any
  41aea0:	mov	x0, #0x0                   	// #0
  41aea4:	b	41af24 <__fxstatat@plt+0x17df4>
  41aea8:	ldr	x1, [sp, #24]
  41aeac:	ldr	x0, [sp, #40]
  41aeb0:	bl	41ab98 <__fxstatat@plt+0x17a68>
  41aeb4:	str	x0, [sp, #32]
  41aeb8:	ldr	x0, [sp, #40]
  41aebc:	cmp	x0, #0x0
  41aec0:	b.eq	41aef8 <__fxstatat@plt+0x17dc8>  // b.none
  41aec4:	ldr	x0, [sp, #32]
  41aec8:	add	x4, x0, #0x18
  41aecc:	ldr	x2, [sp, #16]
  41aed0:	ldr	x1, [sp, #16]
  41aed4:	mov	x0, #0x1000                	// #4096
  41aed8:	cmp	x2, #0x1, lsl #12
  41aedc:	csel	x0, x1, x0, ls  // ls = plast
  41aee0:	mov	x3, x0
  41aee4:	mov	w2, #0x0                   	// #0
  41aee8:	mov	x1, x4
  41aeec:	ldr	x0, [sp, #40]
  41aef0:	bl	402a70 <setvbuf@plt>
  41aef4:	b	41af20 <__fxstatat@plt+0x17df0>
  41aef8:	ldr	x0, [sp, #32]
  41aefc:	str	xzr, [x0, #24]
  41af00:	ldr	x0, [sp, #32]
  41af04:	add	x0, x0, #0x20
  41af08:	ldr	x2, [sp, #16]
  41af0c:	mov	x1, #0x800                 	// #2048
  41af10:	bl	41abe8 <__fxstatat@plt+0x17ab8>
  41af14:	ldr	x0, [sp, #32]
  41af18:	add	x0, x0, #0x20
  41af1c:	bl	41b888 <__fxstatat@plt+0x18758>
  41af20:	ldr	x0, [sp, #32]
  41af24:	ldp	x29, x30, [sp], #48
  41af28:	ret
  41af2c:	sub	sp, sp, #0x10
  41af30:	str	x0, [sp, #8]
  41af34:	str	x1, [sp]
  41af38:	ldr	x0, [sp, #8]
  41af3c:	ldr	x1, [sp]
  41af40:	str	x1, [x0, #8]
  41af44:	nop
  41af48:	add	sp, sp, #0x10
  41af4c:	ret
  41af50:	sub	sp, sp, #0x10
  41af54:	str	x0, [sp, #8]
  41af58:	str	x1, [sp]
  41af5c:	ldr	x0, [sp, #8]
  41af60:	ldr	x1, [sp]
  41af64:	str	x1, [x0, #16]
  41af68:	nop
  41af6c:	add	sp, sp, #0x10
  41af70:	ret
  41af74:	stp	x29, x30, [sp, #-80]!
  41af78:	mov	x29, sp
  41af7c:	str	x19, [sp, #16]
  41af80:	str	x0, [sp, #56]
  41af84:	str	x1, [sp, #48]
  41af88:	str	x2, [sp, #40]
  41af8c:	ldr	x0, [sp, #56]
  41af90:	ldr	x0, [x0]
  41af94:	mov	x3, x0
  41af98:	ldr	x2, [sp, #40]
  41af9c:	mov	x1, #0x1                   	// #1
  41afa0:	ldr	x0, [sp, #48]
  41afa4:	bl	402d60 <fread_unlocked@plt>
  41afa8:	str	x0, [sp, #72]
  41afac:	bl	403070 <__errno_location@plt>
  41afb0:	ldr	w0, [x0]
  41afb4:	str	w0, [sp, #68]
  41afb8:	ldr	x1, [sp, #48]
  41afbc:	ldr	x0, [sp, #72]
  41afc0:	add	x0, x1, x0
  41afc4:	str	x0, [sp, #48]
  41afc8:	ldr	x1, [sp, #40]
  41afcc:	ldr	x0, [sp, #72]
  41afd0:	sub	x0, x1, x0
  41afd4:	str	x0, [sp, #40]
  41afd8:	ldr	x0, [sp, #40]
  41afdc:	cmp	x0, #0x0
  41afe0:	b.eq	41b024 <__fxstatat@plt+0x17ef4>  // b.none
  41afe4:	ldr	x0, [sp, #56]
  41afe8:	ldr	x0, [x0]
  41afec:	bl	402a00 <ferror_unlocked@plt>
  41aff0:	cmp	w0, #0x0
  41aff4:	b.eq	41b000 <__fxstatat@plt+0x17ed0>  // b.none
  41aff8:	ldr	w19, [sp, #68]
  41affc:	b	41b004 <__fxstatat@plt+0x17ed4>
  41b000:	mov	w19, #0x0                   	// #0
  41b004:	bl	403070 <__errno_location@plt>
  41b008:	str	w19, [x0]
  41b00c:	ldr	x0, [sp, #56]
  41b010:	ldr	x1, [x0, #8]
  41b014:	ldr	x0, [sp, #56]
  41b018:	ldr	x0, [x0, #16]
  41b01c:	blr	x1
  41b020:	b	41af8c <__fxstatat@plt+0x17e5c>
  41b024:	nop
  41b028:	nop
  41b02c:	ldr	x19, [sp, #16]
  41b030:	ldp	x29, x30, [sp], #80
  41b034:	ret
  41b038:	stp	x29, x30, [sp, #-80]!
  41b03c:	mov	x29, sp
  41b040:	str	x0, [sp, #40]
  41b044:	str	x1, [sp, #32]
  41b048:	str	x2, [sp, #24]
  41b04c:	ldr	x0, [sp, #40]
  41b050:	ldr	x0, [x0]
  41b054:	str	x0, [sp, #72]
  41b058:	ldr	x0, [sp, #32]
  41b05c:	str	x0, [sp, #56]
  41b060:	ldr	x1, [sp, #24]
  41b064:	ldr	x0, [sp, #72]
  41b068:	cmp	x1, x0
  41b06c:	b.hi	41b0b0 <__fxstatat@plt+0x17f80>  // b.pmore
  41b070:	ldr	x0, [sp, #40]
  41b074:	add	x1, x0, #0x820
  41b078:	mov	x2, #0x800                 	// #2048
  41b07c:	ldr	x0, [sp, #72]
  41b080:	sub	x0, x2, x0
  41b084:	add	x0, x1, x0
  41b088:	ldr	x2, [sp, #24]
  41b08c:	mov	x1, x0
  41b090:	ldr	x0, [sp, #32]
  41b094:	bl	402920 <memcpy@plt>
  41b098:	ldr	x1, [sp, #72]
  41b09c:	ldr	x0, [sp, #24]
  41b0a0:	sub	x1, x1, x0
  41b0a4:	ldr	x0, [sp, #40]
  41b0a8:	str	x1, [x0]
  41b0ac:	b	41b190 <__fxstatat@plt+0x18060>
  41b0b0:	ldr	x0, [sp, #40]
  41b0b4:	add	x1, x0, #0x820
  41b0b8:	mov	x2, #0x800                 	// #2048
  41b0bc:	ldr	x0, [sp, #72]
  41b0c0:	sub	x0, x2, x0
  41b0c4:	add	x0, x1, x0
  41b0c8:	ldr	x2, [sp, #72]
  41b0cc:	mov	x1, x0
  41b0d0:	ldr	x0, [sp, #32]
  41b0d4:	bl	402920 <memcpy@plt>
  41b0d8:	ldr	x1, [sp, #56]
  41b0dc:	ldr	x0, [sp, #72]
  41b0e0:	add	x0, x1, x0
  41b0e4:	str	x0, [sp, #32]
  41b0e8:	ldr	x1, [sp, #24]
  41b0ec:	ldr	x0, [sp, #72]
  41b0f0:	sub	x0, x1, x0
  41b0f4:	str	x0, [sp, #24]
  41b0f8:	ldr	x0, [sp, #32]
  41b0fc:	and	x0, x0, #0x7
  41b100:	cmp	x0, #0x0
  41b104:	b.ne	41b168 <__fxstatat@plt+0x18038>  // b.any
  41b108:	ldr	x0, [sp, #32]
  41b10c:	str	x0, [sp, #64]
  41b110:	b	41b154 <__fxstatat@plt+0x18024>
  41b114:	ldr	x0, [sp, #40]
  41b118:	add	x0, x0, #0x8
  41b11c:	ldr	x1, [sp, #64]
  41b120:	bl	41b2ac <__fxstatat@plt+0x1817c>
  41b124:	ldr	x0, [sp, #64]
  41b128:	add	x0, x0, #0x800
  41b12c:	str	x0, [sp, #64]
  41b130:	ldr	x0, [sp, #24]
  41b134:	sub	x0, x0, #0x800
  41b138:	str	x0, [sp, #24]
  41b13c:	ldr	x0, [sp, #24]
  41b140:	cmp	x0, #0x0
  41b144:	b.ne	41b154 <__fxstatat@plt+0x18024>  // b.any
  41b148:	ldr	x0, [sp, #40]
  41b14c:	str	xzr, [x0]
  41b150:	b	41b190 <__fxstatat@plt+0x18060>
  41b154:	ldr	x0, [sp, #24]
  41b158:	cmp	x0, #0x7ff
  41b15c:	b.hi	41b114 <__fxstatat@plt+0x17fe4>  // b.pmore
  41b160:	ldr	x0, [sp, #64]
  41b164:	str	x0, [sp, #32]
  41b168:	ldr	x0, [sp, #40]
  41b16c:	add	x2, x0, #0x8
  41b170:	ldr	x0, [sp, #40]
  41b174:	add	x0, x0, #0x820
  41b178:	mov	x1, x0
  41b17c:	mov	x0, x2
  41b180:	bl	41b2ac <__fxstatat@plt+0x1817c>
  41b184:	mov	x0, #0x800                 	// #2048
  41b188:	str	x0, [sp, #72]
  41b18c:	b	41b058 <__fxstatat@plt+0x17f28>
  41b190:	ldp	x29, x30, [sp], #80
  41b194:	ret
  41b198:	stp	x29, x30, [sp, #-48]!
  41b19c:	mov	x29, sp
  41b1a0:	str	x0, [sp, #40]
  41b1a4:	str	x1, [sp, #32]
  41b1a8:	str	x2, [sp, #24]
  41b1ac:	ldr	x0, [sp, #40]
  41b1b0:	ldr	x0, [x0]
  41b1b4:	cmp	x0, #0x0
  41b1b8:	b.eq	41b1d0 <__fxstatat@plt+0x180a0>  // b.none
  41b1bc:	ldr	x2, [sp, #24]
  41b1c0:	ldr	x1, [sp, #32]
  41b1c4:	ldr	x0, [sp, #40]
  41b1c8:	bl	41af74 <__fxstatat@plt+0x17e44>
  41b1cc:	b	41b1e4 <__fxstatat@plt+0x180b4>
  41b1d0:	ldr	x0, [sp, #40]
  41b1d4:	add	x0, x0, #0x18
  41b1d8:	ldr	x2, [sp, #24]
  41b1dc:	ldr	x1, [sp, #32]
  41b1e0:	bl	41b038 <__fxstatat@plt+0x17f08>
  41b1e4:	nop
  41b1e8:	ldp	x29, x30, [sp], #48
  41b1ec:	ret
  41b1f0:	stp	x29, x30, [sp, #-48]!
  41b1f4:	mov	x29, sp
  41b1f8:	str	x0, [sp, #24]
  41b1fc:	ldr	x0, [sp, #24]
  41b200:	ldr	x0, [x0]
  41b204:	str	x0, [sp, #40]
  41b208:	mov	x1, #0x1038                	// #4152
  41b20c:	ldr	x0, [sp, #24]
  41b210:	bl	402fb0 <explicit_bzero@plt>
  41b214:	ldr	x0, [sp, #24]
  41b218:	bl	402e30 <free@plt>
  41b21c:	ldr	x0, [sp, #40]
  41b220:	cmp	x0, #0x0
  41b224:	b.eq	41b234 <__fxstatat@plt+0x18104>  // b.none
  41b228:	ldr	x0, [sp, #40]
  41b22c:	bl	41c160 <__fxstatat@plt+0x19030>
  41b230:	b	41b238 <__fxstatat@plt+0x18108>
  41b234:	mov	w0, #0x0                   	// #0
  41b238:	ldp	x29, x30, [sp], #48
  41b23c:	ret
  41b240:	sub	sp, sp, #0x20
  41b244:	str	x0, [sp, #8]
  41b248:	mov	x0, #0xffffffffffffffff    	// #-1
  41b24c:	str	x0, [sp, #24]
  41b250:	ldr	x1, [sp, #8]
  41b254:	ldr	x0, [sp, #24]
  41b258:	and	x0, x1, x0
  41b25c:	add	sp, sp, #0x20
  41b260:	ret
  41b264:	sub	sp, sp, #0x30
  41b268:	str	x0, [sp, #8]
  41b26c:	str	x1, [sp]
  41b270:	ldr	x0, [sp, #8]
  41b274:	str	x0, [sp, #40]
  41b278:	ldr	x0, [sp, #40]
  41b27c:	str	x0, [sp, #32]
  41b280:	ldr	x0, [sp]
  41b284:	and	x0, x0, #0x7f8
  41b288:	ldr	x1, [sp, #32]
  41b28c:	add	x0, x1, x0
  41b290:	str	x0, [sp, #24]
  41b294:	ldr	x0, [sp, #24]
  41b298:	str	x0, [sp, #16]
  41b29c:	ldr	x0, [sp, #16]
  41b2a0:	ldr	x0, [x0]
  41b2a4:	add	sp, sp, #0x30
  41b2a8:	ret
  41b2ac:	stp	x29, x30, [sp, #-192]!
  41b2b0:	mov	x29, sp
  41b2b4:	str	x0, [sp, #24]
  41b2b8:	str	x1, [sp, #16]
  41b2bc:	ldr	x0, [sp, #24]
  41b2c0:	ldr	x0, [x0, #2048]
  41b2c4:	str	x0, [sp, #184]
  41b2c8:	ldr	x0, [sp, #24]
  41b2cc:	ldr	x1, [x0, #2056]
  41b2d0:	ldr	x0, [sp, #24]
  41b2d4:	ldr	x0, [x0, #2064]
  41b2d8:	add	x2, x0, #0x1
  41b2dc:	ldr	x0, [sp, #24]
  41b2e0:	str	x2, [x0, #2064]
  41b2e4:	ldr	x0, [sp, #24]
  41b2e8:	ldr	x0, [x0, #2064]
  41b2ec:	add	x0, x1, x0
  41b2f0:	str	x0, [sp, #176]
  41b2f4:	ldr	x0, [sp, #24]
  41b2f8:	str	x0, [sp, #168]
  41b2fc:	ldr	x0, [sp, #16]
  41b300:	str	x0, [sp, #160]
  41b304:	ldr	x0, [sp, #168]
  41b308:	add	x0, x0, #0x400
  41b30c:	ldr	x1, [x0]
  41b310:	ldr	x0, [sp, #184]
  41b314:	lsl	x2, x0, #21
  41b318:	ldr	x0, [sp, #184]
  41b31c:	eor	x0, x2, x0
  41b320:	sub	x0, x1, x0
  41b324:	sub	x0, x0, #0x1
  41b328:	str	x0, [sp, #184]
  41b32c:	ldr	x0, [sp, #168]
  41b330:	ldr	x0, [x0]
  41b334:	str	x0, [sp, #152]
  41b338:	ldr	x0, [sp, #24]
  41b33c:	ldr	x1, [sp, #152]
  41b340:	bl	41b264 <__fxstatat@plt+0x18134>
  41b344:	mov	x1, x0
  41b348:	ldr	x0, [sp, #184]
  41b34c:	add	x0, x1, x0
  41b350:	ldr	x1, [sp, #176]
  41b354:	add	x0, x1, x0
  41b358:	str	x0, [sp, #144]
  41b35c:	ldr	x0, [sp, #168]
  41b360:	ldr	x1, [sp, #144]
  41b364:	str	x1, [x0]
  41b368:	ldr	x2, [sp, #24]
  41b36c:	ldr	x0, [sp, #144]
  41b370:	lsr	x0, x0, #8
  41b374:	mov	x1, x0
  41b378:	mov	x0, x2
  41b37c:	bl	41b264 <__fxstatat@plt+0x18134>
  41b380:	mov	x1, x0
  41b384:	ldr	x0, [sp, #152]
  41b388:	add	x0, x1, x0
  41b38c:	bl	41b240 <__fxstatat@plt+0x18110>
  41b390:	str	x0, [sp, #176]
  41b394:	ldr	x0, [sp, #160]
  41b398:	ldr	x1, [sp, #176]
  41b39c:	str	x1, [x0]
  41b3a0:	ldr	x0, [sp, #184]
  41b3a4:	bl	41b240 <__fxstatat@plt+0x18110>
  41b3a8:	lsr	x1, x0, #5
  41b3ac:	ldr	x0, [sp, #184]
  41b3b0:	eor	x1, x1, x0
  41b3b4:	ldr	x0, [sp, #168]
  41b3b8:	add	x0, x0, #0x408
  41b3bc:	ldr	x0, [x0]
  41b3c0:	add	x0, x1, x0
  41b3c4:	str	x0, [sp, #184]
  41b3c8:	ldr	x0, [sp, #168]
  41b3cc:	ldr	x0, [x0, #8]
  41b3d0:	str	x0, [sp, #136]
  41b3d4:	ldr	x0, [sp, #24]
  41b3d8:	ldr	x1, [sp, #136]
  41b3dc:	bl	41b264 <__fxstatat@plt+0x18134>
  41b3e0:	mov	x1, x0
  41b3e4:	ldr	x0, [sp, #184]
  41b3e8:	add	x0, x1, x0
  41b3ec:	ldr	x1, [sp, #176]
  41b3f0:	add	x0, x1, x0
  41b3f4:	str	x0, [sp, #128]
  41b3f8:	ldr	x0, [sp, #168]
  41b3fc:	add	x0, x0, #0x8
  41b400:	ldr	x1, [sp, #128]
  41b404:	str	x1, [x0]
  41b408:	ldr	x2, [sp, #24]
  41b40c:	ldr	x0, [sp, #128]
  41b410:	lsr	x0, x0, #8
  41b414:	mov	x1, x0
  41b418:	mov	x0, x2
  41b41c:	bl	41b264 <__fxstatat@plt+0x18134>
  41b420:	mov	x1, x0
  41b424:	ldr	x0, [sp, #136]
  41b428:	add	x0, x1, x0
  41b42c:	bl	41b240 <__fxstatat@plt+0x18110>
  41b430:	str	x0, [sp, #176]
  41b434:	ldr	x0, [sp, #160]
  41b438:	add	x0, x0, #0x8
  41b43c:	ldr	x1, [sp, #176]
  41b440:	str	x1, [x0]
  41b444:	ldr	x0, [sp, #184]
  41b448:	lsl	x1, x0, #12
  41b44c:	ldr	x0, [sp, #184]
  41b450:	eor	x1, x1, x0
  41b454:	ldr	x0, [sp, #168]
  41b458:	add	x0, x0, #0x410
  41b45c:	ldr	x0, [x0]
  41b460:	add	x0, x1, x0
  41b464:	str	x0, [sp, #184]
  41b468:	ldr	x0, [sp, #168]
  41b46c:	ldr	x0, [x0, #16]
  41b470:	str	x0, [sp, #120]
  41b474:	ldr	x0, [sp, #24]
  41b478:	ldr	x1, [sp, #120]
  41b47c:	bl	41b264 <__fxstatat@plt+0x18134>
  41b480:	mov	x1, x0
  41b484:	ldr	x0, [sp, #184]
  41b488:	add	x0, x1, x0
  41b48c:	ldr	x1, [sp, #176]
  41b490:	add	x0, x1, x0
  41b494:	str	x0, [sp, #112]
  41b498:	ldr	x0, [sp, #168]
  41b49c:	add	x0, x0, #0x10
  41b4a0:	ldr	x1, [sp, #112]
  41b4a4:	str	x1, [x0]
  41b4a8:	ldr	x2, [sp, #24]
  41b4ac:	ldr	x0, [sp, #112]
  41b4b0:	lsr	x0, x0, #8
  41b4b4:	mov	x1, x0
  41b4b8:	mov	x0, x2
  41b4bc:	bl	41b264 <__fxstatat@plt+0x18134>
  41b4c0:	mov	x1, x0
  41b4c4:	ldr	x0, [sp, #120]
  41b4c8:	add	x0, x1, x0
  41b4cc:	bl	41b240 <__fxstatat@plt+0x18110>
  41b4d0:	str	x0, [sp, #176]
  41b4d4:	ldr	x0, [sp, #160]
  41b4d8:	add	x0, x0, #0x10
  41b4dc:	ldr	x1, [sp, #176]
  41b4e0:	str	x1, [x0]
  41b4e4:	ldr	x0, [sp, #184]
  41b4e8:	bl	41b240 <__fxstatat@plt+0x18110>
  41b4ec:	lsr	x1, x0, #33
  41b4f0:	ldr	x0, [sp, #184]
  41b4f4:	eor	x1, x1, x0
  41b4f8:	ldr	x0, [sp, #168]
  41b4fc:	add	x0, x0, #0x418
  41b500:	ldr	x0, [x0]
  41b504:	add	x0, x1, x0
  41b508:	str	x0, [sp, #184]
  41b50c:	ldr	x0, [sp, #168]
  41b510:	ldr	x0, [x0, #24]
  41b514:	str	x0, [sp, #104]
  41b518:	ldr	x0, [sp, #24]
  41b51c:	ldr	x1, [sp, #104]
  41b520:	bl	41b264 <__fxstatat@plt+0x18134>
  41b524:	mov	x1, x0
  41b528:	ldr	x0, [sp, #184]
  41b52c:	add	x0, x1, x0
  41b530:	ldr	x1, [sp, #176]
  41b534:	add	x0, x1, x0
  41b538:	str	x0, [sp, #96]
  41b53c:	ldr	x0, [sp, #168]
  41b540:	add	x0, x0, #0x18
  41b544:	ldr	x1, [sp, #96]
  41b548:	str	x1, [x0]
  41b54c:	ldr	x2, [sp, #24]
  41b550:	ldr	x0, [sp, #96]
  41b554:	lsr	x0, x0, #8
  41b558:	mov	x1, x0
  41b55c:	mov	x0, x2
  41b560:	bl	41b264 <__fxstatat@plt+0x18134>
  41b564:	mov	x1, x0
  41b568:	ldr	x0, [sp, #104]
  41b56c:	add	x0, x1, x0
  41b570:	bl	41b240 <__fxstatat@plt+0x18110>
  41b574:	str	x0, [sp, #176]
  41b578:	ldr	x0, [sp, #160]
  41b57c:	add	x0, x0, #0x18
  41b580:	ldr	x1, [sp, #176]
  41b584:	str	x1, [x0]
  41b588:	ldr	x0, [sp, #160]
  41b58c:	add	x0, x0, #0x20
  41b590:	str	x0, [sp, #160]
  41b594:	ldr	x0, [sp, #168]
  41b598:	add	x0, x0, #0x20
  41b59c:	str	x0, [sp, #168]
  41b5a0:	ldr	x0, [sp, #24]
  41b5a4:	add	x0, x0, #0x400
  41b5a8:	ldr	x1, [sp, #168]
  41b5ac:	cmp	x1, x0
  41b5b0:	b.cc	41b304 <__fxstatat@plt+0x181d4>  // b.lo, b.ul, b.last
  41b5b4:	ldr	x0, [sp, #168]
  41b5b8:	sub	x0, x0, #0x400
  41b5bc:	ldr	x1, [x0]
  41b5c0:	ldr	x0, [sp, #184]
  41b5c4:	lsl	x2, x0, #21
  41b5c8:	ldr	x0, [sp, #184]
  41b5cc:	eor	x0, x2, x0
  41b5d0:	sub	x0, x1, x0
  41b5d4:	sub	x0, x0, #0x1
  41b5d8:	str	x0, [sp, #184]
  41b5dc:	ldr	x0, [sp, #168]
  41b5e0:	ldr	x0, [x0]
  41b5e4:	str	x0, [sp, #88]
  41b5e8:	ldr	x0, [sp, #24]
  41b5ec:	ldr	x1, [sp, #88]
  41b5f0:	bl	41b264 <__fxstatat@plt+0x18134>
  41b5f4:	mov	x1, x0
  41b5f8:	ldr	x0, [sp, #184]
  41b5fc:	add	x0, x1, x0
  41b600:	ldr	x1, [sp, #176]
  41b604:	add	x0, x1, x0
  41b608:	str	x0, [sp, #80]
  41b60c:	ldr	x0, [sp, #168]
  41b610:	ldr	x1, [sp, #80]
  41b614:	str	x1, [x0]
  41b618:	ldr	x2, [sp, #24]
  41b61c:	ldr	x0, [sp, #80]
  41b620:	lsr	x0, x0, #8
  41b624:	mov	x1, x0
  41b628:	mov	x0, x2
  41b62c:	bl	41b264 <__fxstatat@plt+0x18134>
  41b630:	mov	x1, x0
  41b634:	ldr	x0, [sp, #88]
  41b638:	add	x0, x1, x0
  41b63c:	bl	41b240 <__fxstatat@plt+0x18110>
  41b640:	str	x0, [sp, #176]
  41b644:	ldr	x0, [sp, #160]
  41b648:	ldr	x1, [sp, #176]
  41b64c:	str	x1, [x0]
  41b650:	ldr	x0, [sp, #184]
  41b654:	bl	41b240 <__fxstatat@plt+0x18110>
  41b658:	lsr	x1, x0, #5
  41b65c:	ldr	x0, [sp, #184]
  41b660:	eor	x1, x1, x0
  41b664:	ldr	x0, [sp, #168]
  41b668:	sub	x0, x0, #0x3f8
  41b66c:	ldr	x0, [x0]
  41b670:	add	x0, x1, x0
  41b674:	str	x0, [sp, #184]
  41b678:	ldr	x0, [sp, #168]
  41b67c:	ldr	x0, [x0, #8]
  41b680:	str	x0, [sp, #72]
  41b684:	ldr	x0, [sp, #24]
  41b688:	ldr	x1, [sp, #72]
  41b68c:	bl	41b264 <__fxstatat@plt+0x18134>
  41b690:	mov	x1, x0
  41b694:	ldr	x0, [sp, #184]
  41b698:	add	x0, x1, x0
  41b69c:	ldr	x1, [sp, #176]
  41b6a0:	add	x0, x1, x0
  41b6a4:	str	x0, [sp, #64]
  41b6a8:	ldr	x0, [sp, #168]
  41b6ac:	add	x0, x0, #0x8
  41b6b0:	ldr	x1, [sp, #64]
  41b6b4:	str	x1, [x0]
  41b6b8:	ldr	x2, [sp, #24]
  41b6bc:	ldr	x0, [sp, #64]
  41b6c0:	lsr	x0, x0, #8
  41b6c4:	mov	x1, x0
  41b6c8:	mov	x0, x2
  41b6cc:	bl	41b264 <__fxstatat@plt+0x18134>
  41b6d0:	mov	x1, x0
  41b6d4:	ldr	x0, [sp, #72]
  41b6d8:	add	x0, x1, x0
  41b6dc:	bl	41b240 <__fxstatat@plt+0x18110>
  41b6e0:	str	x0, [sp, #176]
  41b6e4:	ldr	x0, [sp, #160]
  41b6e8:	add	x0, x0, #0x8
  41b6ec:	ldr	x1, [sp, #176]
  41b6f0:	str	x1, [x0]
  41b6f4:	ldr	x0, [sp, #184]
  41b6f8:	lsl	x1, x0, #12
  41b6fc:	ldr	x0, [sp, #184]
  41b700:	eor	x1, x1, x0
  41b704:	ldr	x0, [sp, #168]
  41b708:	sub	x0, x0, #0x3f0
  41b70c:	ldr	x0, [x0]
  41b710:	add	x0, x1, x0
  41b714:	str	x0, [sp, #184]
  41b718:	ldr	x0, [sp, #168]
  41b71c:	ldr	x0, [x0, #16]
  41b720:	str	x0, [sp, #56]
  41b724:	ldr	x0, [sp, #24]
  41b728:	ldr	x1, [sp, #56]
  41b72c:	bl	41b264 <__fxstatat@plt+0x18134>
  41b730:	mov	x1, x0
  41b734:	ldr	x0, [sp, #184]
  41b738:	add	x0, x1, x0
  41b73c:	ldr	x1, [sp, #176]
  41b740:	add	x0, x1, x0
  41b744:	str	x0, [sp, #48]
  41b748:	ldr	x0, [sp, #168]
  41b74c:	add	x0, x0, #0x10
  41b750:	ldr	x1, [sp, #48]
  41b754:	str	x1, [x0]
  41b758:	ldr	x2, [sp, #24]
  41b75c:	ldr	x0, [sp, #48]
  41b760:	lsr	x0, x0, #8
  41b764:	mov	x1, x0
  41b768:	mov	x0, x2
  41b76c:	bl	41b264 <__fxstatat@plt+0x18134>
  41b770:	mov	x1, x0
  41b774:	ldr	x0, [sp, #56]
  41b778:	add	x0, x1, x0
  41b77c:	bl	41b240 <__fxstatat@plt+0x18110>
  41b780:	str	x0, [sp, #176]
  41b784:	ldr	x0, [sp, #160]
  41b788:	add	x0, x0, #0x10
  41b78c:	ldr	x1, [sp, #176]
  41b790:	str	x1, [x0]
  41b794:	ldr	x0, [sp, #184]
  41b798:	bl	41b240 <__fxstatat@plt+0x18110>
  41b79c:	lsr	x1, x0, #33
  41b7a0:	ldr	x0, [sp, #184]
  41b7a4:	eor	x1, x1, x0
  41b7a8:	ldr	x0, [sp, #168]
  41b7ac:	sub	x0, x0, #0x3e8
  41b7b0:	ldr	x0, [x0]
  41b7b4:	add	x0, x1, x0
  41b7b8:	str	x0, [sp, #184]
  41b7bc:	ldr	x0, [sp, #168]
  41b7c0:	ldr	x0, [x0, #24]
  41b7c4:	str	x0, [sp, #40]
  41b7c8:	ldr	x0, [sp, #24]
  41b7cc:	ldr	x1, [sp, #40]
  41b7d0:	bl	41b264 <__fxstatat@plt+0x18134>
  41b7d4:	mov	x1, x0
  41b7d8:	ldr	x0, [sp, #184]
  41b7dc:	add	x0, x1, x0
  41b7e0:	ldr	x1, [sp, #176]
  41b7e4:	add	x0, x1, x0
  41b7e8:	str	x0, [sp, #32]
  41b7ec:	ldr	x0, [sp, #168]
  41b7f0:	add	x0, x0, #0x18
  41b7f4:	ldr	x1, [sp, #32]
  41b7f8:	str	x1, [x0]
  41b7fc:	ldr	x2, [sp, #24]
  41b800:	ldr	x0, [sp, #32]
  41b804:	lsr	x0, x0, #8
  41b808:	mov	x1, x0
  41b80c:	mov	x0, x2
  41b810:	bl	41b264 <__fxstatat@plt+0x18134>
  41b814:	mov	x1, x0
  41b818:	ldr	x0, [sp, #40]
  41b81c:	add	x0, x1, x0
  41b820:	bl	41b240 <__fxstatat@plt+0x18110>
  41b824:	str	x0, [sp, #176]
  41b828:	ldr	x0, [sp, #160]
  41b82c:	add	x0, x0, #0x18
  41b830:	ldr	x1, [sp, #176]
  41b834:	str	x1, [x0]
  41b838:	ldr	x0, [sp, #160]
  41b83c:	add	x0, x0, #0x20
  41b840:	str	x0, [sp, #160]
  41b844:	ldr	x0, [sp, #168]
  41b848:	add	x0, x0, #0x20
  41b84c:	str	x0, [sp, #168]
  41b850:	ldr	x0, [sp, #24]
  41b854:	add	x0, x0, #0x800
  41b858:	ldr	x1, [sp, #168]
  41b85c:	cmp	x1, x0
  41b860:	b.cc	41b5b4 <__fxstatat@plt+0x18484>  // b.lo, b.ul, b.last
  41b864:	ldr	x0, [sp, #24]
  41b868:	ldr	x1, [sp, #184]
  41b86c:	str	x1, [x0, #2048]
  41b870:	ldr	x0, [sp, #24]
  41b874:	ldr	x1, [sp, #176]
  41b878:	str	x1, [x0, #2056]
  41b87c:	nop
  41b880:	ldp	x29, x30, [sp], #192
  41b884:	ret
  41b888:	stp	x29, x30, [sp, #-112]!
  41b88c:	mov	x29, sp
  41b890:	str	x0, [sp, #24]
  41b894:	mov	x0, #0x4b7c                	// #19324
  41b898:	movk	x0, #0xa288, lsl #16
  41b89c:	movk	x0, #0x4677, lsl #32
  41b8a0:	movk	x0, #0x647c, lsl #48
  41b8a4:	str	x0, [sp, #104]
  41b8a8:	mov	x0, #0xc862                	// #51298
  41b8ac:	movk	x0, #0xc73a, lsl #16
  41b8b0:	movk	x0, #0xb322, lsl #32
  41b8b4:	movk	x0, #0xb9f8, lsl #48
  41b8b8:	str	x0, [sp, #96]
  41b8bc:	mov	x0, #0x12a0                	// #4768
  41b8c0:	movk	x0, #0x3d47, lsl #16
  41b8c4:	movk	x0, #0xa505, lsl #32
  41b8c8:	movk	x0, #0x8c0e, lsl #48
  41b8cc:	str	x0, [sp, #88]
  41b8d0:	mov	x0, #0x5524                	// #21796
  41b8d4:	movk	x0, #0x4a59, lsl #16
  41b8d8:	movk	x0, #0x2e82, lsl #32
  41b8dc:	movk	x0, #0xb29b, lsl #48
  41b8e0:	str	x0, [sp, #80]
  41b8e4:	mov	x0, #0xe0ce                	// #57550
  41b8e8:	movk	x0, #0x8355, lsl #16
  41b8ec:	movk	x0, #0x53db, lsl #32
  41b8f0:	movk	x0, #0x82f0, lsl #48
  41b8f4:	str	x0, [sp, #72]
  41b8f8:	mov	x0, #0x9315                	// #37653
  41b8fc:	movk	x0, #0xa5a0, lsl #16
  41b900:	movk	x0, #0x4a0f, lsl #32
  41b904:	movk	x0, #0x48fe, lsl #48
  41b908:	str	x0, [sp, #64]
  41b90c:	mov	x0, #0x89ed                	// #35309
  41b910:	movk	x0, #0xcbfc, lsl #16
  41b914:	movk	x0, #0x5bf2, lsl #32
  41b918:	movk	x0, #0xae98, lsl #48
  41b91c:	str	x0, [sp, #56]
  41b920:	mov	x0, #0xc0ab                	// #49323
  41b924:	movk	x0, #0x6c44, lsl #16
  41b928:	movk	x0, #0x704f, lsl #32
  41b92c:	movk	x0, #0x98f5, lsl #48
  41b930:	str	x0, [sp, #48]
  41b934:	str	wzr, [sp, #44]
  41b938:	b	41bca8 <__fxstatat@plt+0x18b78>
  41b93c:	ldr	x0, [sp, #24]
  41b940:	ldrsw	x1, [sp, #44]
  41b944:	ldr	x0, [x0, x1, lsl #3]
  41b948:	ldr	x1, [sp, #104]
  41b94c:	add	x0, x1, x0
  41b950:	str	x0, [sp, #104]
  41b954:	ldr	w0, [sp, #44]
  41b958:	add	w1, w0, #0x1
  41b95c:	ldr	x0, [sp, #24]
  41b960:	sxtw	x1, w1
  41b964:	ldr	x0, [x0, x1, lsl #3]
  41b968:	ldr	x1, [sp, #96]
  41b96c:	add	x0, x1, x0
  41b970:	str	x0, [sp, #96]
  41b974:	ldr	w0, [sp, #44]
  41b978:	add	w1, w0, #0x2
  41b97c:	ldr	x0, [sp, #24]
  41b980:	sxtw	x1, w1
  41b984:	ldr	x0, [x0, x1, lsl #3]
  41b988:	ldr	x1, [sp, #88]
  41b98c:	add	x0, x1, x0
  41b990:	str	x0, [sp, #88]
  41b994:	ldr	w0, [sp, #44]
  41b998:	add	w1, w0, #0x3
  41b99c:	ldr	x0, [sp, #24]
  41b9a0:	sxtw	x1, w1
  41b9a4:	ldr	x0, [x0, x1, lsl #3]
  41b9a8:	ldr	x1, [sp, #80]
  41b9ac:	add	x0, x1, x0
  41b9b0:	str	x0, [sp, #80]
  41b9b4:	ldr	w0, [sp, #44]
  41b9b8:	add	w1, w0, #0x4
  41b9bc:	ldr	x0, [sp, #24]
  41b9c0:	sxtw	x1, w1
  41b9c4:	ldr	x0, [x0, x1, lsl #3]
  41b9c8:	ldr	x1, [sp, #72]
  41b9cc:	add	x0, x1, x0
  41b9d0:	str	x0, [sp, #72]
  41b9d4:	ldr	w0, [sp, #44]
  41b9d8:	add	w1, w0, #0x5
  41b9dc:	ldr	x0, [sp, #24]
  41b9e0:	sxtw	x1, w1
  41b9e4:	ldr	x0, [x0, x1, lsl #3]
  41b9e8:	ldr	x1, [sp, #64]
  41b9ec:	add	x0, x1, x0
  41b9f0:	str	x0, [sp, #64]
  41b9f4:	ldr	w0, [sp, #44]
  41b9f8:	add	w1, w0, #0x6
  41b9fc:	ldr	x0, [sp, #24]
  41ba00:	sxtw	x1, w1
  41ba04:	ldr	x0, [x0, x1, lsl #3]
  41ba08:	ldr	x1, [sp, #56]
  41ba0c:	add	x0, x1, x0
  41ba10:	str	x0, [sp, #56]
  41ba14:	ldr	w0, [sp, #44]
  41ba18:	add	w1, w0, #0x7
  41ba1c:	ldr	x0, [sp, #24]
  41ba20:	sxtw	x1, w1
  41ba24:	ldr	x0, [x0, x1, lsl #3]
  41ba28:	ldr	x1, [sp, #48]
  41ba2c:	add	x0, x1, x0
  41ba30:	str	x0, [sp, #48]
  41ba34:	ldr	x1, [sp, #104]
  41ba38:	ldr	x0, [sp, #72]
  41ba3c:	sub	x0, x1, x0
  41ba40:	str	x0, [sp, #104]
  41ba44:	ldr	x0, [sp, #48]
  41ba48:	bl	41b240 <__fxstatat@plt+0x18110>
  41ba4c:	lsr	x0, x0, #9
  41ba50:	ldr	x1, [sp, #64]
  41ba54:	eor	x0, x1, x0
  41ba58:	str	x0, [sp, #64]
  41ba5c:	ldr	x1, [sp, #48]
  41ba60:	ldr	x0, [sp, #104]
  41ba64:	add	x0, x1, x0
  41ba68:	str	x0, [sp, #48]
  41ba6c:	ldr	x1, [sp, #96]
  41ba70:	ldr	x0, [sp, #64]
  41ba74:	sub	x0, x1, x0
  41ba78:	str	x0, [sp, #96]
  41ba7c:	ldr	x0, [sp, #104]
  41ba80:	lsl	x0, x0, #9
  41ba84:	ldr	x1, [sp, #56]
  41ba88:	eor	x0, x1, x0
  41ba8c:	str	x0, [sp, #56]
  41ba90:	ldr	x1, [sp, #104]
  41ba94:	ldr	x0, [sp, #96]
  41ba98:	add	x0, x1, x0
  41ba9c:	str	x0, [sp, #104]
  41baa0:	ldr	x1, [sp, #88]
  41baa4:	ldr	x0, [sp, #56]
  41baa8:	sub	x0, x1, x0
  41baac:	str	x0, [sp, #88]
  41bab0:	ldr	x0, [sp, #96]
  41bab4:	bl	41b240 <__fxstatat@plt+0x18110>
  41bab8:	lsr	x0, x0, #23
  41babc:	ldr	x1, [sp, #48]
  41bac0:	eor	x0, x1, x0
  41bac4:	str	x0, [sp, #48]
  41bac8:	ldr	x1, [sp, #96]
  41bacc:	ldr	x0, [sp, #88]
  41bad0:	add	x0, x1, x0
  41bad4:	str	x0, [sp, #96]
  41bad8:	ldr	x1, [sp, #80]
  41badc:	ldr	x0, [sp, #48]
  41bae0:	sub	x0, x1, x0
  41bae4:	str	x0, [sp, #80]
  41bae8:	ldr	x0, [sp, #88]
  41baec:	lsl	x0, x0, #15
  41baf0:	ldr	x1, [sp, #104]
  41baf4:	eor	x0, x1, x0
  41baf8:	str	x0, [sp, #104]
  41bafc:	ldr	x1, [sp, #88]
  41bb00:	ldr	x0, [sp, #80]
  41bb04:	add	x0, x1, x0
  41bb08:	str	x0, [sp, #88]
  41bb0c:	ldr	x1, [sp, #72]
  41bb10:	ldr	x0, [sp, #104]
  41bb14:	sub	x0, x1, x0
  41bb18:	str	x0, [sp, #72]
  41bb1c:	ldr	x0, [sp, #80]
  41bb20:	bl	41b240 <__fxstatat@plt+0x18110>
  41bb24:	lsr	x0, x0, #14
  41bb28:	ldr	x1, [sp, #96]
  41bb2c:	eor	x0, x1, x0
  41bb30:	str	x0, [sp, #96]
  41bb34:	ldr	x1, [sp, #80]
  41bb38:	ldr	x0, [sp, #72]
  41bb3c:	add	x0, x1, x0
  41bb40:	str	x0, [sp, #80]
  41bb44:	ldr	x1, [sp, #64]
  41bb48:	ldr	x0, [sp, #96]
  41bb4c:	sub	x0, x1, x0
  41bb50:	str	x0, [sp, #64]
  41bb54:	ldr	x0, [sp, #72]
  41bb58:	lsl	x0, x0, #20
  41bb5c:	ldr	x1, [sp, #88]
  41bb60:	eor	x0, x1, x0
  41bb64:	str	x0, [sp, #88]
  41bb68:	ldr	x1, [sp, #72]
  41bb6c:	ldr	x0, [sp, #64]
  41bb70:	add	x0, x1, x0
  41bb74:	str	x0, [sp, #72]
  41bb78:	ldr	x1, [sp, #56]
  41bb7c:	ldr	x0, [sp, #88]
  41bb80:	sub	x0, x1, x0
  41bb84:	str	x0, [sp, #56]
  41bb88:	ldr	x0, [sp, #64]
  41bb8c:	bl	41b240 <__fxstatat@plt+0x18110>
  41bb90:	lsr	x0, x0, #17
  41bb94:	ldr	x1, [sp, #80]
  41bb98:	eor	x0, x1, x0
  41bb9c:	str	x0, [sp, #80]
  41bba0:	ldr	x1, [sp, #64]
  41bba4:	ldr	x0, [sp, #56]
  41bba8:	add	x0, x1, x0
  41bbac:	str	x0, [sp, #64]
  41bbb0:	ldr	x1, [sp, #48]
  41bbb4:	ldr	x0, [sp, #80]
  41bbb8:	sub	x0, x1, x0
  41bbbc:	str	x0, [sp, #48]
  41bbc0:	ldr	x0, [sp, #56]
  41bbc4:	lsl	x0, x0, #14
  41bbc8:	ldr	x1, [sp, #72]
  41bbcc:	eor	x0, x1, x0
  41bbd0:	str	x0, [sp, #72]
  41bbd4:	ldr	x1, [sp, #56]
  41bbd8:	ldr	x0, [sp, #48]
  41bbdc:	add	x0, x1, x0
  41bbe0:	str	x0, [sp, #56]
  41bbe4:	ldr	x0, [sp, #24]
  41bbe8:	ldrsw	x1, [sp, #44]
  41bbec:	ldr	x2, [sp, #104]
  41bbf0:	str	x2, [x0, x1, lsl #3]
  41bbf4:	ldr	w0, [sp, #44]
  41bbf8:	add	w1, w0, #0x1
  41bbfc:	ldr	x0, [sp, #24]
  41bc00:	sxtw	x1, w1
  41bc04:	ldr	x2, [sp, #96]
  41bc08:	str	x2, [x0, x1, lsl #3]
  41bc0c:	ldr	w0, [sp, #44]
  41bc10:	add	w1, w0, #0x2
  41bc14:	ldr	x0, [sp, #24]
  41bc18:	sxtw	x1, w1
  41bc1c:	ldr	x2, [sp, #88]
  41bc20:	str	x2, [x0, x1, lsl #3]
  41bc24:	ldr	w0, [sp, #44]
  41bc28:	add	w1, w0, #0x3
  41bc2c:	ldr	x0, [sp, #24]
  41bc30:	sxtw	x1, w1
  41bc34:	ldr	x2, [sp, #80]
  41bc38:	str	x2, [x0, x1, lsl #3]
  41bc3c:	ldr	w0, [sp, #44]
  41bc40:	add	w1, w0, #0x4
  41bc44:	ldr	x0, [sp, #24]
  41bc48:	sxtw	x1, w1
  41bc4c:	ldr	x2, [sp, #72]
  41bc50:	str	x2, [x0, x1, lsl #3]
  41bc54:	ldr	w0, [sp, #44]
  41bc58:	add	w1, w0, #0x5
  41bc5c:	ldr	x0, [sp, #24]
  41bc60:	sxtw	x1, w1
  41bc64:	ldr	x2, [sp, #64]
  41bc68:	str	x2, [x0, x1, lsl #3]
  41bc6c:	ldr	w0, [sp, #44]
  41bc70:	add	w1, w0, #0x6
  41bc74:	ldr	x0, [sp, #24]
  41bc78:	sxtw	x1, w1
  41bc7c:	ldr	x2, [sp, #56]
  41bc80:	str	x2, [x0, x1, lsl #3]
  41bc84:	ldr	w0, [sp, #44]
  41bc88:	add	w1, w0, #0x7
  41bc8c:	ldr	x0, [sp, #24]
  41bc90:	sxtw	x1, w1
  41bc94:	ldr	x2, [sp, #48]
  41bc98:	str	x2, [x0, x1, lsl #3]
  41bc9c:	ldr	w0, [sp, #44]
  41bca0:	add	w0, w0, #0x8
  41bca4:	str	w0, [sp, #44]
  41bca8:	ldr	w0, [sp, #44]
  41bcac:	cmp	w0, #0xff
  41bcb0:	b.le	41b93c <__fxstatat@plt+0x1880c>
  41bcb4:	str	wzr, [sp, #40]
  41bcb8:	b	41c028 <__fxstatat@plt+0x18ef8>
  41bcbc:	ldr	x0, [sp, #24]
  41bcc0:	ldrsw	x1, [sp, #40]
  41bcc4:	ldr	x0, [x0, x1, lsl #3]
  41bcc8:	ldr	x1, [sp, #104]
  41bccc:	add	x0, x1, x0
  41bcd0:	str	x0, [sp, #104]
  41bcd4:	ldr	w0, [sp, #40]
  41bcd8:	add	w1, w0, #0x1
  41bcdc:	ldr	x0, [sp, #24]
  41bce0:	sxtw	x1, w1
  41bce4:	ldr	x0, [x0, x1, lsl #3]
  41bce8:	ldr	x1, [sp, #96]
  41bcec:	add	x0, x1, x0
  41bcf0:	str	x0, [sp, #96]
  41bcf4:	ldr	w0, [sp, #40]
  41bcf8:	add	w1, w0, #0x2
  41bcfc:	ldr	x0, [sp, #24]
  41bd00:	sxtw	x1, w1
  41bd04:	ldr	x0, [x0, x1, lsl #3]
  41bd08:	ldr	x1, [sp, #88]
  41bd0c:	add	x0, x1, x0
  41bd10:	str	x0, [sp, #88]
  41bd14:	ldr	w0, [sp, #40]
  41bd18:	add	w1, w0, #0x3
  41bd1c:	ldr	x0, [sp, #24]
  41bd20:	sxtw	x1, w1
  41bd24:	ldr	x0, [x0, x1, lsl #3]
  41bd28:	ldr	x1, [sp, #80]
  41bd2c:	add	x0, x1, x0
  41bd30:	str	x0, [sp, #80]
  41bd34:	ldr	w0, [sp, #40]
  41bd38:	add	w1, w0, #0x4
  41bd3c:	ldr	x0, [sp, #24]
  41bd40:	sxtw	x1, w1
  41bd44:	ldr	x0, [x0, x1, lsl #3]
  41bd48:	ldr	x1, [sp, #72]
  41bd4c:	add	x0, x1, x0
  41bd50:	str	x0, [sp, #72]
  41bd54:	ldr	w0, [sp, #40]
  41bd58:	add	w1, w0, #0x5
  41bd5c:	ldr	x0, [sp, #24]
  41bd60:	sxtw	x1, w1
  41bd64:	ldr	x0, [x0, x1, lsl #3]
  41bd68:	ldr	x1, [sp, #64]
  41bd6c:	add	x0, x1, x0
  41bd70:	str	x0, [sp, #64]
  41bd74:	ldr	w0, [sp, #40]
  41bd78:	add	w1, w0, #0x6
  41bd7c:	ldr	x0, [sp, #24]
  41bd80:	sxtw	x1, w1
  41bd84:	ldr	x0, [x0, x1, lsl #3]
  41bd88:	ldr	x1, [sp, #56]
  41bd8c:	add	x0, x1, x0
  41bd90:	str	x0, [sp, #56]
  41bd94:	ldr	w0, [sp, #40]
  41bd98:	add	w1, w0, #0x7
  41bd9c:	ldr	x0, [sp, #24]
  41bda0:	sxtw	x1, w1
  41bda4:	ldr	x0, [x0, x1, lsl #3]
  41bda8:	ldr	x1, [sp, #48]
  41bdac:	add	x0, x1, x0
  41bdb0:	str	x0, [sp, #48]
  41bdb4:	ldr	x1, [sp, #104]
  41bdb8:	ldr	x0, [sp, #72]
  41bdbc:	sub	x0, x1, x0
  41bdc0:	str	x0, [sp, #104]
  41bdc4:	ldr	x0, [sp, #48]
  41bdc8:	bl	41b240 <__fxstatat@plt+0x18110>
  41bdcc:	lsr	x0, x0, #9
  41bdd0:	ldr	x1, [sp, #64]
  41bdd4:	eor	x0, x1, x0
  41bdd8:	str	x0, [sp, #64]
  41bddc:	ldr	x1, [sp, #48]
  41bde0:	ldr	x0, [sp, #104]
  41bde4:	add	x0, x1, x0
  41bde8:	str	x0, [sp, #48]
  41bdec:	ldr	x1, [sp, #96]
  41bdf0:	ldr	x0, [sp, #64]
  41bdf4:	sub	x0, x1, x0
  41bdf8:	str	x0, [sp, #96]
  41bdfc:	ldr	x0, [sp, #104]
  41be00:	lsl	x0, x0, #9
  41be04:	ldr	x1, [sp, #56]
  41be08:	eor	x0, x1, x0
  41be0c:	str	x0, [sp, #56]
  41be10:	ldr	x1, [sp, #104]
  41be14:	ldr	x0, [sp, #96]
  41be18:	add	x0, x1, x0
  41be1c:	str	x0, [sp, #104]
  41be20:	ldr	x1, [sp, #88]
  41be24:	ldr	x0, [sp, #56]
  41be28:	sub	x0, x1, x0
  41be2c:	str	x0, [sp, #88]
  41be30:	ldr	x0, [sp, #96]
  41be34:	bl	41b240 <__fxstatat@plt+0x18110>
  41be38:	lsr	x0, x0, #23
  41be3c:	ldr	x1, [sp, #48]
  41be40:	eor	x0, x1, x0
  41be44:	str	x0, [sp, #48]
  41be48:	ldr	x1, [sp, #96]
  41be4c:	ldr	x0, [sp, #88]
  41be50:	add	x0, x1, x0
  41be54:	str	x0, [sp, #96]
  41be58:	ldr	x1, [sp, #80]
  41be5c:	ldr	x0, [sp, #48]
  41be60:	sub	x0, x1, x0
  41be64:	str	x0, [sp, #80]
  41be68:	ldr	x0, [sp, #88]
  41be6c:	lsl	x0, x0, #15
  41be70:	ldr	x1, [sp, #104]
  41be74:	eor	x0, x1, x0
  41be78:	str	x0, [sp, #104]
  41be7c:	ldr	x1, [sp, #88]
  41be80:	ldr	x0, [sp, #80]
  41be84:	add	x0, x1, x0
  41be88:	str	x0, [sp, #88]
  41be8c:	ldr	x1, [sp, #72]
  41be90:	ldr	x0, [sp, #104]
  41be94:	sub	x0, x1, x0
  41be98:	str	x0, [sp, #72]
  41be9c:	ldr	x0, [sp, #80]
  41bea0:	bl	41b240 <__fxstatat@plt+0x18110>
  41bea4:	lsr	x0, x0, #14
  41bea8:	ldr	x1, [sp, #96]
  41beac:	eor	x0, x1, x0
  41beb0:	str	x0, [sp, #96]
  41beb4:	ldr	x1, [sp, #80]
  41beb8:	ldr	x0, [sp, #72]
  41bebc:	add	x0, x1, x0
  41bec0:	str	x0, [sp, #80]
  41bec4:	ldr	x1, [sp, #64]
  41bec8:	ldr	x0, [sp, #96]
  41becc:	sub	x0, x1, x0
  41bed0:	str	x0, [sp, #64]
  41bed4:	ldr	x0, [sp, #72]
  41bed8:	lsl	x0, x0, #20
  41bedc:	ldr	x1, [sp, #88]
  41bee0:	eor	x0, x1, x0
  41bee4:	str	x0, [sp, #88]
  41bee8:	ldr	x1, [sp, #72]
  41beec:	ldr	x0, [sp, #64]
  41bef0:	add	x0, x1, x0
  41bef4:	str	x0, [sp, #72]
  41bef8:	ldr	x1, [sp, #56]
  41befc:	ldr	x0, [sp, #88]
  41bf00:	sub	x0, x1, x0
  41bf04:	str	x0, [sp, #56]
  41bf08:	ldr	x0, [sp, #64]
  41bf0c:	bl	41b240 <__fxstatat@plt+0x18110>
  41bf10:	lsr	x0, x0, #17
  41bf14:	ldr	x1, [sp, #80]
  41bf18:	eor	x0, x1, x0
  41bf1c:	str	x0, [sp, #80]
  41bf20:	ldr	x1, [sp, #64]
  41bf24:	ldr	x0, [sp, #56]
  41bf28:	add	x0, x1, x0
  41bf2c:	str	x0, [sp, #64]
  41bf30:	ldr	x1, [sp, #48]
  41bf34:	ldr	x0, [sp, #80]
  41bf38:	sub	x0, x1, x0
  41bf3c:	str	x0, [sp, #48]
  41bf40:	ldr	x0, [sp, #56]
  41bf44:	lsl	x0, x0, #14
  41bf48:	ldr	x1, [sp, #72]
  41bf4c:	eor	x0, x1, x0
  41bf50:	str	x0, [sp, #72]
  41bf54:	ldr	x1, [sp, #56]
  41bf58:	ldr	x0, [sp, #48]
  41bf5c:	add	x0, x1, x0
  41bf60:	str	x0, [sp, #56]
  41bf64:	ldr	x0, [sp, #24]
  41bf68:	ldrsw	x1, [sp, #40]
  41bf6c:	ldr	x2, [sp, #104]
  41bf70:	str	x2, [x0, x1, lsl #3]
  41bf74:	ldr	w0, [sp, #40]
  41bf78:	add	w1, w0, #0x1
  41bf7c:	ldr	x0, [sp, #24]
  41bf80:	sxtw	x1, w1
  41bf84:	ldr	x2, [sp, #96]
  41bf88:	str	x2, [x0, x1, lsl #3]
  41bf8c:	ldr	w0, [sp, #40]
  41bf90:	add	w1, w0, #0x2
  41bf94:	ldr	x0, [sp, #24]
  41bf98:	sxtw	x1, w1
  41bf9c:	ldr	x2, [sp, #88]
  41bfa0:	str	x2, [x0, x1, lsl #3]
  41bfa4:	ldr	w0, [sp, #40]
  41bfa8:	add	w1, w0, #0x3
  41bfac:	ldr	x0, [sp, #24]
  41bfb0:	sxtw	x1, w1
  41bfb4:	ldr	x2, [sp, #80]
  41bfb8:	str	x2, [x0, x1, lsl #3]
  41bfbc:	ldr	w0, [sp, #40]
  41bfc0:	add	w1, w0, #0x4
  41bfc4:	ldr	x0, [sp, #24]
  41bfc8:	sxtw	x1, w1
  41bfcc:	ldr	x2, [sp, #72]
  41bfd0:	str	x2, [x0, x1, lsl #3]
  41bfd4:	ldr	w0, [sp, #40]
  41bfd8:	add	w1, w0, #0x5
  41bfdc:	ldr	x0, [sp, #24]
  41bfe0:	sxtw	x1, w1
  41bfe4:	ldr	x2, [sp, #64]
  41bfe8:	str	x2, [x0, x1, lsl #3]
  41bfec:	ldr	w0, [sp, #40]
  41bff0:	add	w1, w0, #0x6
  41bff4:	ldr	x0, [sp, #24]
  41bff8:	sxtw	x1, w1
  41bffc:	ldr	x2, [sp, #56]
  41c000:	str	x2, [x0, x1, lsl #3]
  41c004:	ldr	w0, [sp, #40]
  41c008:	add	w1, w0, #0x7
  41c00c:	ldr	x0, [sp, #24]
  41c010:	sxtw	x1, w1
  41c014:	ldr	x2, [sp, #48]
  41c018:	str	x2, [x0, x1, lsl #3]
  41c01c:	ldr	w0, [sp, #40]
  41c020:	add	w0, w0, #0x8
  41c024:	str	w0, [sp, #40]
  41c028:	ldr	w0, [sp, #40]
  41c02c:	cmp	w0, #0xff
  41c030:	b.le	41bcbc <__fxstatat@plt+0x18b8c>
  41c034:	ldr	x0, [sp, #24]
  41c038:	str	xzr, [x0, #2064]
  41c03c:	ldr	x0, [sp, #24]
  41c040:	ldr	x1, [x0, #2064]
  41c044:	ldr	x0, [sp, #24]
  41c048:	str	x1, [x0, #2056]
  41c04c:	ldr	x0, [sp, #24]
  41c050:	ldr	x1, [x0, #2056]
  41c054:	ldr	x0, [sp, #24]
  41c058:	str	x1, [x0, #2048]
  41c05c:	nop
  41c060:	ldp	x29, x30, [sp], #112
  41c064:	ret
  41c068:	stp	x29, x30, [sp, #-32]!
  41c06c:	mov	x29, sp
  41c070:	str	w0, [sp, #28]
  41c074:	mov	w2, #0x3                   	// #3
  41c078:	mov	w1, #0x0                   	// #0
  41c07c:	ldr	w0, [sp, #28]
  41c080:	bl	41c21c <__fxstatat@plt+0x190ec>
  41c084:	ldp	x29, x30, [sp], #32
  41c088:	ret
  41c08c:	sub	sp, sp, #0x20
  41c090:	str	x0, [sp, #8]
  41c094:	str	x1, [sp]
  41c098:	ldr	x1, [sp, #8]
  41c09c:	ldr	x0, [sp]
  41c0a0:	add	x0, x1, x0
  41c0a4:	str	x0, [sp, #24]
  41c0a8:	ldr	x1, [sp, #24]
  41c0ac:	ldr	x0, [sp, #8]
  41c0b0:	cmp	x1, x0
  41c0b4:	b.cc	41c0c0 <__fxstatat@plt+0x18f90>  // b.lo, b.ul, b.last
  41c0b8:	ldr	x0, [sp, #24]
  41c0bc:	b	41c0c4 <__fxstatat@plt+0x18f94>
  41c0c0:	mov	x0, #0xffffffffffffffff    	// #-1
  41c0c4:	add	sp, sp, #0x20
  41c0c8:	ret
  41c0cc:	stp	x29, x30, [sp, #-48]!
  41c0d0:	mov	x29, sp
  41c0d4:	str	x0, [sp, #40]
  41c0d8:	str	x1, [sp, #32]
  41c0dc:	str	x2, [sp, #24]
  41c0e0:	ldr	x1, [sp, #32]
  41c0e4:	ldr	x0, [sp, #40]
  41c0e8:	bl	41c08c <__fxstatat@plt+0x18f5c>
  41c0ec:	ldr	x1, [sp, #24]
  41c0f0:	bl	41c08c <__fxstatat@plt+0x18f5c>
  41c0f4:	ldp	x29, x30, [sp], #48
  41c0f8:	ret
  41c0fc:	stp	x29, x30, [sp, #-48]!
  41c100:	mov	x29, sp
  41c104:	str	x0, [sp, #40]
  41c108:	str	x1, [sp, #32]
  41c10c:	str	x2, [sp, #24]
  41c110:	str	x3, [sp, #16]
  41c114:	ldr	x1, [sp, #32]
  41c118:	ldr	x0, [sp, #40]
  41c11c:	bl	41c08c <__fxstatat@plt+0x18f5c>
  41c120:	ldr	x1, [sp, #24]
  41c124:	bl	41c08c <__fxstatat@plt+0x18f5c>
  41c128:	ldr	x1, [sp, #16]
  41c12c:	bl	41c08c <__fxstatat@plt+0x18f5c>
  41c130:	ldp	x29, x30, [sp], #48
  41c134:	ret
  41c138:	sub	sp, sp, #0x10
  41c13c:	str	x0, [sp, #8]
  41c140:	str	x1, [sp]
  41c144:	ldr	x0, [sp]
  41c148:	ldr	x2, [sp, #8]
  41c14c:	ldr	x1, [sp, #8]
  41c150:	cmp	x2, x0
  41c154:	csel	x0, x1, x0, cs  // cs = hs, nlast
  41c158:	add	sp, sp, #0x10
  41c15c:	ret
  41c160:	stp	x29, x30, [sp, #-48]!
  41c164:	mov	x29, sp
  41c168:	str	x0, [sp, #24]
  41c16c:	str	wzr, [sp, #44]
  41c170:	str	wzr, [sp, #40]
  41c174:	ldr	x0, [sp, #24]
  41c178:	bl	402ae0 <fileno@plt>
  41c17c:	str	w0, [sp, #36]
  41c180:	ldr	w0, [sp, #36]
  41c184:	cmp	w0, #0x0
  41c188:	b.ge	41c198 <__fxstatat@plt+0x19068>  // b.tcont
  41c18c:	ldr	x0, [sp, #24]
  41c190:	bl	402b10 <fclose@plt>
  41c194:	b	41c214 <__fxstatat@plt+0x190e4>
  41c198:	ldr	x0, [sp, #24]
  41c19c:	bl	402fd0 <__freading@plt>
  41c1a0:	cmp	w0, #0x0
  41c1a4:	b.eq	41c1c4 <__fxstatat@plt+0x19094>  // b.none
  41c1a8:	ldr	x0, [sp, #24]
  41c1ac:	bl	402ae0 <fileno@plt>
  41c1b0:	mov	w2, #0x1                   	// #1
  41c1b4:	mov	x1, #0x0                   	// #0
  41c1b8:	bl	402aa0 <lseek@plt>
  41c1bc:	cmn	x0, #0x1
  41c1c0:	b.eq	41c1e0 <__fxstatat@plt+0x190b0>  // b.none
  41c1c4:	ldr	x0, [sp, #24]
  41c1c8:	bl	4160f8 <__fxstatat@plt+0x12fc8>
  41c1cc:	cmp	w0, #0x0
  41c1d0:	b.eq	41c1e0 <__fxstatat@plt+0x190b0>  // b.none
  41c1d4:	bl	403070 <__errno_location@plt>
  41c1d8:	ldr	w0, [x0]
  41c1dc:	str	w0, [sp, #44]
  41c1e0:	ldr	x0, [sp, #24]
  41c1e4:	bl	402b10 <fclose@plt>
  41c1e8:	str	w0, [sp, #40]
  41c1ec:	ldr	w0, [sp, #44]
  41c1f0:	cmp	w0, #0x0
  41c1f4:	b.eq	41c210 <__fxstatat@plt+0x190e0>  // b.none
  41c1f8:	bl	403070 <__errno_location@plt>
  41c1fc:	mov	x1, x0
  41c200:	ldr	w0, [sp, #44]
  41c204:	str	w0, [x1]
  41c208:	mov	w0, #0xffffffff            	// #-1
  41c20c:	str	w0, [sp, #40]
  41c210:	ldr	w0, [sp, #40]
  41c214:	ldp	x29, x30, [sp], #48
  41c218:	ret
  41c21c:	stp	x29, x30, [sp, #-272]!
  41c220:	mov	x29, sp
  41c224:	str	w0, [sp, #28]
  41c228:	str	w1, [sp, #24]
  41c22c:	str	x2, [sp, #224]
  41c230:	str	x3, [sp, #232]
  41c234:	str	x4, [sp, #240]
  41c238:	str	x5, [sp, #248]
  41c23c:	str	x6, [sp, #256]
  41c240:	str	x7, [sp, #264]
  41c244:	str	q0, [sp, #96]
  41c248:	str	q1, [sp, #112]
  41c24c:	str	q2, [sp, #128]
  41c250:	str	q3, [sp, #144]
  41c254:	str	q4, [sp, #160]
  41c258:	str	q5, [sp, #176]
  41c25c:	str	q6, [sp, #192]
  41c260:	str	q7, [sp, #208]
  41c264:	mov	w0, #0xffffffff            	// #-1
  41c268:	str	w0, [sp, #92]
  41c26c:	add	x0, sp, #0x110
  41c270:	str	x0, [sp, #40]
  41c274:	add	x0, sp, #0x110
  41c278:	str	x0, [sp, #48]
  41c27c:	add	x0, sp, #0xe0
  41c280:	str	x0, [sp, #56]
  41c284:	mov	w0, #0xffffffd0            	// #-48
  41c288:	str	w0, [sp, #64]
  41c28c:	mov	w0, #0xffffff80            	// #-128
  41c290:	str	w0, [sp, #68]
  41c294:	ldr	w0, [sp, #24]
  41c298:	cmp	w0, #0x0
  41c29c:	b.eq	41c2b0 <__fxstatat@plt+0x19180>  // b.none
  41c2a0:	ldr	w0, [sp, #24]
  41c2a4:	cmp	w0, #0x406
  41c2a8:	b.eq	41c31c <__fxstatat@plt+0x191ec>  // b.none
  41c2ac:	b	41c388 <__fxstatat@plt+0x19258>
  41c2b0:	ldr	w1, [sp, #64]
  41c2b4:	ldr	x0, [sp, #40]
  41c2b8:	cmp	w1, #0x0
  41c2bc:	b.lt	41c2d0 <__fxstatat@plt+0x191a0>  // b.tstop
  41c2c0:	add	x1, x0, #0xb
  41c2c4:	and	x1, x1, #0xfffffffffffffff8
  41c2c8:	str	x1, [sp, #40]
  41c2cc:	b	41c300 <__fxstatat@plt+0x191d0>
  41c2d0:	add	w2, w1, #0x8
  41c2d4:	str	w2, [sp, #64]
  41c2d8:	ldr	w2, [sp, #64]
  41c2dc:	cmp	w2, #0x0
  41c2e0:	b.le	41c2f4 <__fxstatat@plt+0x191c4>
  41c2e4:	add	x1, x0, #0xb
  41c2e8:	and	x1, x1, #0xfffffffffffffff8
  41c2ec:	str	x1, [sp, #40]
  41c2f0:	b	41c300 <__fxstatat@plt+0x191d0>
  41c2f4:	ldr	x2, [sp, #48]
  41c2f8:	sxtw	x0, w1
  41c2fc:	add	x0, x2, x0
  41c300:	ldr	w0, [x0]
  41c304:	str	w0, [sp, #84]
  41c308:	ldr	w1, [sp, #84]
  41c30c:	ldr	w0, [sp, #28]
  41c310:	bl	41c558 <__fxstatat@plt+0x19428>
  41c314:	str	w0, [sp, #92]
  41c318:	b	41c54c <__fxstatat@plt+0x1941c>
  41c31c:	ldr	w1, [sp, #64]
  41c320:	ldr	x0, [sp, #40]
  41c324:	cmp	w1, #0x0
  41c328:	b.lt	41c33c <__fxstatat@plt+0x1920c>  // b.tstop
  41c32c:	add	x1, x0, #0xb
  41c330:	and	x1, x1, #0xfffffffffffffff8
  41c334:	str	x1, [sp, #40]
  41c338:	b	41c36c <__fxstatat@plt+0x1923c>
  41c33c:	add	w2, w1, #0x8
  41c340:	str	w2, [sp, #64]
  41c344:	ldr	w2, [sp, #64]
  41c348:	cmp	w2, #0x0
  41c34c:	b.le	41c360 <__fxstatat@plt+0x19230>
  41c350:	add	x1, x0, #0xb
  41c354:	and	x1, x1, #0xfffffffffffffff8
  41c358:	str	x1, [sp, #40]
  41c35c:	b	41c36c <__fxstatat@plt+0x1923c>
  41c360:	ldr	x2, [sp, #48]
  41c364:	sxtw	x0, w1
  41c368:	add	x0, x2, x0
  41c36c:	ldr	w0, [x0]
  41c370:	str	w0, [sp, #88]
  41c374:	ldr	w1, [sp, #88]
  41c378:	ldr	w0, [sp, #28]
  41c37c:	bl	41c588 <__fxstatat@plt+0x19458>
  41c380:	str	w0, [sp, #92]
  41c384:	b	41c54c <__fxstatat@plt+0x1941c>
  41c388:	ldr	w0, [sp, #24]
  41c38c:	cmp	w0, #0xb
  41c390:	b.gt	41c438 <__fxstatat@plt+0x19308>
  41c394:	ldr	w0, [sp, #24]
  41c398:	cmp	w0, #0x0
  41c39c:	b.ge	41c3f0 <__fxstatat@plt+0x192c0>  // b.tcont
  41c3a0:	b	41c4d8 <__fxstatat@plt+0x193a8>
  41c3a4:	ldr	w0, [sp, #24]
  41c3a8:	sub	w0, w0, #0x400
  41c3ac:	mov	x1, #0x1                   	// #1
  41c3b0:	lsl	x0, x1, x0
  41c3b4:	mov	x1, #0x2c5                 	// #709
  41c3b8:	and	x1, x0, x1
  41c3bc:	cmp	x1, #0x0
  41c3c0:	cset	w1, ne  // ne = any
  41c3c4:	and	w1, w1, #0xff
  41c3c8:	cmp	w1, #0x0
  41c3cc:	b.ne	41c468 <__fxstatat@plt+0x19338>  // b.any
  41c3d0:	mov	x1, #0x502                 	// #1282
  41c3d4:	and	x0, x0, x1
  41c3d8:	cmp	x0, #0x0
  41c3dc:	cset	w0, ne  // ne = any
  41c3e0:	and	w0, w0, #0xff
  41c3e4:	cmp	w0, #0x0
  41c3e8:	b.ne	41c454 <__fxstatat@plt+0x19324>  // b.any
  41c3ec:	b	41c4d8 <__fxstatat@plt+0x193a8>
  41c3f0:	ldr	w0, [sp, #24]
  41c3f4:	mov	x1, #0x1                   	// #1
  41c3f8:	lsl	x0, x1, x0
  41c3fc:	mov	x1, #0x515                 	// #1301
  41c400:	and	x1, x0, x1
  41c404:	cmp	x1, #0x0
  41c408:	cset	w1, ne  // ne = any
  41c40c:	and	w1, w1, #0xff
  41c410:	cmp	w1, #0x0
  41c414:	b.ne	41c468 <__fxstatat@plt+0x19338>  // b.any
  41c418:	mov	x1, #0xa0a                 	// #2570
  41c41c:	and	x0, x0, x1
  41c420:	cmp	x0, #0x0
  41c424:	cset	w0, ne  // ne = any
  41c428:	and	w0, w0, #0xff
  41c42c:	cmp	w0, #0x0
  41c430:	b.ne	41c454 <__fxstatat@plt+0x19324>  // b.any
  41c434:	b	41c4d8 <__fxstatat@plt+0x193a8>
  41c438:	ldr	w0, [sp, #24]
  41c43c:	cmp	w0, #0x40a
  41c440:	b.gt	41c4d8 <__fxstatat@plt+0x193a8>
  41c444:	ldr	w0, [sp, #24]
  41c448:	cmp	w0, #0x400
  41c44c:	b.ge	41c3a4 <__fxstatat@plt+0x19274>  // b.tcont
  41c450:	b	41c4d8 <__fxstatat@plt+0x193a8>
  41c454:	ldr	w1, [sp, #24]
  41c458:	ldr	w0, [sp, #28]
  41c45c:	bl	402f00 <fcntl@plt>
  41c460:	str	w0, [sp, #92]
  41c464:	b	41c548 <__fxstatat@plt+0x19418>
  41c468:	ldr	w1, [sp, #64]
  41c46c:	ldr	x0, [sp, #40]
  41c470:	cmp	w1, #0x0
  41c474:	b.lt	41c488 <__fxstatat@plt+0x19358>  // b.tstop
  41c478:	add	x1, x0, #0xb
  41c47c:	and	x1, x1, #0xfffffffffffffff8
  41c480:	str	x1, [sp, #40]
  41c484:	b	41c4b8 <__fxstatat@plt+0x19388>
  41c488:	add	w2, w1, #0x8
  41c48c:	str	w2, [sp, #64]
  41c490:	ldr	w2, [sp, #64]
  41c494:	cmp	w2, #0x0
  41c498:	b.le	41c4ac <__fxstatat@plt+0x1937c>
  41c49c:	add	x1, x0, #0xb
  41c4a0:	and	x1, x1, #0xfffffffffffffff8
  41c4a4:	str	x1, [sp, #40]
  41c4a8:	b	41c4b8 <__fxstatat@plt+0x19388>
  41c4ac:	ldr	x2, [sp, #48]
  41c4b0:	sxtw	x0, w1
  41c4b4:	add	x0, x2, x0
  41c4b8:	ldr	w0, [x0]
  41c4bc:	str	w0, [sp, #80]
  41c4c0:	ldr	w2, [sp, #80]
  41c4c4:	ldr	w1, [sp, #24]
  41c4c8:	ldr	w0, [sp, #28]
  41c4cc:	bl	402f00 <fcntl@plt>
  41c4d0:	str	w0, [sp, #92]
  41c4d4:	b	41c548 <__fxstatat@plt+0x19418>
  41c4d8:	ldr	w1, [sp, #64]
  41c4dc:	ldr	x0, [sp, #40]
  41c4e0:	cmp	w1, #0x0
  41c4e4:	b.lt	41c4f8 <__fxstatat@plt+0x193c8>  // b.tstop
  41c4e8:	add	x1, x0, #0xf
  41c4ec:	and	x1, x1, #0xfffffffffffffff8
  41c4f0:	str	x1, [sp, #40]
  41c4f4:	b	41c528 <__fxstatat@plt+0x193f8>
  41c4f8:	add	w2, w1, #0x8
  41c4fc:	str	w2, [sp, #64]
  41c500:	ldr	w2, [sp, #64]
  41c504:	cmp	w2, #0x0
  41c508:	b.le	41c51c <__fxstatat@plt+0x193ec>
  41c50c:	add	x1, x0, #0xf
  41c510:	and	x1, x1, #0xfffffffffffffff8
  41c514:	str	x1, [sp, #40]
  41c518:	b	41c528 <__fxstatat@plt+0x193f8>
  41c51c:	ldr	x2, [sp, #48]
  41c520:	sxtw	x0, w1
  41c524:	add	x0, x2, x0
  41c528:	ldr	x0, [x0]
  41c52c:	str	x0, [sp, #72]
  41c530:	ldr	x2, [sp, #72]
  41c534:	ldr	w1, [sp, #24]
  41c538:	ldr	w0, [sp, #28]
  41c53c:	bl	402f00 <fcntl@plt>
  41c540:	str	w0, [sp, #92]
  41c544:	nop
  41c548:	nop
  41c54c:	ldr	w0, [sp, #92]
  41c550:	ldp	x29, x30, [sp], #272
  41c554:	ret
  41c558:	stp	x29, x30, [sp, #-48]!
  41c55c:	mov	x29, sp
  41c560:	str	w0, [sp, #28]
  41c564:	str	w1, [sp, #24]
  41c568:	ldr	w2, [sp, #24]
  41c56c:	mov	w1, #0x0                   	// #0
  41c570:	ldr	w0, [sp, #28]
  41c574:	bl	402f00 <fcntl@plt>
  41c578:	str	w0, [sp, #44]
  41c57c:	ldr	w0, [sp, #44]
  41c580:	ldp	x29, x30, [sp], #48
  41c584:	ret
  41c588:	stp	x29, x30, [sp, #-48]!
  41c58c:	mov	x29, sp
  41c590:	str	w0, [sp, #28]
  41c594:	str	w1, [sp, #24]
  41c598:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41c59c:	add	x0, x0, #0xa9c
  41c5a0:	ldr	w0, [x0]
  41c5a4:	cmp	w0, #0x0
  41c5a8:	b.lt	41c620 <__fxstatat@plt+0x194f0>  // b.tstop
  41c5ac:	ldr	w2, [sp, #24]
  41c5b0:	mov	w1, #0x406                 	// #1030
  41c5b4:	ldr	w0, [sp, #28]
  41c5b8:	bl	402f00 <fcntl@plt>
  41c5bc:	str	w0, [sp, #44]
  41c5c0:	ldr	w0, [sp, #44]
  41c5c4:	cmp	w0, #0x0
  41c5c8:	b.ge	41c5dc <__fxstatat@plt+0x194ac>  // b.tcont
  41c5cc:	bl	403070 <__errno_location@plt>
  41c5d0:	ldr	w0, [x0]
  41c5d4:	cmp	w0, #0x16
  41c5d8:	b.eq	41c5f0 <__fxstatat@plt+0x194c0>  // b.none
  41c5dc:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41c5e0:	add	x0, x0, #0xa9c
  41c5e4:	mov	w1, #0x1                   	// #1
  41c5e8:	str	w1, [x0]
  41c5ec:	b	41c630 <__fxstatat@plt+0x19500>
  41c5f0:	ldr	w1, [sp, #24]
  41c5f4:	ldr	w0, [sp, #28]
  41c5f8:	bl	41c558 <__fxstatat@plt+0x19428>
  41c5fc:	str	w0, [sp, #44]
  41c600:	ldr	w0, [sp, #44]
  41c604:	cmp	w0, #0x0
  41c608:	b.lt	41c630 <__fxstatat@plt+0x19500>  // b.tstop
  41c60c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41c610:	add	x0, x0, #0xa9c
  41c614:	mov	w1, #0xffffffff            	// #-1
  41c618:	str	w1, [x0]
  41c61c:	b	41c630 <__fxstatat@plt+0x19500>
  41c620:	ldr	w1, [sp, #24]
  41c624:	ldr	w0, [sp, #28]
  41c628:	bl	41c558 <__fxstatat@plt+0x19428>
  41c62c:	str	w0, [sp, #44]
  41c630:	ldr	w0, [sp, #44]
  41c634:	cmp	w0, #0x0
  41c638:	b.lt	41c6b8 <__fxstatat@plt+0x19588>  // b.tstop
  41c63c:	adrp	x0, 434000 <__fxstatat@plt+0x30ed0>
  41c640:	add	x0, x0, #0xa9c
  41c644:	ldr	w0, [x0]
  41c648:	cmn	w0, #0x1
  41c64c:	b.ne	41c6b8 <__fxstatat@plt+0x19588>  // b.any
  41c650:	mov	w1, #0x1                   	// #1
  41c654:	ldr	w0, [sp, #44]
  41c658:	bl	402f00 <fcntl@plt>
  41c65c:	str	w0, [sp, #40]
  41c660:	ldr	w0, [sp, #40]
  41c664:	cmp	w0, #0x0
  41c668:	b.lt	41c68c <__fxstatat@plt+0x1955c>  // b.tstop
  41c66c:	ldr	w0, [sp, #40]
  41c670:	orr	w0, w0, #0x1
  41c674:	mov	w2, w0
  41c678:	mov	w1, #0x2                   	// #2
  41c67c:	ldr	w0, [sp, #44]
  41c680:	bl	402f00 <fcntl@plt>
  41c684:	cmn	w0, #0x1
  41c688:	b.ne	41c6b8 <__fxstatat@plt+0x19588>  // b.any
  41c68c:	bl	403070 <__errno_location@plt>
  41c690:	ldr	w0, [x0]
  41c694:	str	w0, [sp, #36]
  41c698:	ldr	w0, [sp, #44]
  41c69c:	bl	402cd0 <close@plt>
  41c6a0:	bl	403070 <__errno_location@plt>
  41c6a4:	mov	x1, x0
  41c6a8:	ldr	w0, [sp, #36]
  41c6ac:	str	w0, [x1]
  41c6b0:	mov	w0, #0xffffffff            	// #-1
  41c6b4:	str	w0, [sp, #44]
  41c6b8:	ldr	w0, [sp, #44]
  41c6bc:	ldp	x29, x30, [sp], #48
  41c6c0:	ret
  41c6c4:	sub	sp, sp, #0x10
  41c6c8:	str	w0, [sp, #12]
  41c6cc:	ldr	w0, [sp, #12]
  41c6d0:	cmp	w0, #0x5f
  41c6d4:	b.eq	41c730 <__fxstatat@plt+0x19600>  // b.none
  41c6d8:	ldr	w0, [sp, #12]
  41c6dc:	cmp	w0, #0x5f
  41c6e0:	b.gt	41c738 <__fxstatat@plt+0x19608>
  41c6e4:	ldr	w0, [sp, #12]
  41c6e8:	cmp	w0, #0x26
  41c6ec:	b.eq	41c728 <__fxstatat@plt+0x195f8>  // b.none
  41c6f0:	ldr	w0, [sp, #12]
  41c6f4:	cmp	w0, #0x26
  41c6f8:	b.gt	41c738 <__fxstatat@plt+0x19608>
  41c6fc:	ldr	w0, [sp, #12]
  41c700:	cmp	w0, #0x10
  41c704:	b.eq	41c718 <__fxstatat@plt+0x195e8>  // b.none
  41c708:	ldr	w0, [sp, #12]
  41c70c:	cmp	w0, #0x16
  41c710:	b.eq	41c720 <__fxstatat@plt+0x195f0>  // b.none
  41c714:	b	41c738 <__fxstatat@plt+0x19608>
  41c718:	mov	w0, #0x0                   	// #0
  41c71c:	b	41c73c <__fxstatat@plt+0x1960c>
  41c720:	mov	w0, #0x0                   	// #0
  41c724:	b	41c73c <__fxstatat@plt+0x1960c>
  41c728:	mov	w0, #0x0                   	// #0
  41c72c:	b	41c73c <__fxstatat@plt+0x1960c>
  41c730:	mov	w0, #0x0                   	// #0
  41c734:	b	41c73c <__fxstatat@plt+0x1960c>
  41c738:	mov	w0, #0x1                   	// #1
  41c73c:	add	sp, sp, #0x10
  41c740:	ret
  41c744:	sub	sp, sp, #0x10
  41c748:	str	w0, [sp, #12]
  41c74c:	ldr	w0, [sp, #12]
  41c750:	cmp	w0, #0x7a
  41c754:	b.gt	41c798 <__fxstatat@plt+0x19668>
  41c758:	ldr	w0, [sp, #12]
  41c75c:	cmp	w0, #0x61
  41c760:	b.ge	41c790 <__fxstatat@plt+0x19660>  // b.tcont
  41c764:	ldr	w0, [sp, #12]
  41c768:	cmp	w0, #0x39
  41c76c:	b.gt	41c780 <__fxstatat@plt+0x19650>
  41c770:	ldr	w0, [sp, #12]
  41c774:	cmp	w0, #0x30
  41c778:	b.ge	41c790 <__fxstatat@plt+0x19660>  // b.tcont
  41c77c:	b	41c798 <__fxstatat@plt+0x19668>
  41c780:	ldr	w0, [sp, #12]
  41c784:	sub	w0, w0, #0x41
  41c788:	cmp	w0, #0x19
  41c78c:	b.hi	41c798 <__fxstatat@plt+0x19668>  // b.pmore
  41c790:	mov	w0, #0x1                   	// #1
  41c794:	b	41c79c <__fxstatat@plt+0x1966c>
  41c798:	mov	w0, #0x0                   	// #0
  41c79c:	add	sp, sp, #0x10
  41c7a0:	ret
  41c7a4:	sub	sp, sp, #0x10
  41c7a8:	str	w0, [sp, #12]
  41c7ac:	ldr	w0, [sp, #12]
  41c7b0:	cmp	w0, #0x5a
  41c7b4:	b.gt	41c7c8 <__fxstatat@plt+0x19698>
  41c7b8:	ldr	w0, [sp, #12]
  41c7bc:	cmp	w0, #0x41
  41c7c0:	b.ge	41c7d8 <__fxstatat@plt+0x196a8>  // b.tcont
  41c7c4:	b	41c7e0 <__fxstatat@plt+0x196b0>
  41c7c8:	ldr	w0, [sp, #12]
  41c7cc:	sub	w0, w0, #0x61
  41c7d0:	cmp	w0, #0x19
  41c7d4:	b.hi	41c7e0 <__fxstatat@plt+0x196b0>  // b.pmore
  41c7d8:	mov	w0, #0x1                   	// #1
  41c7dc:	b	41c7e4 <__fxstatat@plt+0x196b4>
  41c7e0:	mov	w0, #0x0                   	// #0
  41c7e4:	add	sp, sp, #0x10
  41c7e8:	ret
  41c7ec:	sub	sp, sp, #0x10
  41c7f0:	str	w0, [sp, #12]
  41c7f4:	ldr	w0, [sp, #12]
  41c7f8:	cmp	w0, #0x7f
  41c7fc:	b.hi	41c808 <__fxstatat@plt+0x196d8>  // b.pmore
  41c800:	mov	w0, #0x1                   	// #1
  41c804:	b	41c80c <__fxstatat@plt+0x196dc>
  41c808:	mov	w0, #0x0                   	// #0
  41c80c:	add	sp, sp, #0x10
  41c810:	ret
  41c814:	sub	sp, sp, #0x10
  41c818:	str	w0, [sp, #12]
  41c81c:	ldr	w0, [sp, #12]
  41c820:	cmp	w0, #0x20
  41c824:	b.eq	41c834 <__fxstatat@plt+0x19704>  // b.none
  41c828:	ldr	w0, [sp, #12]
  41c82c:	cmp	w0, #0x9
  41c830:	b.ne	41c83c <__fxstatat@plt+0x1970c>  // b.any
  41c834:	mov	w0, #0x1                   	// #1
  41c838:	b	41c840 <__fxstatat@plt+0x19710>
  41c83c:	mov	w0, #0x0                   	// #0
  41c840:	and	w0, w0, #0x1
  41c844:	and	w0, w0, #0xff
  41c848:	add	sp, sp, #0x10
  41c84c:	ret
  41c850:	sub	sp, sp, #0x10
  41c854:	str	w0, [sp, #12]
  41c858:	ldr	w0, [sp, #12]
  41c85c:	cmp	w0, #0x1f
  41c860:	b.gt	41c874 <__fxstatat@plt+0x19744>
  41c864:	ldr	w0, [sp, #12]
  41c868:	cmp	w0, #0x0
  41c86c:	b.ge	41c880 <__fxstatat@plt+0x19750>  // b.tcont
  41c870:	b	41c888 <__fxstatat@plt+0x19758>
  41c874:	ldr	w0, [sp, #12]
  41c878:	cmp	w0, #0x7f
  41c87c:	b.ne	41c888 <__fxstatat@plt+0x19758>  // b.any
  41c880:	mov	w0, #0x1                   	// #1
  41c884:	b	41c88c <__fxstatat@plt+0x1975c>
  41c888:	mov	w0, #0x0                   	// #0
  41c88c:	add	sp, sp, #0x10
  41c890:	ret
  41c894:	sub	sp, sp, #0x10
  41c898:	str	w0, [sp, #12]
  41c89c:	ldr	w0, [sp, #12]
  41c8a0:	sub	w0, w0, #0x30
  41c8a4:	cmp	w0, #0x9
  41c8a8:	b.hi	41c8b4 <__fxstatat@plt+0x19784>  // b.pmore
  41c8ac:	mov	w0, #0x1                   	// #1
  41c8b0:	b	41c8b8 <__fxstatat@plt+0x19788>
  41c8b4:	mov	w0, #0x0                   	// #0
  41c8b8:	add	sp, sp, #0x10
  41c8bc:	ret
  41c8c0:	sub	sp, sp, #0x10
  41c8c4:	str	w0, [sp, #12]
  41c8c8:	ldr	w0, [sp, #12]
  41c8cc:	sub	w0, w0, #0x21
  41c8d0:	cmp	w0, #0x5d
  41c8d4:	b.hi	41c8e0 <__fxstatat@plt+0x197b0>  // b.pmore
  41c8d8:	mov	w0, #0x1                   	// #1
  41c8dc:	b	41c8e4 <__fxstatat@plt+0x197b4>
  41c8e0:	mov	w0, #0x0                   	// #0
  41c8e4:	add	sp, sp, #0x10
  41c8e8:	ret
  41c8ec:	sub	sp, sp, #0x10
  41c8f0:	str	w0, [sp, #12]
  41c8f4:	ldr	w0, [sp, #12]
  41c8f8:	sub	w0, w0, #0x61
  41c8fc:	cmp	w0, #0x19
  41c900:	b.hi	41c90c <__fxstatat@plt+0x197dc>  // b.pmore
  41c904:	mov	w0, #0x1                   	// #1
  41c908:	b	41c910 <__fxstatat@plt+0x197e0>
  41c90c:	mov	w0, #0x0                   	// #0
  41c910:	add	sp, sp, #0x10
  41c914:	ret
  41c918:	sub	sp, sp, #0x10
  41c91c:	str	w0, [sp, #12]
  41c920:	ldr	w0, [sp, #12]
  41c924:	sub	w0, w0, #0x20
  41c928:	cmp	w0, #0x5e
  41c92c:	b.hi	41c938 <__fxstatat@plt+0x19808>  // b.pmore
  41c930:	mov	w0, #0x1                   	// #1
  41c934:	b	41c93c <__fxstatat@plt+0x1980c>
  41c938:	mov	w0, #0x0                   	// #0
  41c93c:	add	sp, sp, #0x10
  41c940:	ret
  41c944:	sub	sp, sp, #0x10
  41c948:	str	w0, [sp, #12]
  41c94c:	ldr	w0, [sp, #12]
  41c950:	cmp	w0, #0x7e
  41c954:	b.gt	41c9b0 <__fxstatat@plt+0x19880>
  41c958:	ldr	w0, [sp, #12]
  41c95c:	cmp	w0, #0x7b
  41c960:	b.ge	41c9a8 <__fxstatat@plt+0x19878>  // b.tcont
  41c964:	ldr	w0, [sp, #12]
  41c968:	cmp	w0, #0x60
  41c96c:	b.gt	41c9b0 <__fxstatat@plt+0x19880>
  41c970:	ldr	w0, [sp, #12]
  41c974:	cmp	w0, #0x5b
  41c978:	b.ge	41c9a8 <__fxstatat@plt+0x19878>  // b.tcont
  41c97c:	ldr	w0, [sp, #12]
  41c980:	cmp	w0, #0x2f
  41c984:	b.gt	41c998 <__fxstatat@plt+0x19868>
  41c988:	ldr	w0, [sp, #12]
  41c98c:	cmp	w0, #0x21
  41c990:	b.ge	41c9a8 <__fxstatat@plt+0x19878>  // b.tcont
  41c994:	b	41c9b0 <__fxstatat@plt+0x19880>
  41c998:	ldr	w0, [sp, #12]
  41c99c:	sub	w0, w0, #0x3a
  41c9a0:	cmp	w0, #0x6
  41c9a4:	b.hi	41c9b0 <__fxstatat@plt+0x19880>  // b.pmore
  41c9a8:	mov	w0, #0x1                   	// #1
  41c9ac:	b	41c9b4 <__fxstatat@plt+0x19884>
  41c9b0:	mov	w0, #0x0                   	// #0
  41c9b4:	add	sp, sp, #0x10
  41c9b8:	ret
  41c9bc:	sub	sp, sp, #0x10
  41c9c0:	str	w0, [sp, #12]
  41c9c4:	ldr	w0, [sp, #12]
  41c9c8:	cmp	w0, #0xd
  41c9cc:	b.gt	41c9e0 <__fxstatat@plt+0x198b0>
  41c9d0:	ldr	w0, [sp, #12]
  41c9d4:	cmp	w0, #0x9
  41c9d8:	b.ge	41c9ec <__fxstatat@plt+0x198bc>  // b.tcont
  41c9dc:	b	41c9f4 <__fxstatat@plt+0x198c4>
  41c9e0:	ldr	w0, [sp, #12]
  41c9e4:	cmp	w0, #0x20
  41c9e8:	b.ne	41c9f4 <__fxstatat@plt+0x198c4>  // b.any
  41c9ec:	mov	w0, #0x1                   	// #1
  41c9f0:	b	41c9f8 <__fxstatat@plt+0x198c8>
  41c9f4:	mov	w0, #0x0                   	// #0
  41c9f8:	add	sp, sp, #0x10
  41c9fc:	ret
  41ca00:	sub	sp, sp, #0x10
  41ca04:	str	w0, [sp, #12]
  41ca08:	ldr	w0, [sp, #12]
  41ca0c:	sub	w0, w0, #0x41
  41ca10:	cmp	w0, #0x19
  41ca14:	b.hi	41ca20 <__fxstatat@plt+0x198f0>  // b.pmore
  41ca18:	mov	w0, #0x1                   	// #1
  41ca1c:	b	41ca24 <__fxstatat@plt+0x198f4>
  41ca20:	mov	w0, #0x0                   	// #0
  41ca24:	add	sp, sp, #0x10
  41ca28:	ret
  41ca2c:	sub	sp, sp, #0x10
  41ca30:	str	w0, [sp, #12]
  41ca34:	ldr	w0, [sp, #12]
  41ca38:	sub	w0, w0, #0x30
  41ca3c:	cmp	w0, #0x36
  41ca40:	cset	w1, hi  // hi = pmore
  41ca44:	and	w1, w1, #0xff
  41ca48:	cmp	w1, #0x0
  41ca4c:	b.ne	41ca80 <__fxstatat@plt+0x19950>  // b.any
  41ca50:	mov	x1, #0x1                   	// #1
  41ca54:	lsl	x1, x1, x0
  41ca58:	mov	x0, #0x7e0000007e0000      	// #35465847073800192
  41ca5c:	movk	x0, #0x3ff
  41ca60:	and	x0, x1, x0
  41ca64:	cmp	x0, #0x0
  41ca68:	cset	w0, ne  // ne = any
  41ca6c:	and	w0, w0, #0xff
  41ca70:	cmp	w0, #0x0
  41ca74:	b.eq	41ca80 <__fxstatat@plt+0x19950>  // b.none
  41ca78:	mov	w0, #0x1                   	// #1
  41ca7c:	b	41ca84 <__fxstatat@plt+0x19954>
  41ca80:	mov	w0, #0x0                   	// #0
  41ca84:	add	sp, sp, #0x10
  41ca88:	ret
  41ca8c:	sub	sp, sp, #0x10
  41ca90:	str	w0, [sp, #12]
  41ca94:	ldr	w0, [sp, #12]
  41ca98:	sub	w0, w0, #0x41
  41ca9c:	cmp	w0, #0x19
  41caa0:	b.hi	41cab0 <__fxstatat@plt+0x19980>  // b.pmore
  41caa4:	ldr	w0, [sp, #12]
  41caa8:	add	w0, w0, #0x20
  41caac:	b	41cab4 <__fxstatat@plt+0x19984>
  41cab0:	ldr	w0, [sp, #12]
  41cab4:	add	sp, sp, #0x10
  41cab8:	ret
  41cabc:	sub	sp, sp, #0x10
  41cac0:	str	w0, [sp, #12]
  41cac4:	ldr	w0, [sp, #12]
  41cac8:	sub	w0, w0, #0x61
  41cacc:	cmp	w0, #0x19
  41cad0:	b.hi	41cae0 <__fxstatat@plt+0x199b0>  // b.pmore
  41cad4:	ldr	w0, [sp, #12]
  41cad8:	sub	w0, w0, #0x20
  41cadc:	b	41cae4 <__fxstatat@plt+0x199b4>
  41cae0:	ldr	w0, [sp, #12]
  41cae4:	add	sp, sp, #0x10
  41cae8:	ret
  41caec:	stp	x29, x30, [sp, #-64]!
  41caf0:	mov	x29, sp
  41caf4:	str	x0, [sp, #24]
  41caf8:	str	x1, [sp, #16]
  41cafc:	ldr	x1, [sp, #16]
  41cb00:	ldr	x0, [sp, #24]
  41cb04:	bl	402b40 <fopen@plt>
  41cb08:	str	x0, [sp, #56]
  41cb0c:	ldr	x0, [sp, #56]
  41cb10:	cmp	x0, #0x0
  41cb14:	b.eq	41cbd8 <__fxstatat@plt+0x19aa8>  // b.none
  41cb18:	ldr	x0, [sp, #56]
  41cb1c:	bl	402ae0 <fileno@plt>
  41cb20:	str	w0, [sp, #52]
  41cb24:	ldr	w0, [sp, #52]
  41cb28:	cmp	w0, #0x0
  41cb2c:	b.lt	41cbd8 <__fxstatat@plt+0x19aa8>  // b.tstop
  41cb30:	ldr	w0, [sp, #52]
  41cb34:	cmp	w0, #0x2
  41cb38:	b.gt	41cbd8 <__fxstatat@plt+0x19aa8>
  41cb3c:	ldr	w0, [sp, #52]
  41cb40:	bl	41c068 <__fxstatat@plt+0x18f38>
  41cb44:	str	w0, [sp, #48]
  41cb48:	ldr	w0, [sp, #48]
  41cb4c:	cmp	w0, #0x0
  41cb50:	b.ge	41cb80 <__fxstatat@plt+0x19a50>  // b.tcont
  41cb54:	bl	403070 <__errno_location@plt>
  41cb58:	ldr	w0, [x0]
  41cb5c:	str	w0, [sp, #40]
  41cb60:	ldr	x0, [sp, #56]
  41cb64:	bl	41c160 <__fxstatat@plt+0x19030>
  41cb68:	bl	403070 <__errno_location@plt>
  41cb6c:	mov	x1, x0
  41cb70:	ldr	w0, [sp, #40]
  41cb74:	str	w0, [x1]
  41cb78:	mov	x0, #0x0                   	// #0
  41cb7c:	b	41cbdc <__fxstatat@plt+0x19aac>
  41cb80:	ldr	x0, [sp, #56]
  41cb84:	bl	41c160 <__fxstatat@plt+0x19030>
  41cb88:	cmp	w0, #0x0
  41cb8c:	b.ne	41cbac <__fxstatat@plt+0x19a7c>  // b.any
  41cb90:	ldr	x1, [sp, #16]
  41cb94:	ldr	w0, [sp, #48]
  41cb98:	bl	402c10 <fdopen@plt>
  41cb9c:	str	x0, [sp, #56]
  41cba0:	ldr	x0, [sp, #56]
  41cba4:	cmp	x0, #0x0
  41cba8:	b.ne	41cbd8 <__fxstatat@plt+0x19aa8>  // b.any
  41cbac:	bl	403070 <__errno_location@plt>
  41cbb0:	ldr	w0, [x0]
  41cbb4:	str	w0, [sp, #44]
  41cbb8:	ldr	w0, [sp, #48]
  41cbbc:	bl	402cd0 <close@plt>
  41cbc0:	bl	403070 <__errno_location@plt>
  41cbc4:	mov	x1, x0
  41cbc8:	ldr	w0, [sp, #44]
  41cbcc:	str	w0, [x1]
  41cbd0:	mov	x0, #0x0                   	// #0
  41cbd4:	b	41cbdc <__fxstatat@plt+0x19aac>
  41cbd8:	ldr	x0, [sp, #56]
  41cbdc:	ldp	x29, x30, [sp], #64
  41cbe0:	ret
  41cbe4:	nop
  41cbe8:	stp	x29, x30, [sp, #-64]!
  41cbec:	mov	x29, sp
  41cbf0:	stp	x19, x20, [sp, #16]
  41cbf4:	adrp	x20, 433000 <__fxstatat@plt+0x2fed0>
  41cbf8:	add	x20, x20, #0xdd0
  41cbfc:	stp	x21, x22, [sp, #32]
  41cc00:	adrp	x21, 433000 <__fxstatat@plt+0x2fed0>
  41cc04:	add	x21, x21, #0xdc8
  41cc08:	sub	x20, x20, x21
  41cc0c:	mov	w22, w0
  41cc10:	stp	x23, x24, [sp, #48]
  41cc14:	mov	x23, x1
  41cc18:	mov	x24, x2
  41cc1c:	bl	4028d0 <mbrtowc@plt-0x40>
  41cc20:	cmp	xzr, x20, asr #3
  41cc24:	b.eq	41cc50 <__fxstatat@plt+0x19b20>  // b.none
  41cc28:	asr	x20, x20, #3
  41cc2c:	mov	x19, #0x0                   	// #0
  41cc30:	ldr	x3, [x21, x19, lsl #3]
  41cc34:	mov	x2, x24
  41cc38:	add	x19, x19, #0x1
  41cc3c:	mov	x1, x23
  41cc40:	mov	w0, w22
  41cc44:	blr	x3
  41cc48:	cmp	x20, x19
  41cc4c:	b.ne	41cc30 <__fxstatat@plt+0x19b00>  // b.any
  41cc50:	ldp	x19, x20, [sp, #16]
  41cc54:	ldp	x21, x22, [sp, #32]
  41cc58:	ldp	x23, x24, [sp, #48]
  41cc5c:	ldp	x29, x30, [sp], #64
  41cc60:	ret
  41cc64:	nop
  41cc68:	ret
  41cc6c:	nop
  41cc70:	adrp	x2, 434000 <__fxstatat@plt+0x30ed0>
  41cc74:	mov	x1, #0x0                   	// #0
  41cc78:	ldr	x2, [x2, #1056]
  41cc7c:	b	402a30 <__cxa_atexit@plt>
  41cc80:	mov	x2, x1
  41cc84:	mov	x1, x0
  41cc88:	mov	w0, #0x0                   	// #0
  41cc8c:	b	403090 <__xstat@plt>
  41cc90:	mov	x2, x1
  41cc94:	mov	w1, w0
  41cc98:	mov	w0, #0x0                   	// #0
  41cc9c:	b	402fa0 <__fxstat@plt>
  41cca0:	mov	x2, x1
  41cca4:	mov	x1, x0
  41cca8:	mov	w0, #0x0                   	// #0
  41ccac:	b	402f60 <__lxstat@plt>
  41ccb0:	mov	x4, x1
  41ccb4:	mov	x5, x2
  41ccb8:	mov	w1, w0
  41ccbc:	mov	x2, x4
  41ccc0:	mov	w0, #0x0                   	// #0
  41ccc4:	mov	w4, w3
  41ccc8:	mov	x3, x5
  41cccc:	b	403130 <__fxstatat@plt>
  41ccd0:	stp	x29, x30, [sp, #-32]!
  41ccd4:	mov	w4, w1
  41ccd8:	mov	x1, x0
  41ccdc:	mov	x29, sp
  41cce0:	add	x3, sp, #0x18
  41cce4:	mov	w0, #0x0                   	// #0
  41cce8:	str	x2, [sp, #24]
  41ccec:	mov	w2, w4
  41ccf0:	bl	4029d0 <__xmknod@plt>
  41ccf4:	ldp	x29, x30, [sp], #32
  41ccf8:	ret

Disassembly of section .fini:

000000000041ccfc <.fini>:
  41ccfc:	stp	x29, x30, [sp, #-16]!
  41cd00:	mov	x29, sp
  41cd04:	ldp	x29, x30, [sp], #16
  41cd08:	ret
