$comment
	File created using the following command:
		vcd file lab3.msim.vcd -direction
$end
$date
	Sat Sep 30 19:59:38 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab3_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 4 " d [3:0] $end
$var reg 1 # load $end
$var wire 1 $ cout $end
$var wire 1 % q [3] $end
$var wire 1 & q [2] $end
$var wire 1 ' q [1] $end
$var wire 1 ( q [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 cout~output_o $end
$var wire 1 1 q[3]~output_o $end
$var wire 1 2 q[2]~output_o $end
$var wire 1 3 q[1]~output_o $end
$var wire 1 4 q[0]~output_o $end
$var wire 1 5 clk~input_o $end
$var wire 1 6 inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 7 d[0]~input_o $end
$var wire 1 8 load~input_o $end
$var wire 1 9 inst1~q $end
$var wire 1 : inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 ; inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 < d[1]~input_o $end
$var wire 1 = inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 > inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 ? d[2]~input_o $end
$var wire 1 @ inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 A inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 B d[3]~input_o $end
$var wire 1 C inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 D inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout $end
$var wire 1 E inst4~q $end
$var wire 1 F inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 G inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 H inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 I inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 J inst2 [3] $end
$var wire 1 K inst2 [2] $end
$var wire 1 L inst2 [1] $end
$var wire 1 M inst2 [0] $end
$var wire 1 N inst3 [3] $end
$var wire 1 O inst3 [2] $end
$var wire 1 P inst3 [1] $end
$var wire 1 Q inst3 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1010 "
0#
0$
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
1<
1=
0>
0?
0@
0A
1B
1C
0D
0E
0I
0H
0G
0F
0M
0L
0K
0J
0Q
0P
0O
0N
$end
#10000
1!
15
0)
1J
1L
1I
1:
06
1;
#20000
0!
05
1)
#30000
1!
15
0)
1H
0I
1Q
0=
0;
0:
16
14
1(
1>
1=
1;
0>
#40000
0!
05
1)
#50000
1!
15
0)
1I
0Q
1P
1:
06
04
13
0(
1'
0=
0;
1>
#60000
0!
05
1)
#70000
1!
15
0)
1G
0H
0I
1Q
1@
0>
1=
1;
0:
16
14
1(
1A
0@
1>
0;
0A
#80000
0!
05
1)
#90000
1!
15
0)
1I
0Q
0P
1O
1:
06
04
03
12
0(
0'
1&
1;
#100000
0!
05
1)
#110000
1!
15
0)
1H
0I
1Q
0=
0;
0:
16
14
1(
1@
0>
1=
1;
1A
0@
1>
0A
#120000
0!
05
1)
#130000
1!
15
0)
1I
0Q
1P
1:
06
04
13
0(
1'
0=
0;
1@
0>
1A
#140000
0!
05
1)
#150000
1!
15
0)
1F
0G
0H
0I
1Q
0C
0A
0@
1>
1=
1;
0:
16
14
1(
1D
1C
1A
0>
0;
0D
#160000
0!
05
1)
#170000
1!
15
0)
1I
0Q
0P
0O
1N
1:
06
04
03
02
11
0(
0'
0&
1%
1;
#180000
0!
05
1)
#190000
1!
15
0)
1H
0I
1Q
0=
0;
0:
16
14
1(
1>
1=
1;
0>
#200000
0!
05
1)
#210000
1!
15
0)
1I
0Q
1P
1:
06
04
13
0(
1'
0=
0;
1>
#220000
0!
05
1)
#230000
1!
15
0)
1G
0H
0I
1Q
1@
0>
1=
1;
0:
16
14
1(
0C
0A
0@
1>
0;
1D
1C
1A
0D
#240000
0!
05
1)
#250000
1!
15
0)
1I
0Q
0P
1O
1:
06
04
03
12
0(
0'
1&
1;
#260000
0!
05
1)
#270000
1!
15
0)
1H
0I
1Q
0=
0;
0:
16
14
1(
1@
0>
1=
1;
0C
0A
0@
1>
1D
1C
1A
0D
#280000
0!
05
1)
#290000
1!
15
0)
1I
0Q
1P
1:
06
04
13
0(
1'
0=
0;
1@
0>
0C
0A
1D
#300000
0!
05
1)
#310000
1!
15
0)
0F
0G
0H
0I
1Q
1E
1C
1A
0@
1>
1=
1;
0:
16
14
10
1(
1$
0D
0A
0>
0;
#320000
0!
05
1)
#330000
1!
15
0)
1I
0Q
0P
0O
0N
0E
1:
06
04
03
02
01
00
0(
0'
0&
0%
0$
1;
#340000
0!
05
1)
#350000
1!
15
0)
1H
0I
1Q
0=
0;
0:
16
14
1(
1>
1=
1;
0>
#360000
0!
05
1)
#370000
1!
15
0)
1I
0Q
1P
1:
06
04
13
0(
1'
0=
0;
1>
#380000
0!
05
1)
#390000
1!
15
0)
1G
0H
0I
1Q
1@
0>
1=
1;
0:
16
14
1(
1A
0@
1>
0;
0A
#400000
1#
0!
18
05
1)
#410000
1!
15
0)
1I
19
0Q
0P
1O
1:
06
04
03
12
0(
0'
1&
1;
#420000
0#
0!
08
05
1)
#430000
1!
15
0)
1F
0G
1H
0I
09
1Q
1A
0>
0=
0;
0:
16
14
1(
1>
1=
1;
0>
#440000
0!
05
1)
#450000
1!
15
0)
1I
0Q
1P
0O
1N
1:
06
04
13
02
11
0(
1'
0&
1%
0=
0;
1>
#460000
0!
05
1)
#470000
1!
15
0)
1G
0H
0I
1Q
1@
0>
1=
1;
0:
16
14
1(
0C
0A
0@
1>
0;
1D
1C
1A
0D
#480000
0!
05
1)
#490000
1!
15
0)
1I
0Q
0P
1O
1:
06
04
03
12
0(
0'
1&
1;
#500000
0!
05
1)
#510000
1!
15
0)
1H
0I
1Q
0=
0;
0:
16
14
1(
1@
0>
1=
1;
0C
0A
0@
1>
1D
1C
1A
0D
#520000
0!
05
1)
#530000
1!
15
0)
1I
0Q
1P
1:
06
04
13
0(
1'
0=
0;
1@
0>
0C
0A
1D
#540000
0!
05
1)
#550000
1!
15
0)
0F
0G
0H
0I
1Q
1E
1C
1A
0@
1>
1=
1;
0:
16
14
10
1(
1$
0D
0A
0>
0;
#560000
0!
05
1)
#570000
1!
15
0)
1I
0Q
0P
0O
0N
0E
1:
06
04
03
02
01
00
0(
0'
0&
0%
0$
1;
#580000
0!
05
1)
#590000
1!
15
0)
1H
0I
1Q
0=
0;
0:
16
14
1(
1>
1=
1;
0>
#600000
