{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 19:38:48 2013 " "Info: Processing started: Thu Aug 22 19:38:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FairyTales -c FairyTales " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FairyTales -c FairyTales" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FairyTales EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"FairyTales\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 Cyclone IV E PLL " "Warning: Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] -108.0 degrees -105.0 degrees " "Warning: Can't achieve requested value -108.0 degrees for clock output sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] of parameter phase shift -- achieved value of -105.0 degrees" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] 2 1 -105 -2917 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -105 degrees (-2917 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] 4 5 0 0 " "Info: Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] port" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51014 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51016 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51018 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51020 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 51022 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_MAX_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rWR2_MAX_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR2_ADDR\[7\]~latch\|combout " "Warning: Node \"u7\|rWR2_ADDR\[7\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[7\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[7\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_MAX_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rRD2_MAX_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD2_ADDR\[7\]~latch\|combout " "Warning: Node \"u7\|rRD2_ADDR\[7\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[7\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[7\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u1\|icon_number\[0\]\|combout " "Warning: Node \"u1\|icon_number\[0\]\|combout\" is a latch" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u1\|icon_number\[1\]\|combout " "Warning: Node \"u1\|icon_number\[1\]\|combout\" is a latch" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u1\|icon_number\[2\]\|combout " "Warning: Node \"u1\|icon_number\[2\]\|combout\" is a latch" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u1\|icon_number\[3\]\|combout " "Warning: Node \"u1\|icon_number\[3\]\|combout\" is a latch" {  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rRD1_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rRD1_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rWR1_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[22\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[22\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rWR1_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[21\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[21\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[20\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[20\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[19\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[19\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[18\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[18\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[17\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[17\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[16\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[16\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[15\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[15\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[14\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[14\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[13\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[13\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[12\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[12\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[11\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[11\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[10\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[10\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rRD1_MAX_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rRD1_MAX_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[9\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[9\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "u7\|rWR1_MAX_ADDR\[8\]~latch\|combout " "Warning: Node \"u7\|rWR1_MAX_ADDR\[8\]~latch\|combout\" is a latch" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 478 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dih1 " "Info: Entity dcfifo_dih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lhh1 " "Info: Entity dcfifo_lhh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FairyTales.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'FairyTales.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~10  from: cin  to: combout " "Info: Cell: u1\|Add21~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~10  from: datab  to: combout " "Info: Cell: u1\|Add21~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~12  from: cin  to: combout " "Info: Cell: u1\|Add21~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~12  from: datab  to: combout " "Info: Cell: u1\|Add21~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~14  from: cin  to: combout " "Info: Cell: u1\|Add21~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~14  from: datab  to: combout " "Info: Cell: u1\|Add21~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~16  from: cin  to: combout " "Info: Cell: u1\|Add21~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~16  from: datab  to: combout " "Info: Cell: u1\|Add21~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~18  from: cin  to: combout " "Info: Cell: u1\|Add21~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~18  from: datab  to: combout " "Info: Cell: u1\|Add21~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~20  from: cin  to: combout " "Info: Cell: u1\|Add21~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~20  from: datab  to: combout " "Info: Cell: u1\|Add21~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~22  from: cin  to: combout " "Info: Cell: u1\|Add21~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~22  from: datab  to: combout " "Info: Cell: u1\|Add21~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~24  from: cin  to: combout " "Info: Cell: u1\|Add21~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~24  from: datab  to: combout " "Info: Cell: u1\|Add21~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~26  from: cin  to: combout " "Info: Cell: u1\|Add21~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~26  from: datab  to: combout " "Info: Cell: u1\|Add21~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~28  from: cin  to: combout " "Info: Cell: u1\|Add21~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~28  from: datab  to: combout " "Info: Cell: u1\|Add21~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~2  from: cin  to: combout " "Info: Cell: u1\|Add21~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~30  from: cin  to: combout " "Info: Cell: u1\|Add21~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~30  from: datab  to: combout " "Info: Cell: u1\|Add21~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~32  from: cin  to: combout " "Info: Cell: u1\|Add21~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~32  from: datab  to: combout " "Info: Cell: u1\|Add21~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~34  from: cin  to: combout " "Info: Cell: u1\|Add21~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~34  from: datab  to: combout " "Info: Cell: u1\|Add21~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~36  from: cin  to: combout " "Info: Cell: u1\|Add21~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~36  from: datab  to: combout " "Info: Cell: u1\|Add21~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~38  from: cin  to: combout " "Info: Cell: u1\|Add21~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~38  from: datab  to: combout " "Info: Cell: u1\|Add21~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~40  from: cin  to: combout " "Info: Cell: u1\|Add21~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~40  from: datab  to: combout " "Info: Cell: u1\|Add21~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~42  from: cin  to: combout " "Info: Cell: u1\|Add21~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~42  from: datab  to: combout " "Info: Cell: u1\|Add21~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~44  from: cin  to: combout " "Info: Cell: u1\|Add21~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~44  from: datab  to: combout " "Info: Cell: u1\|Add21~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~4  from: cin  to: combout " "Info: Cell: u1\|Add21~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~4  from: datab  to: combout " "Info: Cell: u1\|Add21~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~6  from: cin  to: combout " "Info: Cell: u1\|Add21~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~6  from: datab  to: combout " "Info: Cell: u1\|Add21~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~8  from: cin  to: combout " "Info: Cell: u1\|Add21~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add21~8  from: datab  to: combout " "Info: Cell: u1\|Add21~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~10  from: cin  to: combout " "Info: Cell: u1\|Add23~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~10  from: datab  to: combout " "Info: Cell: u1\|Add23~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~12  from: cin  to: combout " "Info: Cell: u1\|Add23~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~12  from: datab  to: combout " "Info: Cell: u1\|Add23~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~14  from: cin  to: combout " "Info: Cell: u1\|Add23~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~14  from: datab  to: combout " "Info: Cell: u1\|Add23~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~16  from: cin  to: combout " "Info: Cell: u1\|Add23~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~16  from: datab  to: combout " "Info: Cell: u1\|Add23~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~18  from: cin  to: combout " "Info: Cell: u1\|Add23~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~18  from: datab  to: combout " "Info: Cell: u1\|Add23~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~20  from: cin  to: combout " "Info: Cell: u1\|Add23~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~20  from: datab  to: combout " "Info: Cell: u1\|Add23~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~22  from: cin  to: combout " "Info: Cell: u1\|Add23~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~22  from: datab  to: combout " "Info: Cell: u1\|Add23~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~24  from: cin  to: combout " "Info: Cell: u1\|Add23~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~24  from: datab  to: combout " "Info: Cell: u1\|Add23~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~26  from: cin  to: combout " "Info: Cell: u1\|Add23~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~26  from: datab  to: combout " "Info: Cell: u1\|Add23~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~28  from: cin  to: combout " "Info: Cell: u1\|Add23~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~28  from: datab  to: combout " "Info: Cell: u1\|Add23~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~2  from: cin  to: combout " "Info: Cell: u1\|Add23~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~30  from: cin  to: combout " "Info: Cell: u1\|Add23~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~30  from: datab  to: combout " "Info: Cell: u1\|Add23~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~32  from: cin  to: combout " "Info: Cell: u1\|Add23~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~32  from: datab  to: combout " "Info: Cell: u1\|Add23~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~34  from: cin  to: combout " "Info: Cell: u1\|Add23~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~34  from: datab  to: combout " "Info: Cell: u1\|Add23~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~36  from: cin  to: combout " "Info: Cell: u1\|Add23~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~36  from: datab  to: combout " "Info: Cell: u1\|Add23~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~38  from: cin  to: combout " "Info: Cell: u1\|Add23~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~38  from: datab  to: combout " "Info: Cell: u1\|Add23~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~40  from: cin  to: combout " "Info: Cell: u1\|Add23~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~40  from: datab  to: combout " "Info: Cell: u1\|Add23~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~42  from: cin  to: combout " "Info: Cell: u1\|Add23~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~42  from: datab  to: combout " "Info: Cell: u1\|Add23~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~44  from: cin  to: combout " "Info: Cell: u1\|Add23~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~44  from: datab  to: combout " "Info: Cell: u1\|Add23~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~4  from: cin  to: combout " "Info: Cell: u1\|Add23~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~4  from: datab  to: combout " "Info: Cell: u1\|Add23~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~6  from: cin  to: combout " "Info: Cell: u1\|Add23~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~6  from: datab  to: combout " "Info: Cell: u1\|Add23~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~8  from: cin  to: combout " "Info: Cell: u1\|Add23~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add23~8  from: datab  to: combout " "Info: Cell: u1\|Add23~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~10  from: cin  to: combout " "Info: Cell: u1\|Add25~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~10  from: datab  to: combout " "Info: Cell: u1\|Add25~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~12  from: cin  to: combout " "Info: Cell: u1\|Add25~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~12  from: datab  to: combout " "Info: Cell: u1\|Add25~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~14  from: cin  to: combout " "Info: Cell: u1\|Add25~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~14  from: datab  to: combout " "Info: Cell: u1\|Add25~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~16  from: cin  to: combout " "Info: Cell: u1\|Add25~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~16  from: datab  to: combout " "Info: Cell: u1\|Add25~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~18  from: cin  to: combout " "Info: Cell: u1\|Add25~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~18  from: datab  to: combout " "Info: Cell: u1\|Add25~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~20  from: cin  to: combout " "Info: Cell: u1\|Add25~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~20  from: datab  to: combout " "Info: Cell: u1\|Add25~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~22  from: cin  to: combout " "Info: Cell: u1\|Add25~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~22  from: datab  to: combout " "Info: Cell: u1\|Add25~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~24  from: cin  to: combout " "Info: Cell: u1\|Add25~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~24  from: datab  to: combout " "Info: Cell: u1\|Add25~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~26  from: cin  to: combout " "Info: Cell: u1\|Add25~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~26  from: datab  to: combout " "Info: Cell: u1\|Add25~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~28  from: cin  to: combout " "Info: Cell: u1\|Add25~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~28  from: datab  to: combout " "Info: Cell: u1\|Add25~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~2  from: cin  to: combout " "Info: Cell: u1\|Add25~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~30  from: cin  to: combout " "Info: Cell: u1\|Add25~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~30  from: datab  to: combout " "Info: Cell: u1\|Add25~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~32  from: cin  to: combout " "Info: Cell: u1\|Add25~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~32  from: datab  to: combout " "Info: Cell: u1\|Add25~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~34  from: cin  to: combout " "Info: Cell: u1\|Add25~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~34  from: datab  to: combout " "Info: Cell: u1\|Add25~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~36  from: cin  to: combout " "Info: Cell: u1\|Add25~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~36  from: datab  to: combout " "Info: Cell: u1\|Add25~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~38  from: cin  to: combout " "Info: Cell: u1\|Add25~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~38  from: datab  to: combout " "Info: Cell: u1\|Add25~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~40  from: cin  to: combout " "Info: Cell: u1\|Add25~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~40  from: datab  to: combout " "Info: Cell: u1\|Add25~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~42  from: cin  to: combout " "Info: Cell: u1\|Add25~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~42  from: datab  to: combout " "Info: Cell: u1\|Add25~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~44  from: cin  to: combout " "Info: Cell: u1\|Add25~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~44  from: datab  to: combout " "Info: Cell: u1\|Add25~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~4  from: cin  to: combout " "Info: Cell: u1\|Add25~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~4  from: datab  to: combout " "Info: Cell: u1\|Add25~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~6  from: cin  to: combout " "Info: Cell: u1\|Add25~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~6  from: datab  to: combout " "Info: Cell: u1\|Add25~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~8  from: cin  to: combout " "Info: Cell: u1\|Add25~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add25~8  from: datab  to: combout " "Info: Cell: u1\|Add25~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~10  from: cin  to: combout " "Info: Cell: u1\|Add28~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~10  from: datab  to: combout " "Info: Cell: u1\|Add28~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~12  from: cin  to: combout " "Info: Cell: u1\|Add28~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~12  from: datab  to: combout " "Info: Cell: u1\|Add28~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~14  from: cin  to: combout " "Info: Cell: u1\|Add28~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~14  from: datab  to: combout " "Info: Cell: u1\|Add28~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~16  from: cin  to: combout " "Info: Cell: u1\|Add28~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~16  from: datab  to: combout " "Info: Cell: u1\|Add28~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~18  from: cin  to: combout " "Info: Cell: u1\|Add28~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~18  from: datab  to: combout " "Info: Cell: u1\|Add28~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~20  from: cin  to: combout " "Info: Cell: u1\|Add28~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~20  from: datab  to: combout " "Info: Cell: u1\|Add28~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~22  from: cin  to: combout " "Info: Cell: u1\|Add28~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~22  from: datab  to: combout " "Info: Cell: u1\|Add28~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~24  from: cin  to: combout " "Info: Cell: u1\|Add28~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~24  from: datab  to: combout " "Info: Cell: u1\|Add28~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~26  from: cin  to: combout " "Info: Cell: u1\|Add28~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~26  from: datab  to: combout " "Info: Cell: u1\|Add28~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~28  from: cin  to: combout " "Info: Cell: u1\|Add28~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~28  from: datab  to: combout " "Info: Cell: u1\|Add28~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~2  from: cin  to: combout " "Info: Cell: u1\|Add28~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~30  from: cin  to: combout " "Info: Cell: u1\|Add28~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~30  from: datab  to: combout " "Info: Cell: u1\|Add28~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~32  from: cin  to: combout " "Info: Cell: u1\|Add28~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~32  from: datab  to: combout " "Info: Cell: u1\|Add28~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~34  from: cin  to: combout " "Info: Cell: u1\|Add28~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~34  from: datab  to: combout " "Info: Cell: u1\|Add28~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~36  from: cin  to: combout " "Info: Cell: u1\|Add28~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~36  from: datab  to: combout " "Info: Cell: u1\|Add28~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~38  from: cin  to: combout " "Info: Cell: u1\|Add28~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~38  from: datab  to: combout " "Info: Cell: u1\|Add28~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~40  from: cin  to: combout " "Info: Cell: u1\|Add28~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~40  from: datab  to: combout " "Info: Cell: u1\|Add28~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~42  from: cin  to: combout " "Info: Cell: u1\|Add28~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~42  from: datab  to: combout " "Info: Cell: u1\|Add28~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~44  from: cin  to: combout " "Info: Cell: u1\|Add28~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~44  from: datab  to: combout " "Info: Cell: u1\|Add28~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~4  from: cin  to: combout " "Info: Cell: u1\|Add28~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~4  from: datab  to: combout " "Info: Cell: u1\|Add28~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~6  from: cin  to: combout " "Info: Cell: u1\|Add28~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~6  from: datab  to: combout " "Info: Cell: u1\|Add28~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~8  from: cin  to: combout " "Info: Cell: u1\|Add28~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add28~8  from: datab  to: combout " "Info: Cell: u1\|Add28~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~10  from: cin  to: combout " "Info: Cell: u1\|Add31~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~10  from: datab  to: combout " "Info: Cell: u1\|Add31~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~12  from: cin  to: combout " "Info: Cell: u1\|Add31~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~12  from: datab  to: combout " "Info: Cell: u1\|Add31~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~14  from: cin  to: combout " "Info: Cell: u1\|Add31~14  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~14  from: datab  to: combout " "Info: Cell: u1\|Add31~14  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~16  from: cin  to: combout " "Info: Cell: u1\|Add31~16  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~16  from: datab  to: combout " "Info: Cell: u1\|Add31~16  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~18  from: cin  to: combout " "Info: Cell: u1\|Add31~18  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~18  from: datab  to: combout " "Info: Cell: u1\|Add31~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~20  from: cin  to: combout " "Info: Cell: u1\|Add31~20  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~20  from: datab  to: combout " "Info: Cell: u1\|Add31~20  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~22  from: cin  to: combout " "Info: Cell: u1\|Add31~22  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~22  from: datab  to: combout " "Info: Cell: u1\|Add31~22  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~24  from: cin  to: combout " "Info: Cell: u1\|Add31~24  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~24  from: datab  to: combout " "Info: Cell: u1\|Add31~24  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~26  from: cin  to: combout " "Info: Cell: u1\|Add31~26  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~26  from: datab  to: combout " "Info: Cell: u1\|Add31~26  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~28  from: cin  to: combout " "Info: Cell: u1\|Add31~28  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~28  from: datab  to: combout " "Info: Cell: u1\|Add31~28  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~2  from: cin  to: combout " "Info: Cell: u1\|Add31~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~30  from: cin  to: combout " "Info: Cell: u1\|Add31~30  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~30  from: datab  to: combout " "Info: Cell: u1\|Add31~30  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~32  from: cin  to: combout " "Info: Cell: u1\|Add31~32  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~32  from: datab  to: combout " "Info: Cell: u1\|Add31~32  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~34  from: cin  to: combout " "Info: Cell: u1\|Add31~34  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~34  from: datab  to: combout " "Info: Cell: u1\|Add31~34  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~36  from: cin  to: combout " "Info: Cell: u1\|Add31~36  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~36  from: datab  to: combout " "Info: Cell: u1\|Add31~36  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~38  from: cin  to: combout " "Info: Cell: u1\|Add31~38  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~38  from: datab  to: combout " "Info: Cell: u1\|Add31~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~40  from: cin  to: combout " "Info: Cell: u1\|Add31~40  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~40  from: datab  to: combout " "Info: Cell: u1\|Add31~40  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~42  from: cin  to: combout " "Info: Cell: u1\|Add31~42  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~42  from: datab  to: combout " "Info: Cell: u1\|Add31~42  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~44  from: cin  to: combout " "Info: Cell: u1\|Add31~44  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~44  from: datab  to: combout " "Info: Cell: u1\|Add31~44  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~4  from: cin  to: combout " "Info: Cell: u1\|Add31~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~4  from: datab  to: combout " "Info: Cell: u1\|Add31~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~6  from: cin  to: combout " "Info: Cell: u1\|Add31~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~6  from: datab  to: combout " "Info: Cell: u1\|Add31~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~8  from: cin  to: combout " "Info: Cell: u1\|Add31~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add31~8  from: datab  to: combout " "Info: Cell: u1\|Add31~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Add47~18  from: datab  to: combout " "Info: Cell: u1\|Add47~18  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\] " "Info: Cell: u1\|Mult2\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\] " "Info: Cell: u1\|Mult4\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\] " "Info: Cell: u1\|Mult6\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_mult1  from: dataa\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_mult1  from: datab\[7\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[32\]  to: dataout\[32\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[33\]  to: dataout\[33\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[34\]  to: dataout\[34\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\] " "Info: Cell: u1\|Mult8\|auto_generated\|mac_out2  from: dataa\[35\]  to: dataout\[35\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|always4~31  from: datad  to: combout " "Info: Cell: u1\|always4~31  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{KEY\[0\]\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{u6\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -rise_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{D5M_PIXLCLK\}\] -fall_to \[get_clocks \{CLOCK2_50\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{VGA_Controller:u1\|counter\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{RAW2RGB:u4\|dval_ctrl\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{KEY\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{I2C_CCD_Config:u8\|mI2C_CTRL_CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -rise_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCK2_50\}\] -fall_to \[get_clocks \{D5M_PIXLCLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Info: Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_mode " "Info: Destination node write_mode" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 472 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_mode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 10828 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "change_mode\[0\] " "Info: Destination node change_mode\[0\]" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1178 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_mode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 10747 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "change_mode\[1\] " "Info: Destination node change_mode\[1\]" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 1178 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { change_mode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 10746 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "delay_KEY3 " "Info: Destination node delay_KEY3" {  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 994 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay_KEY3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 10822 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 208 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 49587 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 2359 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 2359 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 2359 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|clk\[4\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 31 2 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 2359 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control:u7\|command:u_command\|SA~0  " "Info: Automatically promoted node Sdram_Control:u7\|command:u_command\|SA~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA\[10\] " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA\[10\]" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 398 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1945 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|CAS_N " "Info: Destination node Sdram_Control:u7\|command:u_command\|CAS_N" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 92 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1979 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|CS_N\[0\] " "Info: Destination node Sdram_Control:u7\|command:u_command\|CS_N\[0\]" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 398 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|CS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1958 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|RAS_N " "Info: Destination node Sdram_Control:u7\|command:u_command\|RAS_N" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 91 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1978 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|WE_N " "Info: Destination node Sdram_Control:u7\|command:u_command\|WE_N" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 93 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1980 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~1 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~1" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17636 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~2 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~2" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17745 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~3 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~3" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17746 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~4 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~4" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17747 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|command:u_command\|SA~5 " "Info: Destination node Sdram_Control:u7\|command:u_command\|SA~5" {  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17748 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Sdram_Control/command.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/command.v" 87 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|command:u_command|SA~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17634 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Info: Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 60 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 14123 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Info: Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 66 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17134 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 66 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1516 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:u1\|icon_number\[3\]~14  " "Info: Automatically promoted node VGA_Controller:u1\|icon_number\[3\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "v/VGA_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/VGA_Controller.v" 1037 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|icon_number[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 20176 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~11  " "Info: Automatically promoted node comb~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 18895 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~10  " "Info: Automatically promoted node comb~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|mLENGTH\[7\]~1 " "Info: Destination node Sdram_Control:u7\|mLENGTH\[7\]~1" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/Sdram_Control/Sdram_Control.v" 549 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control:u7|mLENGTH[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17740 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 17396 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~8  " "Info: Automatically promoted node comb~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|i2c_reset " "Info: Destination node I2C_CCD_Config:u8\|i2c_reset" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 156 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|i2c_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 1514 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[23\]~3 " "Info: Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|SD\[23\]~3" {  } { { "v/I2C_Controller.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_Controller.v" 91 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 21048 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_DATA\[23\]~10 " "Info: Destination node I2C_CCD_Config:u8\|mI2C_DATA\[23\]~10" {  } { { "v/I2C_CCD_Config.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/I2C_CCD_Config.v" 210 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_DATA[23]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 40438 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 14132 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "Warning: PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 0 0 } } { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 791 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 355 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[2\] D5M_XCLKIN~output " "Warning: PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"D5M_XCLKIN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 0 0 } } { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 791 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 391 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1 clk\[4\] VGA_CLK~output " "Warning: PLL \"sdram_pll:u6\|altpll:altpll_component\|altpll_f423:auto_generated\|pll1\" output port clk\[4\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_f423.tdf" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/db/altpll_f423.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf" 891 0 0 } } { "v/sdram_pll.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/v/sdram_pll.v" 106 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 791 0 0 } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 267 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Info: Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Info: Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 1.7% " "Info: 4e+03 ns of routing delay (approximately 1.7% of available device routing delay) added to meet hold timing" {  } {  } 0 0 "%1!s! of routing delay (approximately %2!s! of available device routing delay) added to meet hold timing" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "83 X81_Y12 X91_Y23 " "Info: Router estimated peak interconnect usage is 83% of the available device resources in the region that extends from location X81_Y12 to location X91_Y23" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:33 " "Info: Fitter routing operations ending: elapsed time is 00:01:33" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "73 " "Warning: Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Info: Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 208 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Info: Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 209 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Info: Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 210 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Info: Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 211 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Info: Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 212 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Info: Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 213 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Info: Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 223 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 214 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 289 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 290 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 291 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 292 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 293 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 294 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 295 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 240 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 296 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Info: Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 253 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 551 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Info: Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 254 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 552 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Info: Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 255 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 553 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Info: Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 256 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 554 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 260 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 556 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Info: Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 261 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 297 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Info: Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 261 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 298 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Info: Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 261 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 299 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Info: Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 261 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 300 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 276 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 564 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 277 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 565 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 279 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 567 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Info: Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 284 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 570 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 288 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 572 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Info: Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET0_MDIO } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 295 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 577 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Info: Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ENET1_MDIO } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 314 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 592 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 353 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 354 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 355 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 356 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 357 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 358 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 359 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 360 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 361 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 362 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 363 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 364 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 365 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 366 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 367 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 338 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 368 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info: Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 340 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 607 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info: Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 342 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 608 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 444 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 445 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 446 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 447 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 448 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 449 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 450 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 451 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 452 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 453 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 454 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 455 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 456 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 457 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 458 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 365 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 459 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 483 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 484 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 485 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 486 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 487 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 488 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 489 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "FairyTales.v" "" { Text "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.v" 374 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/10.0/dclab/Final/FairyTales2/" 0 { } { { 0 { 0 ""} 0 490 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.fit.smsg " "Info: Generated suppressed messages file C:/altera/10.0/dclab/Final/FairyTales2/FairyTales.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 111 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Info: Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 19:41:37 2013 " "Info: Processing ended: Thu Aug 22 19:41:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:49 " "Info: Elapsed time: 00:02:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Info: Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
