// Seed: 3226482715
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4 = id_4;
  reg  id_5;
  wire id_6, id_7;
  assign id_1 = 1;
  module_0(
      id_4, id_6, id_7
  );
  always_latch @(posedge 1) begin : id_8
    id_5 <= 1;
  end
  wire  id_9;
  uwire id_10 = 1;
endmodule
