Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object "i" differs only in case from object "I" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v Line: 114
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object "CFG_CAS_WR_LAT" differs only in case from object "cfg_cas_wr_lat" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 61
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object "CFG_ADD_LAT" differs only in case from object "cfg_add_lat" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 62
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object "CFG_TCL" differs only in case from object "cfg_tcl" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 63
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object "CFG_BURST_LENGTH" differs only in case from object "cfg_burst_length" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 64
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object "CFG_TRRD" differs only in case from object "cfg_trrd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 65
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object "CFG_TFAW" differs only in case from object "cfg_tfaw" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 66
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object "CFG_TRFC" differs only in case from object "cfg_trfc" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 67
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object "CFG_TREFI" differs only in case from object "cfg_trefi" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 68
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object "CFG_TRCD" differs only in case from object "cfg_trcd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 69
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object "CFG_TRP" differs only in case from object "cfg_trp" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 70
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object "CFG_TWR" differs only in case from object "cfg_twr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 71
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object "CFG_TWTR" differs only in case from object "cfg_twtr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 72
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object "CFG_TRTP" differs only in case from object "cfg_trtp" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 73
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object "CFG_TRAS" differs only in case from object "cfg_tras" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 74
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object "CFG_TRC" differs only in case from object "cfg_trc" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 75
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object "CFG_AUTO_PD_CYCLES" differs only in case from object "cfg_auto_pd_cycles" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 76
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object "CFG_ADDR_ORDER" differs only in case from object "cfg_addr_order" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 79
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object "CFG_REORDER_DATA" differs only in case from object "cfg_reorder_data" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 80
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object "CFG_STARVE_LIMIT" differs only in case from object "cfg_starve_limit" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 81
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object "CFG_COL_ADDR_WIDTH" differs only in case from object "cfg_col_addr_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 33
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object "CFG_ROW_ADDR_WIDTH" differs only in case from object "cfg_row_addr_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 32
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object "CFG_BANK_ADDR_WIDTH" differs only in case from object "cfg_bank_addr_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 34
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object "CFG_CS_ADDR_WIDTH" differs only in case from object "cfg_cs_addr_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 31
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object "CFG_ENABLE_ECC" differs only in case from object "cfg_enable_ecc" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 36
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object "CFG_ENABLE_AUTO_CORR" differs only in case from object "cfg_enable_auto_corr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 37
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object "CFG_REGDIMM_ENABLE" differs only in case from object "cfg_regdimm_enable" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v Line: 38
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object "CFG_LOCAL_DATA_WIDTH" differs only in case from object "cfg_local_data_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 20
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object "CFG_LOCAL_DM_WIDTH" differs only in case from object "cfg_local_dm_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v Line: 158
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object "CFG_OUTPUT_REGD" differs only in case from object "cfg_output_regd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v Line: 43
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object "CFG_TYPE" differs only in case from object "cfg_type" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 150
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object "CFG_BURST_LENGTH" differs only in case from object "cfg_burst_length" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 152
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object "CFG_ADDR_ORDER" differs only in case from object "cfg_addr_order" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 157
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object "CFG_ENABLE_ECC" differs only in case from object "cfg_enable_ecc" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 271
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object "CFG_ENABLE_AUTO_CORR" differs only in case from object "cfg_enable_auto_corr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 272
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object "CFG_GEN_SBE" differs only in case from object "cfg_gen_sbe" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 182
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object "CFG_GEN_DBE" differs only in case from object "cfg_gen_dbe" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 183
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object "CFG_REORDER_DATA" differs only in case from object "cfg_reorder_data" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 154
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object "CFG_USER_RFSH" differs only in case from object "cfg_user_rfsh" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 305
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object "CFG_REGDIMM_ENABLE" differs only in case from object "cfg_regdimm_enable" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 306
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object "CFG_ENABLE_BURST_INTERRUPT" differs only in case from object "cfg_enable_burst_interrupt" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 307
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object "CFG_ENABLE_BURST_TERMINATE" differs only in case from object "cfg_enable_burst_terminate" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 308
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object "CFG_ENABLE_DQS_TRACKING" differs only in case from object "cfg_enable_dqs_tracking" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 203
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object "CFG_OUTPUT_REGD" differs only in case from object "cfg_output_regd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 303
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object "CFG_ENABLE_NO_DM" differs only in case from object "cfg_enable_no_dm" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 199
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object "CFG_ENABLE_ECC_CODE_OVERWRITES" differs only in case from object "cfg_enable_ecc_code_overwrites" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 274
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object "CFG_CAS_WR_LAT" differs only in case from object "cfg_cas_wr_lat" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 255
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object "CFG_ADD_LAT" differs only in case from object "cfg_add_lat" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 256
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object "CFG_TCL" differs only in case from object "cfg_tcl" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 257
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object "CFG_TRRD" differs only in case from object "cfg_trrd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 258
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object "CFG_TFAW" differs only in case from object "cfg_tfaw" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 259
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object "CFG_TRFC" differs only in case from object "cfg_trfc" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 260
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object "CFG_TREFI" differs only in case from object "cfg_trefi" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 261
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object "CFG_TRCD" differs only in case from object "cfg_trcd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 262
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object "CFG_TRP" differs only in case from object "cfg_trp" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 263
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object "CFG_TWR" differs only in case from object "cfg_twr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 264
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object "CFG_TWTR" differs only in case from object "cfg_twtr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 265
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object "CFG_TRTP" differs only in case from object "cfg_trtp" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 266
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object "CFG_TRAS" differs only in case from object "cfg_tras" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 267
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object "CFG_TRC" differs only in case from object "cfg_trc" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 268
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object "CFG_AUTO_PD_CYCLES" differs only in case from object "cfg_auto_pd_cycles" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 269
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object "CFG_SELF_RFSH_EXIT_CYCLES" differs only in case from object "cfg_self_rfsh_exit_cycles" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 174
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object "CFG_PDN_EXIT_CYCLES" differs only in case from object "cfg_pdn_exit_cycles" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 175
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object "CFG_POWER_SAVING_EXIT_CYCLES" differs only in case from object "cfg_power_saving_exit_cycles" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 176
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object "CFG_MEM_CLK_ENTRY_CYCLES" differs only in case from object "cfg_mem_clk_entry_cycles" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 177
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object "CFG_TMRD" differs only in case from object "cfg_tmrd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 270
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object "CFG_COL_ADDR_WIDTH" differs only in case from object "cfg_col_addr_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 251
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object "CFG_ROW_ADDR_WIDTH" differs only in case from object "cfg_row_addr_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 252
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object "CFG_BANK_ADDR_WIDTH" differs only in case from object "cfg_bank_addr_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 253
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object "CFG_CS_ADDR_WIDTH" differs only in case from object "cfg_cs_addr_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 254
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object "CFG_ENABLE_INTR" differs only in case from object "cfg_enable_intr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 184
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object "CFG_MASK_SBE_INTR" differs only in case from object "cfg_mask_sbe_intr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 185
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object "CFG_MASK_DBE_INTR" differs only in case from object "cfg_mask_dbe_intr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 186
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object "CFG_CLR_INTR" differs only in case from object "cfg_clr_intr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 188
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object "CFG_CAL_REQ" differs only in case from object "cfg_cal_req" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 275
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR" differs only in case from object "cfg_extra_ctl_clk_act_to_rdwr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 276
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object "CFG_EXTRA_CTL_CLK_ACT_TO_PCH" differs only in case from object "cfg_extra_ctl_clk_act_to_pch" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 277
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object "CFG_EXTRA_CTL_CLK_ACT_TO_ACT" differs only in case from object "cfg_extra_ctl_clk_act_to_act" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 278
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object "CFG_EXTRA_CTL_CLK_RD_TO_RD" differs only in case from object "cfg_extra_ctl_clk_rd_to_rd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 279
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" differs only in case from object "cfg_extra_ctl_clk_rd_to_rd_diff_chip" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 280
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object "CFG_EXTRA_CTL_CLK_RD_TO_WR" differs only in case from object "cfg_extra_ctl_clk_rd_to_wr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 281
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC" differs only in case from object "cfg_extra_ctl_clk_rd_to_wr_bc" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 282
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" differs only in case from object "cfg_extra_ctl_clk_rd_to_wr_diff_chip" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 283
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object "CFG_EXTRA_CTL_CLK_RD_TO_PCH" differs only in case from object "cfg_extra_ctl_clk_rd_to_pch" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 284
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_rd_ap_to_valid" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 285
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object "CFG_EXTRA_CTL_CLK_WR_TO_WR" differs only in case from object "cfg_extra_ctl_clk_wr_to_wr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 286
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" differs only in case from object "cfg_extra_ctl_clk_wr_to_wr_diff_chip" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 287
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object "CFG_EXTRA_CTL_CLK_WR_TO_RD" differs only in case from object "cfg_extra_ctl_clk_wr_to_rd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 288
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC" differs only in case from object "cfg_extra_ctl_clk_wr_to_rd_bc" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 289
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" differs only in case from object "cfg_extra_ctl_clk_wr_to_rd_diff_chip" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 290
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object "CFG_EXTRA_CTL_CLK_WR_TO_PCH" differs only in case from object "cfg_extra_ctl_clk_wr_to_pch" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 291
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_wr_ap_to_valid" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 292
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object "CFG_EXTRA_CTL_CLK_PCH_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_pch_to_valid" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 293
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_pch_all_to_valid" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 294
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" differs only in case from object "cfg_extra_ctl_clk_act_to_act_diff_bank" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 295
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" differs only in case from object "cfg_extra_ctl_clk_four_act_to_act" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 296
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object "CFG_EXTRA_CTL_CLK_ARF_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_arf_to_valid" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 297
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object "CFG_EXTRA_CTL_CLK_PDN_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_pdn_to_valid" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 298
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object "CFG_EXTRA_CTL_CLK_SRF_TO_VALID" differs only in case from object "cfg_extra_ctl_clk_srf_to_valid" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 299
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" differs only in case from object "cfg_extra_ctl_clk_srf_to_zq_cal" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 300
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object "CFG_EXTRA_CTL_CLK_ARF_PERIOD" differs only in case from object "cfg_extra_ctl_clk_arf_period" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 301
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object "CFG_EXTRA_CTL_CLK_PDN_PERIOD" differs only in case from object "cfg_extra_ctl_clk_pdn_period" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 302
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object "CFG_STARVE_LIMIT" differs only in case from object "cfg_starve_limit" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 156
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object "CFG_WRITE_ODT_CHIP" differs only in case from object "cfg_write_odt_chip" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 193
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object "CFG_READ_ODT_CHIP" differs only in case from object "cfg_read_odt_chip" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 194
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object "CFG_INTERFACE_WIDTH" differs only in case from object "cfg_interface_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 151
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object "CFG_DEVICE_WIDTH" differs only in case from object "cfg_device_width" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 153
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object "CFG_TCCD" differs only in case from object "cfg_tccd" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 172
Info (10281): Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object "CFG_MASK_CORR_DROPPED_INTR" differs only in case from object "cfg_mask_corr_dropped_intr" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v Line: 304
Info (10281): Verilog HDL Declaration information at rw_manager_core.sv(76): object "RATE" differs only in case from object "rate" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/rw_manager_core.sv Line: 76
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/S5_DDR3_QSYS_mem_if_ddr3_emif_s0_mm_interconnect_1_router_001.sv Line: 49
Warning (10268): Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_DDR3/S5_DDR3_QSYS/synthesis/submodules/sequencer_phy_mgr.sv Line: 398
