vendor_name = ModelSim
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/ram.mif
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/ram.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/ram.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/reg.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mux1.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/add.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/add.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/PC.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_PC.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/SP.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_SP.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/register_bank.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_regis.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/B_ULA.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mul.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mul.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_ULA.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mul.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/comp.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/comp.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/datapath.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/datapath.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/control_unity.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/control_block.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/decode.qip
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/decode.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/test_control_unity.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/processor.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/processor.vwf
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/mux2.vhd
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/processor.cbx.xml
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/altsyncram_7l82.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/add_sub_61h.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/mult_a8n.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, /home/luiz/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, /home/luiz/Documents/projects/ELE1717/processor/db/cmpr_dhg.tdf
design_name = processor
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~2, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[4] , DPTH|ProCnt|PC_reg|DOUT[4], processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[4]~16 , DPTH|ProCnt|PC_reg|DOUT[4]~16, processor, 1
instance = comp, \DPTH|ABCD|BRy[1] , DPTH|ABCD|BRy[1], processor, 1
instance = comp, \ctr|WideOr6~2 , ctr|WideOr6~2, processor, 1
instance = comp, \ctr|Selector5~1 , ctr|Selector5~1, processor, 1
instance = comp, \ctr|Selector7~0 , ctr|Selector7~0, processor, 1
instance = comp, \DPTH|ABCD|data[3][6] , DPTH|ABCD|data[3][6], processor, 1
instance = comp, \DPTH|ABCD|data[1][3] , DPTH|ABCD|data[1][3], processor, 1
instance = comp, \DPTH|ABCD|data[0][1] , DPTH|ABCD|data[0][1], processor, 1
instance = comp, \DPTH|ABCD|data[3][1] , DPTH|ABCD|data[3][1], processor, 1
instance = comp, \DPTH|ABCD|Mux6~0 , DPTH|ABCD|Mux6~0, processor, 1
instance = comp, \DPTH|ABCD|Mux6~1 , DPTH|ABCD|Mux6~1, processor, 1
instance = comp, \DPTH|ABCD|data[0][0] , DPTH|ABCD|data[0][0], processor, 1
instance = comp, \DPTH|ABCD|data[3][0] , DPTH|ABCD|data[3][0], processor, 1
instance = comp, \ctr|process_1~7 , ctr|process_1~7, processor, 1
instance = comp, \ctr|y_present.OPR_2 , ctr|y_present.OPR_2, processor, 1
instance = comp, \ctr|y_present.JMP , ctr|y_present.JMP, processor, 1
instance = comp, \ctr|y_present.OPR_1 , ctr|y_present.OPR_1, processor, 1
instance = comp, \ctr|process_1~17 , ctr|process_1~17, processor, 1
instance = comp, \ctr|process_1~21 , ctr|process_1~21, processor, 1
instance = comp, \ctr|y_next.CMP~15 , ctr|y_next.CMP~15, processor, 1
instance = comp, \ctr|y_next.JMP~0 , ctr|y_next.JMP~0, processor, 1
instance = comp, \ctr|process_1~23 , ctr|process_1~23, processor, 1
instance = comp, \ctr|y_present.OPR2~clkctrl , ctr|y_present.OPR2~clkctrl, processor, 1
instance = comp, \ctr|y_present.search~clkctrl , ctr|y_present.search~clkctrl, processor, 1
instance = comp, \DPTH|ABCD|data[0][0]~feeder , DPTH|ABCD|data[0][0]~feeder, processor, 1
instance = comp, \clk~I , clk, processor, 1
instance = comp, \clk~clkctrl , clk~clkctrl, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[0]~8 , DPTH|ProCnt|PC_reg|DOUT[0]~8, processor, 1
instance = comp, \r~I , r, processor, 1
instance = comp, \r~clkctrl , r~clkctrl, processor, 1
instance = comp, \ctr|y_present.search2 , ctr|y_present.search2, processor, 1
instance = comp, \ctr|y_present.decoding , ctr|y_present.decoding, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[1]~10 , DPTH|ProCnt|PC_reg|DOUT[1]~10, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[1] , DPTH|ProCnt|PC_reg|DOUT[1], processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[2]~12 , DPTH|ProCnt|PC_reg|DOUT[2]~12, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[2] , DPTH|ProCnt|PC_reg|DOUT[2], processor, 1
instance = comp, \DPTH|ABCD|data[2][2]~feeder , DPTH|ABCD|data[2][2]~feeder, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[3]~14 , DPTH|ProCnt|PC_reg|DOUT[3]~14, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[3] , DPTH|ProCnt|PC_reg|DOUT[3], processor, 1
instance = comp, \DPTH|op1|DOUT[0] , DPTH|op1|DOUT[0], processor, 1
instance = comp, \ctr|WideOr6~3 , ctr|WideOr6~3, processor, 1
instance = comp, \DPTH|op2|DOUT[4] , DPTH|op2|DOUT[4], processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[5]~18 , DPTH|ProCnt|PC_reg|DOUT[5]~18, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[6]~20 , DPTH|ProCnt|PC_reg|DOUT[6]~20, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[6] , DPTH|ProCnt|PC_reg|DOUT[6], processor, 1
instance = comp, \DPTH|op2|DOUT[1] , DPTH|op2|DOUT[1], processor, 1
instance = comp, \ctr|Equal0~0 , ctr|Equal0~0, processor, 1
instance = comp, \ctr|Equal9~0 , ctr|Equal9~0, processor, 1
instance = comp, \ctr|Selector6~0 , ctr|Selector6~0, processor, 1
instance = comp, \DPTH|ABCD|data[2][6]~feeder , DPTH|ABCD|data[2][6]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[2][6] , DPTH|ABCD|data[2][6], processor, 1
instance = comp, \DPTH|op2|DOUT[0] , DPTH|op2|DOUT[0], processor, 1
instance = comp, \ctr|Selector7~1 , ctr|Selector7~1, processor, 1
instance = comp, \DPTH|ABCD|Decoder0~0 , DPTH|ABCD|Decoder0~0, processor, 1
instance = comp, \DPTH|ABCD|data[1][6] , DPTH|ABCD|data[1][6], processor, 1
instance = comp, \DPTH|ABCD|Mux9~0 , DPTH|ABCD|Mux9~0, processor, 1
instance = comp, \DPTH|ABCD|Mux9~1 , DPTH|ABCD|Mux9~1, processor, 1
instance = comp, \DPTH|ABCD|BRx[6] , DPTH|ABCD|BRx[6], processor, 1
instance = comp, \DPTH|op2|DOUT[6] , DPTH|op2|DOUT[6], processor, 1
instance = comp, \ctr|Selector9~0 , ctr|Selector9~0, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[6]~3 , DPTH|MUX_ABCD_IN|result[6]~3, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[6]~4 , DPTH|MUX_ABCD_IN|result[6]~4, processor, 1
instance = comp, \DPTH|ABCD|Decoder0~2 , DPTH|ABCD|Decoder0~2, processor, 1
instance = comp, \DPTH|ABCD|data[0][6] , DPTH|ABCD|data[0][6], processor, 1
instance = comp, \DPTH|ABCD|Mux1~0 , DPTH|ABCD|Mux1~0, processor, 1
instance = comp, \DPTH|ABCD|Mux1~1 , DPTH|ABCD|Mux1~1, processor, 1
instance = comp, \DPTH|ABCD|BRy[6] , DPTH|ABCD|BRy[6], processor, 1
instance = comp, \DPTH|MUX_MEM|result[6]~13 , DPTH|MUX_MEM|result[6]~13, processor, 1
instance = comp, \DPTH|MUX_MEM|result[6]~14 , DPTH|MUX_MEM|result[6]~14, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[7]~22 , DPTH|ProCnt|PC_reg|DOUT[7]~22, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[7] , DPTH|ProCnt|PC_reg|DOUT[7], processor, 1
instance = comp, \DPTH|ABCD|Decoder0~3 , DPTH|ABCD|Decoder0~3, processor, 1
instance = comp, \DPTH|ABCD|data[3][7] , DPTH|ABCD|data[3][7], processor, 1
instance = comp, \DPTH|ABCD|data[2][7] , DPTH|ABCD|data[2][7], processor, 1
instance = comp, \DPTH|ABCD|data[0][7]~feeder , DPTH|ABCD|data[0][7]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[0][7] , DPTH|ABCD|data[0][7], processor, 1
instance = comp, \DPTH|ABCD|Mux8~0 , DPTH|ABCD|Mux8~0, processor, 1
instance = comp, \DPTH|ABCD|Mux8~1 , DPTH|ABCD|Mux8~1, processor, 1
instance = comp, \DPTH|ABCD|BRx[7] , DPTH|ABCD|BRx[7], processor, 1
instance = comp, \data_b[0]~I , data_b[0], processor, 1
instance = comp, \address_b[0]~I , address_b[0], processor, 1
instance = comp, \address_b[1]~I , address_b[1], processor, 1
instance = comp, \address_b[2]~I , address_b[2], processor, 1
instance = comp, \address_b[3]~I , address_b[3], processor, 1
instance = comp, \address_b[4]~I , address_b[4], processor, 1
instance = comp, \address_b[5]~I , address_b[5], processor, 1
instance = comp, \address_b[6]~I , address_b[6], processor, 1
instance = comp, \address_b[7]~I , address_b[7], processor, 1
instance = comp, \ctr|process_1~3 , ctr|process_1~3, processor, 1
instance = comp, \ctr|Equal8~0 , ctr|Equal8~0, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[7]~0 , DPTH|MUX_ABCD_IN|result[7]~0, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[1]~13 , DPTH|MUX_ABCD_IN|result[1]~13, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[1]~14 , DPTH|MUX_ABCD_IN|result[1]~14, processor, 1
instance = comp, \DPTH|ABCD|data[1][1]~feeder , DPTH|ABCD|data[1][1]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[1][1] , DPTH|ABCD|data[1][1], processor, 1
instance = comp, \DPTH|ABCD|data[2][1] , DPTH|ABCD|data[2][1], processor, 1
instance = comp, \DPTH|ABCD|Mux14~0 , DPTH|ABCD|Mux14~0, processor, 1
instance = comp, \DPTH|ABCD|Mux14~1 , DPTH|ABCD|Mux14~1, processor, 1
instance = comp, \DPTH|ABCD|BRx[1] , DPTH|ABCD|BRx[1], processor, 1
instance = comp, \DPTH|op2|DOUT[3] , DPTH|op2|DOUT[3], processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[3]~9 , DPTH|MUX_ABCD_IN|result[3]~9, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[3]~10 , DPTH|MUX_ABCD_IN|result[3]~10, processor, 1
instance = comp, \DPTH|ABCD|data[3][3] , DPTH|ABCD|data[3][3], processor, 1
instance = comp, \DPTH|ABCD|data[2][3] , DPTH|ABCD|data[2][3], processor, 1
instance = comp, \DPTH|ABCD|Mux12~0 , DPTH|ABCD|Mux12~0, processor, 1
instance = comp, \DPTH|ABCD|Mux12~1 , DPTH|ABCD|Mux12~1, processor, 1
instance = comp, \DPTH|ABCD|BRx[3] , DPTH|ABCD|BRx[3], processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[4]~7 , DPTH|MUX_ABCD_IN|result[4]~7, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[4]~8 , DPTH|MUX_ABCD_IN|result[4]~8, processor, 1
instance = comp, \DPTH|ABCD|data[3][4] , DPTH|ABCD|data[3][4], processor, 1
instance = comp, \DPTH|ABCD|data[0][4] , DPTH|ABCD|data[0][4], processor, 1
instance = comp, \DPTH|ABCD|Mux11~0 , DPTH|ABCD|Mux11~0, processor, 1
instance = comp, \DPTH|ABCD|Mux11~1 , DPTH|ABCD|Mux11~1, processor, 1
instance = comp, \DPTH|ABCD|BRx[4] , DPTH|ABCD|BRx[4], processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[5]~5 , DPTH|MUX_ABCD_IN|result[5]~5, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[5]~6 , DPTH|MUX_ABCD_IN|result[5]~6, processor, 1
instance = comp, \DPTH|ABCD|data[3][5] , DPTH|ABCD|data[3][5], processor, 1
instance = comp, \DPTH|ABCD|data[1][5]~feeder , DPTH|ABCD|data[1][5]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[1][5] , DPTH|ABCD|data[1][5], processor, 1
instance = comp, \DPTH|ABCD|data[0][5]~feeder , DPTH|ABCD|data[0][5]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[0][5] , DPTH|ABCD|data[0][5], processor, 1
instance = comp, \DPTH|ABCD|data[2][5] , DPTH|ABCD|data[2][5], processor, 1
instance = comp, \DPTH|ABCD|Mux10~0 , DPTH|ABCD|Mux10~0, processor, 1
instance = comp, \DPTH|ABCD|Mux10~1 , DPTH|ABCD|Mux10~1, processor, 1
instance = comp, \DPTH|ABCD|BRx[5] , DPTH|ABCD|BRx[5], processor, 1
instance = comp, \data_b[1]~I , data_b[1], processor, 1
instance = comp, \data_b[2]~I , data_b[2], processor, 1
instance = comp, \data_b[3]~I , data_b[3], processor, 1
instance = comp, \data_b[4]~I , data_b[4], processor, 1
instance = comp, \data_b[5]~I , data_b[5], processor, 1
instance = comp, \data_b[6]~I , data_b[6], processor, 1
instance = comp, \data_b[7]~I , data_b[7], processor, 1
instance = comp, \ram1|altsyncram_component|auto_generated|ram_block1a0 , ram1|altsyncram_component|auto_generated|ram_block1a0, processor, 1
instance = comp, \DPTH|op2|DOUT[7] , DPTH|op2|DOUT[7], processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[7]~1 , DPTH|MUX_ABCD_IN|result[7]~1, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[7]~2 , DPTH|MUX_ABCD_IN|result[7]~2, processor, 1
instance = comp, \DPTH|ABCD|data[1][7]~feeder , DPTH|ABCD|data[1][7]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[1][7] , DPTH|ABCD|data[1][7], processor, 1
instance = comp, \DPTH|ABCD|Mux0~0 , DPTH|ABCD|Mux0~0, processor, 1
instance = comp, \DPTH|ABCD|Mux0~1 , DPTH|ABCD|Mux0~1, processor, 1
instance = comp, \DPTH|ABCD|BRy[7] , DPTH|ABCD|BRy[7], processor, 1
instance = comp, \DPTH|MUX_MEM|result[7]~15 , DPTH|MUX_MEM|result[7]~15, processor, 1
instance = comp, \DPTH|MUX_MEM|result[7]~16 , DPTH|MUX_MEM|result[7]~16, processor, 1
instance = comp, \DPTH|op2|DOUT[5] , DPTH|op2|DOUT[5], processor, 1
instance = comp, \DPTH|MUX_MEM|result[5]~11 , DPTH|MUX_MEM|result[5]~11, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[5] , DPTH|ProCnt|PC_reg|DOUT[5], processor, 1
instance = comp, \DPTH|MUX_MEM|result[5]~12 , DPTH|MUX_MEM|result[5]~12, processor, 1
instance = comp, \DPTH|op|DOUT[2] , DPTH|op|DOUT[2], processor, 1
instance = comp, \ctr|Equal6~0 , ctr|Equal6~0, processor, 1
instance = comp, \DPTH|MUX_MEM|result[4]~9 , DPTH|MUX_MEM|result[4]~9, processor, 1
instance = comp, \DPTH|MUX_MEM|result[4]~10 , DPTH|MUX_MEM|result[4]~10, processor, 1
instance = comp, \DPTH|op|DOUT[4] , DPTH|op|DOUT[4], processor, 1
instance = comp, \ctr|AB_Reg~0 , ctr|AB_Reg~0, processor, 1
instance = comp, \ctr|AB_Reg~1 , ctr|AB_Reg~1, processor, 1
instance = comp, \ctr|Selector5~0 , ctr|Selector5~0, processor, 1
instance = comp, \ctr|Selector5~2 , ctr|Selector5~2, processor, 1
instance = comp, \DPTH|ABCD|data[0][3] , DPTH|ABCD|data[0][3], processor, 1
instance = comp, \DPTH|ABCD|Mux4~0 , DPTH|ABCD|Mux4~0, processor, 1
instance = comp, \DPTH|ABCD|Mux4~1 , DPTH|ABCD|Mux4~1, processor, 1
instance = comp, \DPTH|ABCD|BRy[3] , DPTH|ABCD|BRy[3], processor, 1
instance = comp, \DPTH|MUX_MEM|result[3]~7 , DPTH|MUX_MEM|result[3]~7, processor, 1
instance = comp, \DPTH|MUX_MEM|result[3]~8 , DPTH|MUX_MEM|result[3]~8, processor, 1
instance = comp, \DPTH|op|DOUT[1] , DPTH|op|DOUT[1], processor, 1
instance = comp, \ctr|process_1~14 , ctr|process_1~14, processor, 1
instance = comp, \ctr|process_1~12 , ctr|process_1~12, processor, 1
instance = comp, \ctr|process_1~13 , ctr|process_1~13, processor, 1
instance = comp, \ctr|Equal0~2 , ctr|Equal0~2, processor, 1
instance = comp, \ctr|process_1~10 , ctr|process_1~10, processor, 1
instance = comp, \ctr|process_1~11 , ctr|process_1~11, processor, 1
instance = comp, \ctr|Selector1~0 , ctr|Selector1~0, processor, 1
instance = comp, \ctr|Selector1~1 , ctr|Selector1~1, processor, 1
instance = comp, \ctr|Equal0~1 , ctr|Equal0~1, processor, 1
instance = comp, \ctr|process_1~4 , ctr|process_1~4, processor, 1
instance = comp, \DPTH|op|DOUT[7] , DPTH|op|DOUT[7], processor, 1
instance = comp, \ctr|Equal5~2 , ctr|Equal5~2, processor, 1
instance = comp, \ctr|process_1~6 , ctr|process_1~6, processor, 1
instance = comp, \ctr|process_1~5 , ctr|process_1~5, processor, 1
instance = comp, \ctr|process_1~8 , ctr|process_1~8, processor, 1
instance = comp, \ctr|process_1~9 , ctr|process_1~9, processor, 1
instance = comp, \ctr|Selector1~2 , ctr|Selector1~2, processor, 1
instance = comp, \ctr|y_present.OPR2 , ctr|y_present.OPR2, processor, 1
instance = comp, \ctr|Selector3~0 , ctr|Selector3~0, processor, 1
instance = comp, \ctr|y_present.EXE , ctr|y_present.EXE, processor, 1
instance = comp, \ctr|process_1~15 , ctr|process_1~15, processor, 1
instance = comp, \ctr|y_next.MOV~0 , ctr|y_next.MOV~0, processor, 1
instance = comp, \ctr|y_present.MOV , ctr|y_present.MOV, processor, 1
instance = comp, \ctr|y_present.MOV2 , ctr|y_present.MOV2, processor, 1
instance = comp, \ctr|AB_Reg~2 , ctr|AB_Reg~2, processor, 1
instance = comp, \ctr|AB_Reg~3 , ctr|AB_Reg~3, processor, 1
instance = comp, \ctr|Selector10~0 , ctr|Selector10~0, processor, 1
instance = comp, \DPTH|op1|DOUT[1] , DPTH|op1|DOUT[1], processor, 1
instance = comp, \ctr|Selector4~0 , ctr|Selector4~0, processor, 1
instance = comp, \ctr|Selector4~1 , ctr|Selector4~1, processor, 1
instance = comp, \DPTH|ABCD|Decoder0~1 , DPTH|ABCD|Decoder0~1, processor, 1
instance = comp, \DPTH|ABCD|data[2][2] , DPTH|ABCD|data[2][2], processor, 1
instance = comp, \DPTH|ABCD|data[1][2]~feeder , DPTH|ABCD|data[1][2]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[1][2] , DPTH|ABCD|data[1][2], processor, 1
instance = comp, \DPTH|ABCD|Mux13~0 , DPTH|ABCD|Mux13~0, processor, 1
instance = comp, \DPTH|ABCD|Mux13~1 , DPTH|ABCD|Mux13~1, processor, 1
instance = comp, \DPTH|ABCD|BRx[2] , DPTH|ABCD|BRx[2], processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[2]~11 , DPTH|MUX_ABCD_IN|result[2]~11, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[2]~12 , DPTH|MUX_ABCD_IN|result[2]~12, processor, 1
instance = comp, \DPTH|ABCD|data[3][2] , DPTH|ABCD|data[3][2], processor, 1
instance = comp, \DPTH|ABCD|data[0][2] , DPTH|ABCD|data[0][2], processor, 1
instance = comp, \DPTH|ABCD|Mux5~0 , DPTH|ABCD|Mux5~0, processor, 1
instance = comp, \DPTH|ABCD|Mux5~1 , DPTH|ABCD|Mux5~1, processor, 1
instance = comp, \DPTH|ABCD|BRy[2] , DPTH|ABCD|BRy[2], processor, 1
instance = comp, \DPTH|op2|DOUT[2] , DPTH|op2|DOUT[2], processor, 1
instance = comp, \DPTH|MUX_MEM|result[2]~5 , DPTH|MUX_MEM|result[2]~5, processor, 1
instance = comp, \DPTH|MUX_MEM|result[2]~6 , DPTH|MUX_MEM|result[2]~6, processor, 1
instance = comp, \DPTH|op|DOUT[3] , DPTH|op|DOUT[3], processor, 1
instance = comp, \ctr|Equal7~0 , ctr|Equal7~0, processor, 1
instance = comp, \ctr|Equal7~1 , ctr|Equal7~1, processor, 1
instance = comp, \DPTH|MUX_MEM|result[0]~1 , DPTH|MUX_MEM|result[0]~1, processor, 1
instance = comp, \DPTH|MUX_MEM|result[1]~3 , DPTH|MUX_MEM|result[1]~3, processor, 1
instance = comp, \DPTH|MUX_MEM|result[1]~4 , DPTH|MUX_MEM|result[1]~4, processor, 1
instance = comp, \DPTH|op|DOUT[0] , DPTH|op|DOUT[0], processor, 1
instance = comp, \ctr|Equal1~0 , ctr|Equal1~0, processor, 1
instance = comp, \ctr|Equal1~1 , ctr|Equal1~1, processor, 1
instance = comp, \ctr|y_next.RET~0 , ctr|y_next.RET~0, processor, 1
instance = comp, \ctr|y_present.RET , ctr|y_present.RET, processor, 1
instance = comp, \DPTH|op|DOUT[5] , DPTH|op|DOUT[5], processor, 1
instance = comp, \ctr|process_1~20 , ctr|process_1~20, processor, 1
instance = comp, \ctr|process_1~22 , ctr|process_1~22, processor, 1
instance = comp, \ctr|process_1~18 , ctr|process_1~18, processor, 1
instance = comp, \ctr|process_1~19 , ctr|process_1~19, processor, 1
instance = comp, \ctr|Selector2~0 , ctr|Selector2~0, processor, 1
instance = comp, \ctr|Selector2~1 , ctr|Selector2~1, processor, 1
instance = comp, \ctr|y_present.ERRO , ctr|y_present.ERRO, processor, 1
instance = comp, \ctr|process_1~16 , ctr|process_1~16, processor, 1
instance = comp, \ctr|y_next.INC~0 , ctr|y_next.INC~0, processor, 1
instance = comp, \ctr|y_present.INC , ctr|y_present.INC, processor, 1
instance = comp, \ctr|y_next.ADD~0 , ctr|y_next.ADD~0, processor, 1
instance = comp, \ctr|y_present.ADD , ctr|y_present.ADD, processor, 1
instance = comp, \ctr|y_next.CMP~3 , ctr|y_next.CMP~3, processor, 1
instance = comp, \ctr|y_next.CMP~16 , ctr|y_next.CMP~16, processor, 1
instance = comp, \ctr|y_present.CMP , ctr|y_present.CMP, processor, 1
instance = comp, \ctr|y_next.start~0 , ctr|y_next.start~0, processor, 1
instance = comp, \ctr|y_next.start , ctr|y_next.start, processor, 1
instance = comp, \ctr|y_present.start , ctr|y_present.start, processor, 1
instance = comp, \ctr|y_present.search~0 , ctr|y_present.search~0, processor, 1
instance = comp, \ctr|y_present.search , ctr|y_present.search, processor, 1
instance = comp, \ctr|WideOr5~0 , ctr|WideOr5~0, processor, 1
instance = comp, \DPTH|ProCnt|PC_reg|DOUT[0] , DPTH|ProCnt|PC_reg|DOUT[0], processor, 1
instance = comp, \DPTH|ABCD|data[1][0] , DPTH|ABCD|data[1][0], processor, 1
instance = comp, \DPTH|ABCD|Mux7~0 , DPTH|ABCD|Mux7~0, processor, 1
instance = comp, \DPTH|ABCD|Mux7~1 , DPTH|ABCD|Mux7~1, processor, 1
instance = comp, \DPTH|ABCD|BRy[0] , DPTH|ABCD|BRy[0], processor, 1
instance = comp, \DPTH|MUX_MEM|result[0]~0 , DPTH|MUX_MEM|result[0]~0, processor, 1
instance = comp, \DPTH|MUX_MEM|result[0]~2 , DPTH|MUX_MEM|result[0]~2, processor, 1
instance = comp, \DPTH|op|DOUT[6] , DPTH|op|DOUT[6], processor, 1
instance = comp, \ctr|process_1~2 , ctr|process_1~2, processor, 1
instance = comp, \ctr|Equal5~3 , ctr|Equal5~3, processor, 1
instance = comp, \ctr|Selector8~0 , ctr|Selector8~0, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[0]~15 , DPTH|MUX_ABCD_IN|result[0]~15, processor, 1
instance = comp, \DPTH|MUX_ABCD_IN|result[0]~16 , DPTH|MUX_ABCD_IN|result[0]~16, processor, 1
instance = comp, \DPTH|ABCD|data[2][0]~feeder , DPTH|ABCD|data[2][0]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[2][0] , DPTH|ABCD|data[2][0], processor, 1
instance = comp, \DPTH|ABCD|Mux15~0 , DPTH|ABCD|Mux15~0, processor, 1
instance = comp, \DPTH|ABCD|Mux15~1 , DPTH|ABCD|Mux15~1, processor, 1
instance = comp, \DPTH|ABCD|BRx[0] , DPTH|ABCD|BRx[0], processor, 1
instance = comp, \DPTH|ABCD|Mux2~0 , DPTH|ABCD|Mux2~0, processor, 1
instance = comp, \DPTH|ABCD|Mux2~1 , DPTH|ABCD|Mux2~1, processor, 1
instance = comp, \DPTH|ABCD|BRy[5] , DPTH|ABCD|BRy[5], processor, 1
instance = comp, \DPTH|ABCD|data[2][4]~feeder , DPTH|ABCD|data[2][4]~feeder, processor, 1
instance = comp, \DPTH|ABCD|data[2][4] , DPTH|ABCD|data[2][4], processor, 1
instance = comp, \DPTH|ABCD|data[1][4] , DPTH|ABCD|data[1][4], processor, 1
instance = comp, \DPTH|ABCD|Mux3~0 , DPTH|ABCD|Mux3~0, processor, 1
instance = comp, \DPTH|ABCD|Mux3~1 , DPTH|ABCD|Mux3~1, processor, 1
instance = comp, \DPTH|ABCD|BRy[4] , DPTH|ABCD|BRy[4], processor, 1
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~0, processor, 1
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~4, processor, 1
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~6, processor, 1
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~8, processor, 1
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~10, processor, 1
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~12, processor, 1
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~14, processor, 1
instance = comp, \DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16 , DPTH|LULA|adder|LPM_ADD_SUB_component|auto_generated|op_1~16, processor, 1
instance = comp, \DPTH|LULA|Equal13~1 , DPTH|LULA|Equal13~1, processor, 1
instance = comp, \DPTH|LULA|Equal13~0 , DPTH|LULA|Equal13~0, processor, 1
instance = comp, \DPTH|LULA|Equal13~2 , DPTH|LULA|Equal13~2, processor, 1
instance = comp, \ctr|y_next.OPR~0 , ctr|y_next.OPR~0, processor, 1
instance = comp, \ctr|y_present.OPR , ctr|y_present.OPR, processor, 1
instance = comp, \ctr|y_present.OPR~clkctrl , ctr|y_present.OPR~clkctrl, processor, 1
instance = comp, \DPTH|op1|DOUT[2]~feeder , DPTH|op1|DOUT[2]~feeder, processor, 1
instance = comp, \DPTH|op1|DOUT[2] , DPTH|op1|DOUT[2], processor, 1
instance = comp, \DPTH|op1|DOUT[3]~feeder , DPTH|op1|DOUT[3]~feeder, processor, 1
instance = comp, \DPTH|op1|DOUT[3] , DPTH|op1|DOUT[3], processor, 1
instance = comp, \DPTH|op1|DOUT[4]~feeder , DPTH|op1|DOUT[4]~feeder, processor, 1
instance = comp, \DPTH|op1|DOUT[4] , DPTH|op1|DOUT[4], processor, 1
instance = comp, \DPTH|op1|DOUT[5] , DPTH|op1|DOUT[5], processor, 1
instance = comp, \DPTH|op1|DOUT[6]~feeder , DPTH|op1|DOUT[6]~feeder, processor, 1
instance = comp, \DPTH|op1|DOUT[6] , DPTH|op1|DOUT[6], processor, 1
instance = comp, \DPTH|op1|DOUT[7]~feeder , DPTH|op1|DOUT[7]~feeder, processor, 1
instance = comp, \DPTH|op1|DOUT[7] , DPTH|op1|DOUT[7], processor, 1
instance = comp, \ctr|Selector10~1 , ctr|Selector10~1, processor, 1
instance = comp, \ctr|sel_MUX_MEM[0]~0 , ctr|sel_MUX_MEM[0]~0, processor, 1
instance = comp, \wren_b~I , wren_b, processor, 1
instance = comp, \q_b[0]~I , q_b[0], processor, 1
instance = comp, \q_b[1]~I , q_b[1], processor, 1
instance = comp, \q_b[2]~I , q_b[2], processor, 1
instance = comp, \q_b[3]~I , q_b[3], processor, 1
instance = comp, \q_b[4]~I , q_b[4], processor, 1
instance = comp, \q_b[5]~I , q_b[5], processor, 1
instance = comp, \q_b[6]~I , q_b[6], processor, 1
instance = comp, \q_b[7]~I , q_b[7], processor, 1
instance = comp, \C~I , C, processor, 1
instance = comp, \Z~I , Z, processor, 1
instance = comp, \t_op_out[0]~I , t_op_out[0], processor, 1
instance = comp, \t_op_out[1]~I , t_op_out[1], processor, 1
instance = comp, \t_op_out[2]~I , t_op_out[2], processor, 1
instance = comp, \t_op_out[3]~I , t_op_out[3], processor, 1
instance = comp, \t_op_out[4]~I , t_op_out[4], processor, 1
instance = comp, \t_op_out[5]~I , t_op_out[5], processor, 1
instance = comp, \t_op_out[6]~I , t_op_out[6], processor, 1
instance = comp, \t_op_out[7]~I , t_op_out[7], processor, 1
instance = comp, \t_op_ld~I , t_op_ld, processor, 1
instance = comp, \t_op1_out[0]~I , t_op1_out[0], processor, 1
instance = comp, \t_op1_out[1]~I , t_op1_out[1], processor, 1
instance = comp, \t_op1_out[2]~I , t_op1_out[2], processor, 1
instance = comp, \t_op1_out[3]~I , t_op1_out[3], processor, 1
instance = comp, \t_op1_out[4]~I , t_op1_out[4], processor, 1
instance = comp, \t_op1_out[5]~I , t_op1_out[5], processor, 1
instance = comp, \t_op1_out[6]~I , t_op1_out[6], processor, 1
instance = comp, \t_op1_out[7]~I , t_op1_out[7], processor, 1
instance = comp, \t_op1_ld~I , t_op1_ld, processor, 1
instance = comp, \t_op2_out[0]~I , t_op2_out[0], processor, 1
instance = comp, \t_op2_out[1]~I , t_op2_out[1], processor, 1
instance = comp, \t_op2_out[2]~I , t_op2_out[2], processor, 1
instance = comp, \t_op2_out[3]~I , t_op2_out[3], processor, 1
instance = comp, \t_op2_out[4]~I , t_op2_out[4], processor, 1
instance = comp, \t_op2_out[5]~I , t_op2_out[5], processor, 1
instance = comp, \t_op2_out[6]~I , t_op2_out[6], processor, 1
instance = comp, \t_op2_out[7]~I , t_op2_out[7], processor, 1
instance = comp, \t_op2_ld~I , t_op2_ld, processor, 1
instance = comp, \t_Aa[0]~I , t_Aa[0], processor, 1
instance = comp, \t_Aa[1]~I , t_Aa[1], processor, 1
instance = comp, \t_Aa[2]~I , t_Aa[2], processor, 1
instance = comp, \t_Aa[3]~I , t_Aa[3], processor, 1
instance = comp, \t_Aa[4]~I , t_Aa[4], processor, 1
instance = comp, \t_Aa[5]~I , t_Aa[5], processor, 1
instance = comp, \t_Aa[6]~I , t_Aa[6], processor, 1
instance = comp, \t_Aa[7]~I , t_Aa[7], processor, 1
instance = comp, \t_Da[0]~I , t_Da[0], processor, 1
instance = comp, \t_Da[1]~I , t_Da[1], processor, 1
instance = comp, \t_Da[2]~I , t_Da[2], processor, 1
instance = comp, \t_Da[3]~I , t_Da[3], processor, 1
instance = comp, \t_Da[4]~I , t_Da[4], processor, 1
instance = comp, \t_Da[5]~I , t_Da[5], processor, 1
instance = comp, \t_Da[6]~I , t_Da[6], processor, 1
instance = comp, \t_Da[7]~I , t_Da[7], processor, 1
instance = comp, \t_mem[0]~I , t_mem[0], processor, 1
instance = comp, \t_mem[1]~I , t_mem[1], processor, 1
instance = comp, \t_mem[2]~I , t_mem[2], processor, 1
instance = comp, \t_mem[3]~I , t_mem[3], processor, 1
instance = comp, \t_mem[4]~I , t_mem[4], processor, 1
instance = comp, \t_mem[5]~I , t_mem[5], processor, 1
instance = comp, \t_mem[6]~I , t_mem[6], processor, 1
instance = comp, \t_mem[7]~I , t_mem[7], processor, 1
instance = comp, \t_Wa~I , t_Wa, processor, 1
instance = comp, \t_count_PC~I , t_count_PC, processor, 1
instance = comp, \t_sel_PC[0]~I , t_sel_PC[0], processor, 1
instance = comp, \t_sel_PC[1]~I , t_sel_PC[1], processor, 1
instance = comp, \t_count_SP~I , t_count_SP, processor, 1
instance = comp, \t_push_pop~I , t_push_pop, processor, 1
instance = comp, \t_sel_SP[0]~I , t_sel_SP[0], processor, 1
instance = comp, \t_sel_SP[1]~I , t_sel_SP[1], processor, 1
instance = comp, \t_OP_sel[0]~I , t_OP_sel[0], processor, 1
instance = comp, \t_OP_sel[1]~I , t_OP_sel[1], processor, 1
instance = comp, \t_OP_sel[2]~I , t_OP_sel[2], processor, 1
instance = comp, \t_OP_sel[3]~I , t_OP_sel[3], processor, 1
instance = comp, \t_AB_Reg[0]~I , t_AB_Reg[0], processor, 1
instance = comp, \t_AB_Reg[1]~I , t_AB_Reg[1], processor, 1
instance = comp, \t_AB_RegX[0]~I , t_AB_RegX[0], processor, 1
instance = comp, \t_AB_RegX[1]~I , t_AB_RegX[1], processor, 1
instance = comp, \t_W_wr~I , t_W_wr, processor, 1
instance = comp, \t_sel_MUX_ABCD[0]~I , t_sel_MUX_ABCD[0], processor, 1
instance = comp, \t_sel_MUX_ABCD[1]~I , t_sel_MUX_ABCD[1], processor, 1
instance = comp, \t_sel_MUX_ABCD_IN[0]~I , t_sel_MUX_ABCD_IN[0], processor, 1
instance = comp, \t_sel_MUX_ABCD_IN[1]~I , t_sel_MUX_ABCD_IN[1], processor, 1
instance = comp, \t_sel_MUX_Da[0]~I , t_sel_MUX_Da[0], processor, 1
instance = comp, \t_sel_MUX_Da[1]~I , t_sel_MUX_Da[1], processor, 1
instance = comp, \t_sel_MUX_ULA[0]~I , t_sel_MUX_ULA[0], processor, 1
instance = comp, \t_sel_MUX_ULA[1]~I , t_sel_MUX_ULA[1], processor, 1
instance = comp, \t_sel_MUX_MEM[0]~I , t_sel_MUX_MEM[0], processor, 1
instance = comp, \t_sel_MUX_MEM[1]~I , t_sel_MUX_MEM[1], processor, 1
instance = comp, \t_sel_MUX_MEM[2]~I , t_sel_MUX_MEM[2], processor, 1
