$date
	Fri Oct 08 14:32:05 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " pt $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#20
0"
#40
1"
#60
0"
1!
#80
1"
#100
0"
#120
1"
0!
#140
0"
#160
1"
#180
0"
1!
#200
1"
#220
0"
#240
1"
0!
#260
0"
#280
1"
#300
0"
1!
#320
1"
#340
0"
#360
1"
0!
#380
0"
#400
1"
#420
0"
1!
#440
1"
#460
0"
#480
1"
0!
#500
0"
#520
1"
#540
0"
1!
#560
1"
#580
0"
#600
1"
0!
#620
0"
#640
1"
#660
0"
1!
#680
1"
#700
0"
