<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <title>UC Davis Research Group</title>
    <link rel="stylesheet" href="styles.css" />
  </head>
  <body>
    <!-- Navbar -->

    <header class="topnav">
      <div class="nav-container">
        <ul class="nav-menu">
          <li><a href="index.html">Home</a></li>
          <li><a href="people.html">People</a></li>
          <li>
            <a href="projects.html">Projects</a>
          </li>
          <li><a href="publication.html">Publications</a></li>
        </ul>
        <!-- <div class="search-icon">üîç</div> -->
      </div>
    </header>

    <main class="two-column fixed-container">
      <div class="main-wrap">
        <div class="main-box">
          <p class="group-font-size remove-margin-top">
            Digital System Design-Test-Verification and Fault Tolerance Research Group
          </p>
          <h1 class="remove-margin-top">Research Interests</h1>
          <p class="main-page-font-size" align="justify">
            Computer-aided design, verification, and testing for digital systems; Fault-tolerant
            computing; and VLSI architectures.
          </p>
          <h1>Research Activities</h1>
          <p class="main-page-font-size" align="justify">
            Digital Design-Test-Verification and Fault Tolerance Research Group focuses on the
            comprehensive lifetime validation of digital systems that uses fabrication fault testing
            and simulation techniques and accounts for design errors, fabrication faults, and
            operational faults. The specific contributions of his research activities include:
          </p>
          <ul class="main-page-font-size add-left-padding ">
            <li>
              Efficient techniques for gate-level and high-level simulation-based design
              verification.
            </li>
          </br>
            <li>
              New post-silicon verification methods that improve the observability of internal
              signals within complex digital systems.
            </li>      </br>
            <li>
              Several on-line testing techniques for the detection of operational faults during
              normal operation.
            </li>      </br>
            <li>
              Various approximate and exact global fault collapsing techniques that drastically
              reduce the number of modeled faults.
            </li>      </br>
            <li>
              New implementation-independent functional test generation techniques that extract good
              sets of functional vectors.
            </li>      </br>
          </ul>
        </div>

        <div class="content content-main_page">
          <img src="images/logo-new.png" class="lab-logo" alt="Research Group" />
          <!-- <a class="main-page-font-size department-link" href="https://ece.ucdavis.edu/"
            >Department of Electrical and Computer Engineering, UC Davis.</a
          > -->
        </div>
      </div>
    </main>

    <!-- Footer -->
    <footer class="ucd-footer">
      <div class="footer-top">
        <img src="script.svg" class="script-logo" alt="UC Davis Script Logo" />
        <p>Laboratory for Embedded and Programmable Systems</p>
      </div>
      <div class="footer-links">
        <p>
          <a href="https://ucdavis.edu">University of California, Davis</a>, One Shields Avenue,
          Davis, CA 95616 | 530-752-1011
        </p>
      </div>
    </footer>
  </body>
</html>
