// Seed: 582205602
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input supply0 id_2,
    input tri id_3,
    input wor id_4,
    input wire id_5,
    output tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input uwire id_11,
    input wire id_12
);
  logic [-1 : -1  ==  -1] id_14;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd96,
    parameter id_11 = 32'd82,
    parameter id_3  = 32'd10
) (
    output tri0 id_0,
    input wand _id_1,
    input tri id_2,
    input supply0 _id_3,
    input tri id_4,
    output tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri id_8,
    input tri0 id_9,
    input wire id_10,
    input supply1 _id_11,
    output supply0 id_12
);
  wire [id_3 : id_1] id_14;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9,
      id_9,
      id_10,
      id_12,
      id_6,
      id_2,
      id_12,
      id_12,
      id_9,
      id_6
  );
  logic id_15, id_16;
  logic [id_11 : -1] id_17 = id_11;
  wire id_18;
endmodule
