#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5580631f70 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x558067b410_0 .var "CLK", 0 0;
v0x558067b4d0_0 .var "Reset_L", 0 0;
v0x558067b590_0 .net "currentPC", 63 0, v0x558067a1c0_0;  1 drivers
v0x558067b630_0 .net "dMemOut", 63 0, v0x5580679180_0;  1 drivers
v0x558067b720_0 .var "passed", 7 0;
v0x558067b830_0 .var "startPC", 63 0;
v0x558067b8f0_0 .var "watchdog", 15 0;
E_0x55806034d0 .event edge, v0x558067b8f0_0;
S_0x55806065f0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x5580631f70;
 .timescale -9 -12;
v0x5580652a40_0 .var "numTests", 7 0;
v0x5580636030_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5580636030_0;
    %load/vec4 v0x5580652a40_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x5580636030_0, v0x5580652a40_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5580674820 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x5580631f70;
 .timescale -9 -12;
v0x558064f5d0_0 .var "actualOut", 63 0;
v0x5580674a50_0 .var "expectedOut", 63 0;
v0x5580674b30_0 .var "passed", 7 0;
v0x5580674bf0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x558064f5d0_0;
    %load/vec4 v0x5580674a50_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x5580674bf0_0 {0 0 0};
    %load/vec4 v0x5580674b30_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5580674b30_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x5580674bf0_0, v0x558064f5d0_0, v0x5580674a50_0 {0 0 0};
T_1.3 ;
    %end;
S_0x5580674cd0 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0x5580631f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "dmemout"
    .port_info 4 /INPUT 1 "CLK"
v0x5580679a10_0 .net "CLK", 0 0, v0x558067b410_0;  1 drivers
v0x5580679b00_0 .net "Imm25", 25 0, L_0x558067c030;  1 drivers
v0x5580679bc0_0 .net *"_s5", 4 0, L_0x558067bc00;  1 drivers
v0x5580679c90_0 .net *"_s7", 4 0, L_0x558067bca0;  1 drivers
v0x5580679d70_0 .net "alu_mux", 63 0, L_0x558067c7d0;  1 drivers
v0x5580679e80_0 .net "aluctrl", 3 0, v0x5580677d50_0;  1 drivers
v0x5580679f70_0 .net "aluout", 63 0, v0x5580675450_0;  1 drivers
v0x558067a080_0 .net "alusrc", 0 0, v0x5580677e30_0;  1 drivers
v0x558067a120_0 .net "branch", 0 0, v0x5580677ed0_0;  1 drivers
v0x558067a1c0_0 .var "currentpc", 63 0;
v0x558067a2b0_0 .net "dmemout", 63 0, v0x5580679180_0;  alias, 1 drivers
v0x558067a370_0 .net "extimm", 63 0, v0x55806777c0_0;  1 drivers
v0x558067a460_0 .net "instruction", 31 0, v0x55806798f0_0;  1 drivers
v0x558067a520_0 .net "mem2reg", 0 0, v0x5580677fd0_0;  1 drivers
v0x558067a5c0_0 .net "memread", 0 0, v0x5580678070_0;  1 drivers
v0x558067a6b0_0 .net "memwrite", 0 0, v0x5580678160_0;  1 drivers
v0x558067a7a0_0 .net "nextpc", 63 0, v0x5580675fe0_0;  1 drivers
v0x558067a840_0 .net "opcode", 10 0, L_0x558067bf00;  1 drivers
v0x558067a8e0_0 .net "rd", 4 0, L_0x558067b9b0;  1 drivers
v0x558067a980_0 .net "reg2loc", 0 0, v0x5580678300_0;  1 drivers
v0x558067aa50_0 .net "regoutA", 63 0, L_0x5580613100;  1 drivers
v0x558067ab40_0 .net "regoutB", 63 0, L_0x5580612fe0;  1 drivers
v0x558067ac30_0 .net "regwrite", 0 0, v0x55806783c0_0;  1 drivers
v0x558067ad20_0 .net "resetl", 0 0, v0x558067b4d0_0;  1 drivers
v0x558067adc0_0 .net "rm", 4 0, L_0x558067bb10;  1 drivers
v0x558067ae80_0 .net "rn", 4 0, L_0x558067bd70;  1 drivers
v0x558067af20_0 .net "signop", 1 0, v0x5580678460_0;  1 drivers
v0x558067b010_0 .net "startpc", 63 0, v0x558067b830_0;  1 drivers
v0x558067b0f0_0 .net "uncond_branch", 0 0, v0x5580678530_0;  1 drivers
v0x558067b1e0_0 .net "write_mux", 63 0, L_0x558068cdd0;  1 drivers
v0x558067b2a0_0 .net "zero", 0 0, L_0x558068cc40;  1 drivers
L_0x558067b9b0 .part v0x55806798f0_0, 0, 5;
L_0x558067bb10 .part v0x55806798f0_0, 5, 5;
L_0x558067bc00 .part v0x55806798f0_0, 0, 5;
L_0x558067bca0 .part v0x55806798f0_0, 16, 5;
L_0x558067bd70 .functor MUXZ 5, L_0x558067bca0, L_0x558067bc00, v0x5580678300_0, C4<>;
L_0x558067bf00 .part v0x55806798f0_0, 21, 11;
L_0x558067c030 .part v0x55806798f0_0, 0, 26;
L_0x558067c7d0 .functor MUXZ 64, L_0x5580612fe0, v0x55806777c0_0, v0x5580677e30_0, C4<>;
L_0x558068cdd0 .functor MUXZ 64, v0x5580675450_0, v0x5580679180_0, v0x5580677fd0_0, C4<>;
S_0x5580674f20 .scope module, "ALU" "ALU" 3 115, 4 1 0, S_0x5580674cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "BusA"
    .port_info 1 /INPUT 64 "BusB"
    .port_info 2 /INPUT 4 "ALUCtrl"
    .port_info 3 /OUTPUT 1 "Zero"
    .port_info 4 /OUTPUT 64 "BusW"
v0x55806751b0_0 .net "ALUCtrl", 3 0, v0x5580677d50_0;  alias, 1 drivers
v0x55806752b0_0 .net "BusA", 63 0, L_0x5580613100;  alias, 1 drivers
v0x5580675390_0 .net "BusB", 63 0, L_0x558067c7d0;  alias, 1 drivers
v0x5580675450_0 .var "BusW", 63 0;
v0x5580675530_0 .net "Zero", 0 0, L_0x558068cc40;  alias, 1 drivers
L_0x7fa13190a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5580675640_0 .net/2u *"_s0", 63 0, L_0x7fa13190a8;  1 drivers
v0x5580675720_0 .net *"_s2", 0 0, L_0x558068c970;  1 drivers
L_0x7fa13190f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55806757e0_0 .net/2s *"_s4", 1 0, L_0x7fa13190f0;  1 drivers
L_0x7fa1319138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55806758c0_0 .net/2s *"_s6", 1 0, L_0x7fa1319138;  1 drivers
v0x55806759a0_0 .net *"_s8", 1 0, L_0x558068cab0;  1 drivers
E_0x5580603150 .event edge, v0x55806751b0_0, v0x55806752b0_0, v0x5580675390_0;
L_0x558068c970 .cmp/ne 64, v0x5580675450_0, L_0x7fa13190a8;
L_0x558068cab0 .functor MUXZ 2, L_0x7fa1319138, L_0x7fa13190f0, L_0x558068c970, C4<>;
L_0x558068cc40 .delay 1 (1000,1000,1000) L_0x558068cc40/d;
L_0x558068cc40/d .part L_0x558068cab0, 0, 1;
S_0x5580675b20 .scope module, "NextPC" "NextPCLogic" 3 73, 5 1 0, S_0x5580674cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
v0x5580675d90_0 .net "ALUZero", 0 0, L_0x558068cc40;  alias, 1 drivers
v0x5580675e50_0 .net "Branch", 0 0, v0x5580677ed0_0;  alias, 1 drivers
v0x5580675ef0_0 .net "CurrentPC", 63 0, v0x558067a1c0_0;  alias, 1 drivers
v0x5580675fe0_0 .var "NextPC", 63 0;
v0x55806760c0_0 .net "SignExtImm64", 63 0, v0x55806777c0_0;  alias, 1 drivers
v0x55806761f0_0 .net "Uncondbranch", 0 0, v0x5580678530_0;  alias, 1 drivers
E_0x5580603860/0 .event edge, v0x55806761f0_0, v0x5580675ef0_0, v0x55806760c0_0, v0x5580675530_0;
E_0x5580603860/1 .event edge, v0x5580675e50_0;
E_0x5580603860 .event/or E_0x5580603860/0, E_0x5580603860/1;
S_0x5580676370 .scope module, "RegFile" "RegisterFile" 3 96, 6 1 0, S_0x5580674cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
L_0x5580613100/d .functor BUFZ 64, L_0x558067c120, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5580613100 .delay 64 (2000,2000,2000) L_0x5580613100/d;
L_0x5580612fe0/d .functor BUFZ 64, L_0x558067c500, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5580612fe0 .delay 64 (2000,2000,2000) L_0x5580612fe0/d;
v0x5580676680_0 .net "BusA", 63 0, L_0x5580613100;  alias, 1 drivers
v0x5580676790_0 .net "BusB", 63 0, L_0x5580612fe0;  alias, 1 drivers
v0x5580676850_0 .net "BusW", 63 0, L_0x558068cdd0;  alias, 1 drivers
v0x5580676940_0 .net "Clk", 0 0, v0x558067b410_0;  alias, 1 drivers
v0x5580676a00 .array "R", 0 31, 63 0;
v0x5580676b10_0 .net "RA", 4 0, L_0x558067bb10;  alias, 1 drivers
v0x5580676bf0_0 .net "RB", 4 0, L_0x558067bd70;  alias, 1 drivers
v0x5580676cd0_0 .net "RW", 4 0, L_0x558067b9b0;  alias, 1 drivers
v0x5580676db0_0 .net "RegWr", 0 0, v0x55806783c0_0;  alias, 1 drivers
v0x5580676e70_0 .net *"_s0", 63 0, L_0x558067c120;  1 drivers
v0x5580676f50_0 .net *"_s10", 6 0, L_0x558067c5a0;  1 drivers
L_0x7fa1319060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5580677030_0 .net *"_s13", 1 0, L_0x7fa1319060;  1 drivers
v0x5580677110_0 .var/2u *"_s16", 63 0; Local signal
v0x55806771f0_0 .net *"_s2", 6 0, L_0x558067c1c0;  1 drivers
L_0x7fa1319018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55806772d0_0 .net *"_s5", 1 0, L_0x7fa1319018;  1 drivers
v0x55806773b0_0 .net *"_s8", 63 0, L_0x558067c500;  1 drivers
E_0x5580603290 .event negedge, v0x5580676940_0;
L_0x558067c120 .array/port v0x5580676a00, L_0x558067c1c0;
L_0x558067c1c0 .concat [ 5 2 0 0], L_0x558067bb10, L_0x7fa1319018;
L_0x558067c500 .array/port v0x5580676a00, L_0x558067c5a0;
L_0x558067c5a0 .concat [ 5 2 0 0], L_0x558067bd70, L_0x7fa1319060;
S_0x5580677590 .scope module, "SignExt" "SignExtender" 3 107, 7 1 0, S_0x5580674cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Imm25"
    .port_info 2 /INPUT 2 "Ctrl"
v0x55806777c0_0 .var "BusImm", 63 0;
v0x55806778a0_0 .net "Ctrl", 1 0, v0x5580678460_0;  alias, 1 drivers
v0x5580677960_0 .net "Imm25", 25 0, L_0x558067c030;  alias, 1 drivers
E_0x5580657950 .event edge, v0x55806778a0_0, v0x5580677960_0;
S_0x5580677ad0 .scope module, "control" "control" 3 82, 8 17 0, S_0x5580674cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 2 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x5580677d50_0 .var "aluop", 3 0;
v0x5580677e30_0 .var "alusrc", 0 0;
v0x5580677ed0_0 .var "branch", 0 0;
v0x5580677fd0_0 .var "mem2reg", 0 0;
v0x5580678070_0 .var "memread", 0 0;
v0x5580678160_0 .var "memwrite", 0 0;
v0x5580678220_0 .net "opcode", 10 0, L_0x558067bf00;  alias, 1 drivers
v0x5580678300_0 .var "reg2loc", 0 0;
v0x55806783c0_0 .var "regwrite", 0 0;
v0x5580678460_0 .var "signop", 1 0;
v0x5580678530_0 .var "uncond_branch", 0 0;
E_0x5580677cf0 .event edge, v0x5580678220_0;
S_0x5580678720 .scope module, "datamem" "DataMemory" 3 123, 9 5 0, S_0x5580674cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x5580678dd0_0 .net "Address", 63 0, v0x5580675450_0;  alias, 1 drivers
v0x5580678ee0_0 .net "Clock", 0 0, v0x558067b410_0;  alias, 1 drivers
v0x5580678fb0_0 .net "MemoryRead", 0 0, v0x5580678070_0;  alias, 1 drivers
v0x55806790b0_0 .net "MemoryWrite", 0 0, v0x5580678160_0;  alias, 1 drivers
v0x5580679180_0 .var "ReadData", 63 0;
v0x5580679270_0 .net "WriteData", 63 0, L_0x5580612fe0;  alias, 1 drivers
v0x5580679310 .array "memBank", 0 1023, 7 0;
E_0x5580678980 .event posedge, v0x5580676940_0;
S_0x5580678a00 .scope task, "initset" "initset" 9 16, 9 16 0, S_0x5580678720;
 .timescale -9 -12;
v0x5580678bf0_0 .var "addr", 63 0;
v0x5580678cf0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.datamem.initset ;
    %load/vec4 v0x5580678cf0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5580678bf0_0;
    %store/vec4a v0x5580679310, 4, 0;
    %load/vec4 v0x5580678cf0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5580678bf0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5580679310, 4, 0;
    %load/vec4 v0x5580678cf0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5580678bf0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5580679310, 4, 0;
    %load/vec4 v0x5580678cf0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5580678bf0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5580679310, 4, 0;
    %load/vec4 v0x5580678cf0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5580678bf0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5580679310, 4, 0;
    %load/vec4 v0x5580678cf0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5580678bf0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5580679310, 4, 0;
    %load/vec4 v0x5580678cf0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5580678bf0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5580679310, 4, 0;
    %load/vec4 v0x5580678cf0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5580678bf0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5580679310, 4, 0;
    %end;
S_0x5580679470 .scope module, "imem" "InstructionMemory" 3 68, 10 8 0, S_0x5580674cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x55806538f0 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x5580653930 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x55806797e0_0 .net "Address", 63 0, v0x558067a1c0_0;  alias, 1 drivers
v0x55806798f0_0 .var "Data", 31 0;
E_0x5580679760 .event edge, v0x5580675ef0_0;
    .scope S_0x5580679470;
T_3 ;
    %wait E_0x5580679760;
    %delay 4000, 0;
    %load/vec4 v0x55806797e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.13 ;
    %pushi/vec4 2432698337, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.14 ;
    %pushi/vec4 2432707554, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.15 ;
    %pushi/vec4 2332164131, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.16 ;
    %pushi/vec4 4161012707, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.17 ;
    %pushi/vec4 4165207017, 0, 32;
    %store/vec4 v0x55806798f0_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5580679470;
T_4 ;
    %wait E_0x5580679760;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5580675b20;
T_5 ;
    %wait E_0x5580603860;
    %load/vec4 v0x55806761f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5580675ef0_0;
    %load/vec4 v0x55806760c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5580675fe0_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5580675d90_0;
    %load/vec4 v0x5580675e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5580675ef0_0;
    %load/vec4 v0x55806760c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x5580675fe0_0, 0, 64;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5580675ef0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x5580675fe0_0, 0, 64;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5580677ad0;
T_6 ;
    %wait E_0x5580677cf0;
    %load/vec4 v0x5580678220_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_6.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580678300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580677ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5580678070_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x5580677fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580678160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5580677e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55806783c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5580677d50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5580678460_0, 0;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5580676370;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5580676a00, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x5580676370;
T_8 ;
    %wait E_0x5580603290;
    %load/vec4 v0x5580676db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5580676850_0;
    %load/vec4 v0x5580676cd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5580676a00, 0, 4;
T_8.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5580677110_0, 0, 64;
    %pushi/vec4 3000, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5580677110_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5580676a00, 4, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5580677590;
T_9 ;
    %wait E_0x5580657950;
    %load/vec4 v0x55806778a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5580677960_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x5580677960_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55806777c0_0, 0, 64;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55806778a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5580677960_0;
    %parti/s 1, 21, 6;
    %replicate 52;
    %load/vec4 v0x5580677960_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55806777c0_0, 0, 64;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55806778a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x5580677960_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0x5580677960_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55806777c0_0, 0, 64;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55806778a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x5580677960_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0x5580677960_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55806777c0_0, 0, 64;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5580674f20;
T_10 ;
    %wait E_0x5580603150;
    %load/vec4 v0x55806751b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x55806752b0_0;
    %load/vec4 v0x5580675390_0;
    %and;
    %assign/vec4 v0x5580675450_0, 20000;
T_10.0 ;
    %load/vec4 v0x55806751b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55806752b0_0;
    %load/vec4 v0x5580675390_0;
    %or;
    %assign/vec4 v0x5580675450_0, 20000;
T_10.2 ;
    %load/vec4 v0x55806751b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x55806752b0_0;
    %load/vec4 v0x5580675390_0;
    %add;
    %assign/vec4 v0x5580675450_0, 20000;
T_10.4 ;
    %load/vec4 v0x55806751b0_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x55806752b0_0;
    %load/vec4 v0x5580675390_0;
    %sub;
    %assign/vec4 v0x5580675450_0, 20000;
T_10.6 ;
    %load/vec4 v0x55806751b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x5580675390_0;
    %assign/vec4 v0x5580675450_0, 20000;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5580678720;
T_11 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5580678bf0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5580678cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamem.initset, S_0x5580678a00;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5580678bf0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5580678cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamem.initset, S_0x5580678a00;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5580678bf0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5580678cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamem.initset, S_0x5580678a00;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5580678bf0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5580678cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamem.initset, S_0x5580678a00;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5580678bf0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5580678cf0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.datamem.initset, S_0x5580678a00;
    %join;
    %end;
    .thread T_11;
    .scope S_0x5580678720;
T_12 ;
    %wait E_0x5580678980;
    %load/vec4 v0x5580678fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %ix/getv 4, v0x5580678dd0_0;
    %load/vec4a v0x5580679310, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5580679180_0, 4, 5;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5580679310, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5580679180_0, 4, 5;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5580679310, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5580679180_0, 4, 5;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5580679310, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5580679180_0, 4, 5;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5580679310, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5580679180_0, 4, 5;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5580679310, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5580679180_0, 4, 5;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5580679310, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5580679180_0, 4, 5;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5580679310, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5580679180_0, 4, 5;
    %vpi_call 9 61 "$display", "Reading Address:%h Data:%h", v0x5580678dd0_0, v0x5580679180_0 {0 0 0};
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5580678720;
T_13 ;
    %wait E_0x5580678980;
    %load/vec4 v0x55806790b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5580679270_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5580678dd0_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5580679310, 0, 4;
    %load/vec4 v0x5580679270_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5580679310, 0, 4;
    %load/vec4 v0x5580679270_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5580679310, 0, 4;
    %load/vec4 v0x5580679270_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5580679310, 0, 4;
    %load/vec4 v0x5580679270_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5580679310, 0, 4;
    %load/vec4 v0x5580679270_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5580679310, 0, 4;
    %load/vec4 v0x5580679270_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5580679310, 0, 4;
    %load/vec4 v0x5580679270_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5580678dd0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x5580679310, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5580674cd0;
T_14 ;
    %wait E_0x5580603290;
    %load/vec4 v0x558067ad20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x558067a7a0_0;
    %assign/vec4 v0x558067a1c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x558067b010_0;
    %assign/vec4 v0x558067a1c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5580631f70;
T_15 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5580631f70;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558067b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x558067b830_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558067b720_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558067b8f0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558067b4d0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x558067b830_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558067b4d0_0, 0, 1;
T_16.0 ;
    %load/vec4 v0x558067b590_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_16.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v0x558067b590_0 {0 0 0};
    %jmp T_16.0;
T_16.1 ;
    %delay 120000, 0;
    %load/vec4 v0x558067b630_0;
    %store/vec4 v0x558064f5d0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5580674a50_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x5580674bf0_0, 0, 257;
    %load/vec4 v0x558067b720_0;
    %store/vec4 v0x5580674b30_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5580674820;
    %join;
    %load/vec4 v0x5580674b30_0;
    %store/vec4 v0x558067b720_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558067b4d0_0, 0, 1;
    %pushi/vec4 64, 0, 64;
    %store/vec4 v0x558067b830_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558067b4d0_0, 0, 1;
T_16.2 ;
    %load/vec4 v0x558067b590_0;
    %cmpi/u 84, 0, 64;
    %jmp/0xz T_16.3, 5;
    %delay 120000, 0;
    %vpi_call 2 100 "$display", "CurrentPC:%h", v0x558067b590_0 {0 0 0};
    %jmp T_16.2;
T_16.3 ;
    %delay 120000, 0;
    %load/vec4 v0x558067b630_0;
    %store/vec4 v0x558064f5d0_0, 0, 64;
    %pushi/vec4 11, 0, 64;
    %store/vec4 v0x5580674a50_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x5580674bf0_0, 0, 257;
    %load/vec4 v0x558067b720_0;
    %store/vec4 v0x5580674b30_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5580674820;
    %join;
    %load/vec4 v0x5580674b30_0;
    %store/vec4 v0x558067b720_0, 0, 8;
    %load/vec4 v0x558067b720_0;
    %store/vec4 v0x5580636030_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5580652a40_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x55806065f0;
    %join;
    %vpi_call 2 108 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5580631f70;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558067b410_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5580631f70;
T_18 ;
    %delay 60000, 0;
    %load/vec4 v0x558067b410_0;
    %inv;
    %store/vec4 v0x558067b410_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x558067b410_0;
    %inv;
    %store/vec4 v0x558067b410_0, 0, 1;
    %load/vec4 v0x558067b8f0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x558067b8f0_0, 0, 16;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5580631f70;
T_19 ;
    %wait E_0x55806034d0;
    %load/vec4 v0x558067b8f0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 2 126 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 127 "$finish" {0 0 0};
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "NextPCLogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
