INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vmware/adc_lab/lab9_3_1/lab9_3_1.srcs/sources_1/ip/ip_counter_6/ip_counter_6_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_counter_6
INFO: [VRFC 10-311] analyzing module ip_counter_6_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module ip_counter_6_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module ip_counter_6_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module ip_counter_6_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module ip_counter_6_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module ip_counter_6_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module ip_counter_6_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vmware/adc_lab/lab9_3_1/lab9_3_1.srcs/sources_1/ip/ip_counter_10/ip_counter_10_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_counter_10
INFO: [VRFC 10-311] analyzing module ip_counter_10_c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module ip_counter_10_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module ip_counter_10_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module ip_counter_10_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module ip_counter_10_c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module ip_counter_10_c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module ip_counter_10_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vmware/adc_lab/lab9_3_1/lab9_3_1.srcs/sources_1/ip/clk_5MHz/clk_5MHz_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_5MHz
INFO: [VRFC 10-311] analyzing module clk_5MHz_clk_5MHz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vmware/adc_lab/lab9_3_1/lab9_3_1.srcs/sources_1/new/lab9_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module lab9_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vmware/adc_lab/lab9_3_1/lab9_3_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2845] overwriting previous definition of module glbl [/home/vmware/adc_lab/lab9_3_1/lab9_3_1.sim/sim_1/behav/xsim/glbl.v:6]
