<profile>

<section name = "Vivado HLS Report for 'ProjY'" level="0">
<item name = "Date">Sun Dec  5 18:58:35 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">proj0</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.17, 2.533, 0.52</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 3, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 102, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">0, -, 133, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="jet_hw_mul_mul_16ns_16ns_32_1_1_U6">jet_hw_mul_mul_16ns_16ns_32_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sin_table2_U">ProjY_sin_table2, 1, 0, 0, 0, 256, 16, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_ln68_fu_152_p2">-, 0, 0, 17, 1, 17</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln891_1_fu_101_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="icmp_ln891_fu_73_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="ap_return">select, 0, 0, 17, 1, 17</column>
<column name="phiQ1_V_2_fu_85_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln118_fu_113_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln887_fu_121_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="phiQ1_V_1_fu_79_p2">xor, 0, 0, 8, 8, 2</column>
<column name="phiQ1_V_3_fu_107_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="pt_V_read_reg_172">16, 0, 16, 0</column>
<column name="pt_V_read_reg_172_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="sin_table2_load_reg_187">16, 0, 16, 0</column>
<column name="tmp_33_reg_177">1, 0, 1, 0</column>
<column name="tmp_reg_192">16, 0, 16, 0</column>
<column name="tmp_33_reg_177">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ProjY, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ProjY, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ProjY, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ProjY, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ProjY, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ProjY, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, ProjY, return value</column>
<column name="ap_return">out, 17, ap_ctrl_hs, ProjY, return value</column>
<column name="pt_V">in, 16, ap_none, pt_V, scalar</column>
<column name="phi_V">in, 11, ap_none, phi_V, scalar</column>
</table>
</item>
</section>
</profile>
