.model u_pg_rca4
.inputs a[0] a[1] a[2] a[3] b[0] b[1] b[2] b[3]
.outputs u_pg_rca4_out[0] u_pg_rca4_out[1] u_pg_rca4_out[2] u_pg_rca4_out[3] u_pg_rca4_out[4]
.names vdd
1

.names a[0] b[0] u_pg_rca4_pg_fa0_xor0
01 1
10 1
.names a[0] b[0] u_pg_rca4_pg_fa0_and0
11 1
.names a[1] b[1] u_pg_rca4_pg_fa1_xor0
01 1
10 1
.names a[1] b[1] u_pg_rca4_pg_fa1_and0
11 1
.names u_pg_rca4_pg_fa1_xor0 u_pg_rca4_pg_fa0_and0 u_pg_rca4_pg_fa1_xor1
01 1
10 1
.names u_pg_rca4_pg_fa0_and0 u_pg_rca4_pg_fa1_xor0 u_pg_rca4_and1
11 1
.names u_pg_rca4_and1 u_pg_rca4_pg_fa1_and0 u_pg_rca4_or1
1- 1
-1 1
.names a[2] b[2] u_pg_rca4_pg_fa2_xor0
01 1
10 1
.names a[2] b[2] u_pg_rca4_pg_fa2_and0
11 1
.names u_pg_rca4_pg_fa2_xor0 u_pg_rca4_or1 u_pg_rca4_pg_fa2_xor1
01 1
10 1
.names u_pg_rca4_or1 u_pg_rca4_pg_fa2_xor0 u_pg_rca4_and2
11 1
.names u_pg_rca4_and2 u_pg_rca4_pg_fa2_and0 u_pg_rca4_or2
1- 1
-1 1
.names a[3] b[3] u_pg_rca4_pg_fa3_xor0
01 1
10 1
.names a[3] b[3] u_pg_rca4_pg_fa3_and0
11 1
.names u_pg_rca4_pg_fa3_xor0 u_pg_rca4_or2 u_pg_rca4_pg_fa3_xor1
01 1
10 1
.names u_pg_rca4_or2 u_pg_rca4_pg_fa3_xor0 u_pg_rca4_and3
11 1
.names u_pg_rca4_and3 u_pg_rca4_pg_fa3_and0 u_pg_rca4_or3
1- 1
-1 1
.names u_pg_rca4_pg_fa0_xor0 u_pg_rca4_out[0]
1 1
.names u_pg_rca4_pg_fa1_xor1 u_pg_rca4_out[1]
1 1
.names u_pg_rca4_pg_fa2_xor1 u_pg_rca4_out[2]
1 1
.names u_pg_rca4_pg_fa3_xor1 u_pg_rca4_out[3]
1 1
.names u_pg_rca4_or3 u_pg_rca4_out[4]
1 1
.end
