TimeQuest Timing Analyzer report for cnteprom
Mon May 26 09:53:46 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Minimum Pulse Width: 'Clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'Clock'
 24. Fast Model Hold: 'Clock'
 25. Fast Model Minimum Pulse Width: 'Clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; cnteprom                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+------------+-----------------+------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                 ;
+------------+-----------------+------------+------------------------------------------------------+
; 252.08 MHz ; 180.05 MHz      ; Clock      ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -2.967 ; -45.477       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 1.185 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.277 ; -77.671               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.020     ; 3.901      ;
; -2.011 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.051      ;
; -2.011 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.051      ;
; -2.011 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.051      ;
; -2.011 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.051      ;
; -2.011 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.051      ;
; -1.969 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.009      ;
; -1.969 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.009      ;
; -1.969 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.009      ;
; -1.969 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.009      ;
; -1.969 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.009      ;
; -1.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.844      ;
; -1.804 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.844      ;
; -1.643 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.683      ;
; -1.643 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.683      ;
; -1.643 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.683      ;
; -1.643 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.683      ;
; -1.643 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.683      ;
; -1.551 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.591      ;
; -1.551 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.591      ;
; -1.551 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.591      ;
; -1.551 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.591      ;
; -1.551 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.591      ;
; -1.272 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.500        ; 0.100      ; 1.826      ;
; -1.232 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.500        ; 0.100      ; 1.786      ;
; -1.230 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.500        ; 0.100      ; 1.784      ;
; -1.202 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.500        ; 0.100      ; 1.756      ;
; -0.816 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.500        ; 0.100      ; 1.370      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.185 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.492      ;
; 1.248 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.554      ;
; 1.248 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.554      ;
; 1.255 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.561      ;
; 1.503 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; -0.500       ; 0.100      ; 1.370      ;
; 1.664 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.970      ;
; 1.728 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.034      ;
; 1.728 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.034      ;
; 1.731 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.037      ;
; 1.750 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.056      ;
; 1.814 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.120      ;
; 1.817 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.123      ;
; 1.836 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.142      ;
; 1.889 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; -0.500       ; 0.100      ; 1.756      ;
; 1.903 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.209      ;
; 1.917 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; -0.500       ; 0.100      ; 1.784      ;
; 1.919 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; -0.500       ; 0.100      ; 1.786      ;
; 1.959 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; -0.500       ; 0.100      ; 1.826      ;
; 1.989 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.295      ;
; 2.377 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.683      ;
; 2.377 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.683      ;
; 2.538 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.844      ;
; 2.703 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.009      ;
; 2.703 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.009      ;
; 2.703 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.009      ;
; 2.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.051      ;
; 2.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.051      ;
; 2.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.051      ;
; 2.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 3.051      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
; 3.654 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.020     ; 3.901      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|srom|rom_block|auto_generated|ram_block1a0|clk1                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|srom|rom_block|auto_generated|ram_block1a0|clk1                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Start     ; Clock      ; 5.743 ; 5.743 ; Rise       ; Clock           ;
; Stop      ; Clock      ; 5.503 ; 5.503 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Start     ; Clock      ; -5.477 ; -5.477 ; Rise       ; Clock           ;
; Stop      ; Clock      ; -5.237 ; -5.237 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Period    ; Clock      ; 9.656 ; 9.656 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 7.978 ; 7.978 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 7.948 ; 7.948 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 7.554 ; 7.554 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 7.744 ; 7.744 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 7.555 ; 7.555 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 7.546 ; 7.546 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 7.555 ; 7.555 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 7.954 ; 7.954 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 7.975 ; 7.975 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 7.550 ; 7.550 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 7.978 ; 7.978 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 9.280 ; 9.280 ; Fall       ; Clock           ;
;  Q[0]     ; Clock      ; 9.219 ; 9.219 ; Fall       ; Clock           ;
;  Q[1]     ; Clock      ; 8.829 ; 8.829 ; Fall       ; Clock           ;
;  Q[2]     ; Clock      ; 9.041 ; 9.041 ; Fall       ; Clock           ;
;  Q[3]     ; Clock      ; 8.832 ; 8.832 ; Fall       ; Clock           ;
;  Q[4]     ; Clock      ; 8.823 ; 8.823 ; Fall       ; Clock           ;
;  Q[5]     ; Clock      ; 8.838 ; 8.838 ; Fall       ; Clock           ;
;  Q[6]     ; Clock      ; 9.245 ; 9.245 ; Fall       ; Clock           ;
;  Q[7]     ; Clock      ; 9.253 ; 9.253 ; Fall       ; Clock           ;
;  Q[8]     ; Clock      ; 8.862 ; 8.862 ; Fall       ; Clock           ;
;  Q[9]     ; Clock      ; 9.280 ; 9.280 ; Fall       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Period    ; Clock      ; 8.332 ; 8.332 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 7.546 ; 7.546 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 7.948 ; 7.948 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 7.554 ; 7.554 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 7.744 ; 7.744 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 7.555 ; 7.555 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 7.546 ; 7.546 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 7.555 ; 7.555 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 7.954 ; 7.954 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 7.975 ; 7.975 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 7.550 ; 7.550 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 7.978 ; 7.978 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 7.546 ; 7.546 ; Fall       ; Clock           ;
;  Q[0]     ; Clock      ; 7.948 ; 7.948 ; Fall       ; Clock           ;
;  Q[1]     ; Clock      ; 7.554 ; 7.554 ; Fall       ; Clock           ;
;  Q[2]     ; Clock      ; 7.744 ; 7.744 ; Fall       ; Clock           ;
;  Q[3]     ; Clock      ; 7.555 ; 7.555 ; Fall       ; Clock           ;
;  Q[4]     ; Clock      ; 7.546 ; 7.546 ; Fall       ; Clock           ;
;  Q[5]     ; Clock      ; 7.555 ; 7.555 ; Fall       ; Clock           ;
;  Q[6]     ; Clock      ; 7.954 ; 7.954 ; Fall       ; Clock           ;
;  Q[7]     ; Clock      ; 7.975 ; 7.975 ; Fall       ; Clock           ;
;  Q[8]     ; Clock      ; 7.550 ; 7.550 ; Fall       ; Clock           ;
;  Q[9]     ; Clock      ; 7.978 ; 7.978 ; Fall       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -0.979 ; -10.376       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.365 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -1.423 ; -49.070               ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.076 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.500        ; 0.061      ; 0.636      ;
; -0.071 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.103      ;
; -0.071 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.103      ;
; -0.058 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.090      ;
; -0.058 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.500        ; 0.061      ; 0.618      ;
; -0.055 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.500        ; 0.061      ; 0.615      ;
; -0.042 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.500        ; 0.061      ; 0.602      ;
; -0.010 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.042      ;
; 0.059  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.973      ;
; 0.059  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.973      ;
; 0.078  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.500        ; 0.061      ; 0.482      ;
; 0.093  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.939      ;
; 0.093  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.939      ;
; 0.093  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.939      ;
; 0.093  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.939      ;
; 0.093  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 1.000        ; 0.000      ; 0.939      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.383 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.535      ;
; 0.384 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.536      ;
; 0.504 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.656      ;
; 0.523 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.675      ;
; 0.523 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.675      ;
; 0.524 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.676      ;
; 0.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.691      ;
; 0.558 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.710      ;
; 0.559 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.711      ;
; 0.574 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.726      ;
; 0.594 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.746      ;
; 0.629 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.781      ;
; 0.783 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; -0.500       ; 0.061      ; 0.482      ;
; 0.821 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.973      ;
; 0.821 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.973      ;
; 0.890 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.042      ;
; 0.903 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; -0.500       ; 0.061      ; 0.602      ;
; 0.916 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; -0.500       ; 0.061      ; 0.615      ;
; 0.919 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; -0.500       ; 0.061      ; 0.618      ;
; 0.937 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; -0.500       ; 0.061      ; 0.636      ;
; 0.938 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.090      ;
; 0.938 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.090      ;
; 0.938 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.090      ;
; 0.938 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.090      ;
; 0.951 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.103      ;
; 0.951 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.103      ;
; 0.951 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.103      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ; Clock        ; Clock       ; 0.000        ; -0.018     ; 1.960      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; Clock ; Fall       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_u601:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|safe_q[4]                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|outclk                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|srom|rom_block|auto_generated|ram_block1a0|clk0                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst1|srom|rom_block|auto_generated|ram_block1a0|clk1                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst1|srom|rom_block|auto_generated|ram_block1a0|clk1                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Start     ; Clock      ; 2.527 ; 2.527 ; Rise       ; Clock           ;
; Stop      ; Clock      ; 2.492 ; 2.492 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Start     ; Clock      ; -2.407 ; -2.407 ; Rise       ; Clock           ;
; Stop      ; Clock      ; -2.372 ; -2.372 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Period    ; Clock      ; 4.250 ; 4.250 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 3.302 ; 3.302 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 3.260 ; 3.260 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 3.147 ; 3.147 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 3.302 ; 3.302 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 3.148 ; 3.148 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 3.142 ; 3.142 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 3.145 ; 3.145 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 3.270 ; 3.270 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 3.281 ; 3.281 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 3.148 ; 3.148 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 3.291 ; 3.291 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 4.063 ; 4.063 ; Fall       ; Clock           ;
;  Q[0]     ; Clock      ; 4.008 ; 4.008 ; Fall       ; Clock           ;
;  Q[1]     ; Clock      ; 3.900 ; 3.900 ; Fall       ; Clock           ;
;  Q[2]     ; Clock      ; 4.063 ; 4.063 ; Fall       ; Clock           ;
;  Q[3]     ; Clock      ; 3.900 ; 3.900 ; Fall       ; Clock           ;
;  Q[4]     ; Clock      ; 3.897 ; 3.897 ; Fall       ; Clock           ;
;  Q[5]     ; Clock      ; 3.902 ; 3.902 ; Fall       ; Clock           ;
;  Q[6]     ; Clock      ; 4.062 ; 4.062 ; Fall       ; Clock           ;
;  Q[7]     ; Clock      ; 4.034 ; 4.034 ; Fall       ; Clock           ;
;  Q[8]     ; Clock      ; 3.919 ; 3.919 ; Fall       ; Clock           ;
;  Q[9]     ; Clock      ; 4.060 ; 4.060 ; Fall       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Period    ; Clock      ; 3.833 ; 3.833 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 3.142 ; 3.142 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 3.260 ; 3.260 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 3.147 ; 3.147 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 3.302 ; 3.302 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 3.148 ; 3.148 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 3.142 ; 3.142 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 3.145 ; 3.145 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 3.270 ; 3.270 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 3.281 ; 3.281 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 3.148 ; 3.148 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 3.291 ; 3.291 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 3.142 ; 3.142 ; Fall       ; Clock           ;
;  Q[0]     ; Clock      ; 3.260 ; 3.260 ; Fall       ; Clock           ;
;  Q[1]     ; Clock      ; 3.147 ; 3.147 ; Fall       ; Clock           ;
;  Q[2]     ; Clock      ; 3.302 ; 3.302 ; Fall       ; Clock           ;
;  Q[3]     ; Clock      ; 3.148 ; 3.148 ; Fall       ; Clock           ;
;  Q[4]     ; Clock      ; 3.142 ; 3.142 ; Fall       ; Clock           ;
;  Q[5]     ; Clock      ; 3.145 ; 3.145 ; Fall       ; Clock           ;
;  Q[6]     ; Clock      ; 3.270 ; 3.270 ; Fall       ; Clock           ;
;  Q[7]     ; Clock      ; 3.281 ; 3.281 ; Fall       ; Clock           ;
;  Q[8]     ; Clock      ; 3.148 ; 3.148 ; Fall       ; Clock           ;
;  Q[9]     ; Clock      ; 3.291 ; 3.291 ; Fall       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.967  ; 0.365 ; N/A      ; N/A     ; -2.277              ;
;  Clock           ; -2.967  ; 0.365 ; N/A      ; N/A     ; -2.277              ;
; Design-wide TNS  ; -45.477 ; 0.0   ; 0.0      ; 0.0     ; -77.671             ;
;  Clock           ; -45.477 ; 0.000 ; N/A      ; N/A     ; -77.671             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Start     ; Clock      ; 5.743 ; 5.743 ; Rise       ; Clock           ;
; Stop      ; Clock      ; 5.503 ; 5.503 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Start     ; Clock      ; -2.407 ; -2.407 ; Rise       ; Clock           ;
; Stop      ; Clock      ; -2.372 ; -2.372 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Period    ; Clock      ; 9.656 ; 9.656 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 7.978 ; 7.978 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 7.948 ; 7.948 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 7.554 ; 7.554 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 7.744 ; 7.744 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 7.555 ; 7.555 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 7.546 ; 7.546 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 7.555 ; 7.555 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 7.954 ; 7.954 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 7.975 ; 7.975 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 7.550 ; 7.550 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 7.978 ; 7.978 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 9.280 ; 9.280 ; Fall       ; Clock           ;
;  Q[0]     ; Clock      ; 9.219 ; 9.219 ; Fall       ; Clock           ;
;  Q[1]     ; Clock      ; 8.829 ; 8.829 ; Fall       ; Clock           ;
;  Q[2]     ; Clock      ; 9.041 ; 9.041 ; Fall       ; Clock           ;
;  Q[3]     ; Clock      ; 8.832 ; 8.832 ; Fall       ; Clock           ;
;  Q[4]     ; Clock      ; 8.823 ; 8.823 ; Fall       ; Clock           ;
;  Q[5]     ; Clock      ; 8.838 ; 8.838 ; Fall       ; Clock           ;
;  Q[6]     ; Clock      ; 9.245 ; 9.245 ; Fall       ; Clock           ;
;  Q[7]     ; Clock      ; 9.253 ; 9.253 ; Fall       ; Clock           ;
;  Q[8]     ; Clock      ; 8.862 ; 8.862 ; Fall       ; Clock           ;
;  Q[9]     ; Clock      ; 9.280 ; 9.280 ; Fall       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Period    ; Clock      ; 3.833 ; 3.833 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 3.142 ; 3.142 ; Rise       ; Clock           ;
;  Q[0]     ; Clock      ; 3.260 ; 3.260 ; Rise       ; Clock           ;
;  Q[1]     ; Clock      ; 3.147 ; 3.147 ; Rise       ; Clock           ;
;  Q[2]     ; Clock      ; 3.302 ; 3.302 ; Rise       ; Clock           ;
;  Q[3]     ; Clock      ; 3.148 ; 3.148 ; Rise       ; Clock           ;
;  Q[4]     ; Clock      ; 3.142 ; 3.142 ; Rise       ; Clock           ;
;  Q[5]     ; Clock      ; 3.145 ; 3.145 ; Rise       ; Clock           ;
;  Q[6]     ; Clock      ; 3.270 ; 3.270 ; Rise       ; Clock           ;
;  Q[7]     ; Clock      ; 3.281 ; 3.281 ; Rise       ; Clock           ;
;  Q[8]     ; Clock      ; 3.148 ; 3.148 ; Rise       ; Clock           ;
;  Q[9]     ; Clock      ; 3.291 ; 3.291 ; Rise       ; Clock           ;
; Q[*]      ; Clock      ; 3.142 ; 3.142 ; Fall       ; Clock           ;
;  Q[0]     ; Clock      ; 3.260 ; 3.260 ; Fall       ; Clock           ;
;  Q[1]     ; Clock      ; 3.147 ; 3.147 ; Fall       ; Clock           ;
;  Q[2]     ; Clock      ; 3.302 ; 3.302 ; Fall       ; Clock           ;
;  Q[3]     ; Clock      ; 3.148 ; 3.148 ; Fall       ; Clock           ;
;  Q[4]     ; Clock      ; 3.142 ; 3.142 ; Fall       ; Clock           ;
;  Q[5]     ; Clock      ; 3.145 ; 3.145 ; Fall       ; Clock           ;
;  Q[6]     ; Clock      ; 3.270 ; 3.270 ; Fall       ; Clock           ;
;  Q[7]     ; Clock      ; 3.281 ; 3.281 ; Fall       ; Clock           ;
;  Q[8]     ; Clock      ; 3.148 ; 3.148 ; Fall       ; Clock           ;
;  Q[9]     ; Clock      ; 3.291 ; 3.291 ; Fall       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 40       ; 0        ; 5        ; 50       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 40       ; 0        ; 5        ; 50       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 25    ; 25   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 26 09:53:44 2025
Info: Command: quartus_sta cnteprom -c cnteprom
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cnteprom.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.967       -45.477 Clock 
Info (332146): Worst-case hold slack is 1.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.185         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277       -77.671 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979       -10.376 Clock 
Info (332146): Worst-case hold slack is 0.365
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.365         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423       -49.070 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4530 megabytes
    Info: Processing ended: Mon May 26 09:53:45 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


