// Seed: 2936443111
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire id_4;
  id_5(
      .id_0(id_2),
      .id_1(id_4),
      .id_2(id_1 < id_2),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_1),
      .id_6(1),
      .id_7(1'd0),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(id_4),
      .id_12(1),
      .id_13(id_2)
  );
  always_latch force id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
