--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/pkg/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o top.twr
-v 30 -l 30 top_routed.ncd top.pcf

Design file:              top_routed.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13890 paths analyzed, 618 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.629ns.
--------------------------------------------------------------------------------
Slack:                  19.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      11.531ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA8    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D2       net (fanout=5)        2.391   bamse1/din[8]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     11.531ns (4.454ns logic, 7.077ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  19.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      11.422ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA8    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D2       net (fanout=5)        2.391   bamse1/din[8]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     11.422ns (4.345ns logic, 7.077ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  19.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      11.141ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA10   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D4       net (fanout=5)        2.001   bamse1/din[10]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     11.141ns (4.454ns logic, 6.687ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  19.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      11.080ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B2       net (fanout=7)        2.198   bamse1/din[4]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X12Y41.C4      net (fanout=7)        1.083   bamse1/register_y_data_out[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     11.080ns (4.454ns logic, 6.626ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  19.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/zero (FF)
  Requirement:          31.000ns
  Data Path Delay:      11.004ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.588 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/zero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA8    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D2       net (fanout=5)        2.391   bamse1/din[8]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.BMUX    Topab                 0.532   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X15Y44.A2      net (fanout=1)        0.985   bamse1/pblaze/alu/addsub_result[1]
    SLICE_X15Y44.A       Tilo                  0.259   bamse1/pblaze/register_x_data_in<1>3
                                                       bamse1/pblaze/alu/result<1>5
    SLICE_X13Y40.B3      net (fanout=2)        0.831   bamse1/pblaze/alu_result[1]
    SLICE_X13Y40.B       Tilo                  0.259   bamse1/pblaze/zero
                                                       bamse1/pblaze/Mmux_zero_idu_operation[4]_MUX_133_o1_SW0_SW0
    SLICE_X13Y40.A2      net (fanout=1)        0.931   bamse1/pblaze/N54
    SLICE_X13Y40.CLK     Tas                   0.373   bamse1/pblaze/zero
                                                       bamse1/pblaze/Mmux_zero_idu_operation[4]_MUX_133_o1
                                                       bamse1/pblaze/zero
    -------------------------------------------------  ---------------------------
    Total                                     11.004ns (4.032ns logic, 6.972ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  19.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      11.039ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA9    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D3       net (fanout=5)        1.899   bamse1/din[9]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     11.039ns (4.454ns logic, 6.585ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  19.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      11.034ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B2       net (fanout=7)        2.198   bamse1/din[4]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X14Y45.B6      net (fanout=7)        0.781   bamse1/register_y_data_out[0]
    SLICE_X14Y45.B       Tilo                  0.235   bamse1/o_RX_Byte_3
                                                       bamse1/pblaze/port_id<0>1
    SLICE_X12Y37.B1      net (fanout=30)       1.813   bamse1/pid[0]
    SLICE_X12Y37.B       Tilo                  0.254   bamse1/pblaze/scratch_data_out[6]
                                                       bamse1/pblaze/scratch/Mram_spr8
    SLICE_X13Y35.C1      net (fanout=1)        1.602   bamse1/pblaze/scratch_data_out[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     11.034ns (3.157ns logic, 7.877ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  19.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      11.032ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA10   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D4       net (fanout=5)        2.001   bamse1/din[10]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     11.032ns (4.345ns logic, 6.687ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  19.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.997ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA7    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B5       net (fanout=8)        2.115   bamse1/din[7]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X12Y41.C4      net (fanout=7)        1.083   bamse1/register_y_data_out[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.997ns (4.454ns logic, 6.543ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  19.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.971ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B2       net (fanout=7)        2.198   bamse1/din[4]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X12Y41.C4      net (fanout=7)        1.083   bamse1/register_y_data_out[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.971ns (4.345ns logic, 6.626ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  19.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.951ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA7    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B5       net (fanout=8)        2.115   bamse1/din[7]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X14Y45.B6      net (fanout=7)        0.781   bamse1/register_y_data_out[0]
    SLICE_X14Y45.B       Tilo                  0.235   bamse1/o_RX_Byte_3
                                                       bamse1/pblaze/port_id<0>1
    SLICE_X12Y37.B1      net (fanout=30)       1.813   bamse1/pid[0]
    SLICE_X12Y37.B       Tilo                  0.254   bamse1/pblaze/scratch_data_out[6]
                                                       bamse1/pblaze/scratch/Mram_spr8
    SLICE_X13Y35.C1      net (fanout=1)        1.602   bamse1/pblaze/scratch_data_out[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.951ns (3.157ns logic, 7.794ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  19.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.930ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA9    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D3       net (fanout=5)        1.899   bamse1/din[9]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.930ns (4.345ns logic, 6.585ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  19.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.925ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B2       net (fanout=7)        2.198   bamse1/din[4]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X14Y45.B6      net (fanout=7)        0.781   bamse1/register_y_data_out[0]
    SLICE_X14Y45.B       Tilo                  0.235   bamse1/o_RX_Byte_3
                                                       bamse1/pblaze/port_id<0>1
    SLICE_X12Y37.B1      net (fanout=30)       1.813   bamse1/pid[0]
    SLICE_X12Y37.B       Tilo                  0.254   bamse1/pblaze/scratch_data_out[6]
                                                       bamse1/pblaze/scratch/Mram_spr8
    SLICE_X13Y35.C1      net (fanout=1)        1.602   bamse1/pblaze/scratch_data_out[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.925ns (3.048ns logic, 7.877ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  19.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.920ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA5    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B3       net (fanout=8)        2.038   bamse1/din[5]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X12Y41.C4      net (fanout=7)        1.083   bamse1/register_y_data_out[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.920ns (4.454ns logic, 6.466ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  20.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/zero (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.860ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.588 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/zero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA8    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D2       net (fanout=5)        2.391   bamse1/din[8]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.DMUX    Topad                 0.667   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y44.A6      net (fanout=1)        0.382   bamse1/pblaze/alu/addsub_result[3]
    SLICE_X12Y44.A       Tilo                  0.254   bamse1/pblaze/register_x_data_in<3>2
                                                       bamse1/pblaze/alu/result<3>5
    SLICE_X13Y40.B1      net (fanout=2)        1.160   bamse1/pblaze/alu_result[3]
    SLICE_X13Y40.B       Tilo                  0.259   bamse1/pblaze/zero
                                                       bamse1/pblaze/Mmux_zero_idu_operation[4]_MUX_133_o1_SW0_SW0
    SLICE_X13Y40.A2      net (fanout=1)        0.931   bamse1/pblaze/N54
    SLICE_X13Y40.CLK     Tas                   0.373   bamse1/pblaze/zero
                                                       bamse1/pblaze/Mmux_zero_idu_operation[4]_MUX_133_o1
                                                       bamse1/pblaze/zero
    -------------------------------------------------  ---------------------------
    Total                                     10.860ns (4.162ns logic, 6.698ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  20.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.888ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA7    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B5       net (fanout=8)        2.115   bamse1/din[7]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X12Y41.C4      net (fanout=7)        1.083   bamse1/register_y_data_out[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.888ns (4.345ns logic, 6.543ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  20.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.874ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA5    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B3       net (fanout=8)        2.038   bamse1/din[5]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X14Y45.B6      net (fanout=7)        0.781   bamse1/register_y_data_out[0]
    SLICE_X14Y45.B       Tilo                  0.235   bamse1/o_RX_Byte_3
                                                       bamse1/pblaze/port_id<0>1
    SLICE_X12Y37.B1      net (fanout=30)       1.813   bamse1/pid[0]
    SLICE_X12Y37.B       Tilo                  0.254   bamse1/pblaze/scratch_data_out[6]
                                                       bamse1/pblaze/scratch/Mram_spr8
    SLICE_X13Y35.C1      net (fanout=1)        1.602   bamse1/pblaze/scratch_data_out[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.874ns (3.157ns logic, 7.717ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  20.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA7    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B5       net (fanout=8)        2.115   bamse1/din[7]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X14Y45.B6      net (fanout=7)        0.781   bamse1/register_y_data_out[0]
    SLICE_X14Y45.B       Tilo                  0.235   bamse1/o_RX_Byte_3
                                                       bamse1/pblaze/port_id<0>1
    SLICE_X12Y37.B1      net (fanout=30)       1.813   bamse1/pid[0]
    SLICE_X12Y37.B       Tilo                  0.254   bamse1/pblaze/scratch_data_out[6]
                                                       bamse1/pblaze/scratch/Mram_spr8
    SLICE_X13Y35.C1      net (fanout=1)        1.602   bamse1/pblaze/scratch_data_out[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.842ns (3.048ns logic, 7.794ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  20.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.838ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA11   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D5       net (fanout=5)        1.698   bamse1/din[11]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.838ns (4.454ns logic, 6.384ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  20.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr6/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.817ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr6/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA8    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D2       net (fanout=5)        2.391   bamse1/din[8]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.BMUX    Tcinb                 0.310   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
    SLICE_X12Y36.A6      net (fanout=1)        0.799   bamse1/pblaze/alu/addsub_result[5]
    SLICE_X12Y36.A       Tilo                  0.254   bamse1/pblaze/N20
                                                       bamse1/pblaze/alu/result<5>5
    SLICE_X12Y36.C1      net (fanout=2)        0.548   bamse1/pblaze/alu_result[5]
    SLICE_X12Y36.C       Tilo                  0.255   bamse1/pblaze/N20
                                                       bamse1/pblaze/register_x_data_in<5>
    SLICE_X8Y43.CX       net (fanout=2)        1.345   bamse1/pblaze/register_x_data_in[5]
    SLICE_X8Y43.CLK      Tds                  -0.005   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr6/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.817ns (3.897ns logic, 6.920ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  20.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.811ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA5    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B3       net (fanout=8)        2.038   bamse1/din[5]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X12Y41.C4      net (fanout=7)        1.083   bamse1/register_y_data_out[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.811ns (4.345ns logic, 6.466ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  20.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.806ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA6    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B4       net (fanout=10)       1.924   bamse1/din[6]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X12Y41.C4      net (fanout=7)        1.083   bamse1/register_y_data_out[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.806ns (4.454ns logic, 6.352ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  20.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.781ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B2       net (fanout=7)        2.198   bamse1/din[4]
    SLICE_X8Y43.BMUX     Tilo                  0.326   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    SLICE_X13Y43.D4      net (fanout=3)        0.951   bamse1/pblaze/register_y_data_out[7]
    SLICE_X13Y43.D       Tilo                  0.259   bamse1/pid[7]
                                                       bamse1/pblaze/port_id<7>1
    SLICE_X13Y42.C2      net (fanout=4)        1.450   bamse1/pid[7]
    SLICE_X13Y42.C       Tilo                  0.259   bamse1/pid[3]
                                                       bamse1/ports/rx_uart/_n001811
    SLICE_X13Y35.D6      net (fanout=12)       1.039   bamse1/_n00181
    SLICE_X13Y35.D       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>_SW0
    SLICE_X13Y35.C6      net (fanout=1)        0.143   bamse1/pblaze/N24
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.781ns (3.517ns logic, 7.264ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  20.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA5    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B3       net (fanout=8)        2.038   bamse1/din[5]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X14Y45.B6      net (fanout=7)        0.781   bamse1/register_y_data_out[0]
    SLICE_X14Y45.B       Tilo                  0.235   bamse1/o_RX_Byte_3
                                                       bamse1/pblaze/port_id<0>1
    SLICE_X12Y37.B1      net (fanout=30)       1.813   bamse1/pid[0]
    SLICE_X12Y37.B       Tilo                  0.254   bamse1/pblaze/scratch_data_out[6]
                                                       bamse1/pblaze/scratch/Mram_spr8
    SLICE_X13Y35.C1      net (fanout=1)        1.602   bamse1/pblaze/scratch_data_out[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.765ns (3.048ns logic, 7.717ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  20.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.760ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA6    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B4       net (fanout=10)       1.924   bamse1/din[6]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X14Y45.B6      net (fanout=7)        0.781   bamse1/register_y_data_out[0]
    SLICE_X14Y45.B       Tilo                  0.235   bamse1/o_RX_Byte_3
                                                       bamse1/pblaze/port_id<0>1
    SLICE_X12Y37.B1      net (fanout=30)       1.813   bamse1/pid[0]
    SLICE_X12Y37.B       Tilo                  0.254   bamse1/pblaze/scratch_data_out[6]
                                                       bamse1/pblaze/scratch/Mram_spr8
    SLICE_X13Y35.C1      net (fanout=1)        1.602   bamse1/pblaze/scratch_data_out[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.760ns (3.157ns logic, 7.603ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  20.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.729ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA11   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.D5       net (fanout=5)        1.698   bamse1/din[11]
    SLICE_X8Y43.D        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/SP
    SLICE_X12Y41.C3      net (fanout=18)       1.341   bamse1/pout[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.729ns (4.345ns logic, 6.384ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  20.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/program_counter_6 (FF)
  Requirement:          31.000ns
  Data Path Delay:      10.790ns (Levels of Logic = 6)
  Clock Path Skew:      0.019ns (0.706 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/program_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA14   Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X2Y52.C3       net (fanout=39)       2.888   bamse1/din[14]
    SLICE_X2Y52.C        Tilo                  0.235   bamse1/pblaze/N76
                                                       bamse1/pblaze/conditional_match_is_returni_OR_108_o1_SW3
    SLICE_X2Y51.B1       net (fanout=1)        0.727   bamse1/pblaze/N76
    SLICE_X2Y51.B        Tilo                  0.235   bamse1/pblaze/ptr_2
                                                       bamse1/pblaze/stack/Mmux_n001221
    SLICE_X0Y50.C2       net (fanout=5)        0.877   bamse1/pblaze/stack/n0012[1]
    SLICE_X0Y50.CMUX     Tilo                  0.326   bamse1/pblaze/stack_data_out[5]
                                                       bamse1/pblaze/stack/Mram_spr1_RAMC
    SLICE_X8Y49.C6       net (fanout=1)        1.045   bamse1/pblaze/stack_data_out[4]
    SLICE_X8Y49.C        Tilo                  0.255   bamse1/pblaze/N94
                                                       bamse1/pblaze/Mmux_n012651
    SLICE_X2Y49.A4       net (fanout=2)        0.921   bamse1/pblaze/Madd_n0164[10:0]_lut[4]
    SLICE_X2Y49.A        Tilo                  0.235   bamse1/addr[9]
                                                       bamse1/pblaze/Madd_n0164[10:0]_cy<4>11
    SLICE_X2Y50.C3       net (fanout=5)        0.597   bamse1/pblaze/Madd_n0164[10:0]_cy[4]
    SLICE_X2Y50.CLK      Tas                   0.349   bamse1/addr[6]
                                                       bamse1/pblaze/Mmux_n012771
                                                       bamse1/pblaze/program_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     10.790ns (3.735ns logic, 7.055ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  20.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/DP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.698ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA7    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B5       net (fanout=8)        2.115   bamse1/din[7]
    SLICE_X8Y43.BMUX     Tilo                  0.326   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    SLICE_X13Y43.D4      net (fanout=3)        0.951   bamse1/pblaze/register_y_data_out[7]
    SLICE_X13Y43.D       Tilo                  0.259   bamse1/pid[7]
                                                       bamse1/pblaze/port_id<7>1
    SLICE_X13Y42.C2      net (fanout=4)        1.450   bamse1/pid[7]
    SLICE_X13Y42.C       Tilo                  0.259   bamse1/pid[3]
                                                       bamse1/ports/rx_uart/_n001811
    SLICE_X13Y35.D6      net (fanout=12)       1.039   bamse1/_n00181
    SLICE_X13Y35.D       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>_SW0
    SLICE_X13Y35.C6      net (fanout=1)        0.143   bamse1/pblaze/N24
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                   0.055   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    -------------------------------------------------  ---------------------------
    Total                                     10.698ns (3.517ns logic, 7.181ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  20.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.697ns (Levels of Logic = 6)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA6    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B4       net (fanout=10)       1.924   bamse1/din[6]
    SLICE_X8Y43.B        Tilo                  0.254   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr1/DP
    SLICE_X12Y41.C4      net (fanout=7)        1.083   bamse1/register_y_data_out[0]
    SLICE_X12Y41.C       Tilo                  0.255   bamse1/pblaze/zero_saved
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut<0>
    SLICE_X12Y42.A4      net (fanout=1)        0.493   bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]
    SLICE_X12Y42.COUT    Topcya                0.474   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_lut[0]_rt
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   bamse1/pblaze/alu/Madd_addsub_result_Madd_cy[3]
    SLICE_X12Y43.DQ      Tito_logic            0.798   bamse1/pblaze/alu/addsub_result[7]
                                                       bamse1/pblaze/alu/Madd_addsub_result_Madd_cy<7>
                                                       bamse1/pblaze/alu/addsub_result[7]_rt
    SLICE_X13Y35.B3      net (fanout=1)        1.037   bamse1/pblaze/alu/addsub_result[7]
    SLICE_X13Y35.B       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/alu/result<7>6
    SLICE_X13Y35.C4      net (fanout=2)        0.329   bamse1/pblaze/alu_result[7]
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.697ns (4.345ns logic, 6.352ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  20.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bamse1/mem/RAMB16BWER_inst (RAM)
  Destination:          bamse1/pblaze/register/Mram_dpr8/SP (RAM)
  Requirement:          31.000ns
  Data Path Delay:      10.672ns (Levels of Logic = 5)
  Clock Path Skew:      -0.063ns (0.624 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bamse1/mem/RAMB16BWER_inst to bamse1/pblaze/register/Mram_dpr8/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y24.DOA4    Trcko_DOA             2.100   bamse1/mem/RAMB16BWER_inst
                                                       bamse1/mem/RAMB16BWER_inst
    SLICE_X8Y43.B2       net (fanout=7)        2.198   bamse1/din[4]
    SLICE_X8Y43.BMUX     Tilo                  0.326   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/DP
    SLICE_X13Y43.D4      net (fanout=3)        0.951   bamse1/pblaze/register_y_data_out[7]
    SLICE_X13Y43.D       Tilo                  0.259   bamse1/pid[7]
                                                       bamse1/pblaze/port_id<7>1
    SLICE_X13Y42.C2      net (fanout=4)        1.450   bamse1/pid[7]
    SLICE_X13Y42.C       Tilo                  0.259   bamse1/pid[3]
                                                       bamse1/ports/rx_uart/_n001811
    SLICE_X13Y35.D6      net (fanout=12)       1.039   bamse1/_n00181
    SLICE_X13Y35.D       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>_SW0
    SLICE_X13Y35.C6      net (fanout=1)        0.143   bamse1/pblaze/N24
    SLICE_X13Y35.C       Tilo                  0.259   bamse1/o_RX_Byte_7
                                                       bamse1/pblaze/register_x_data_in<7>
    SLICE_X8Y43.DX       net (fanout=1)        1.483   bamse1/pblaze/register_x_data_in[7]
    SLICE_X8Y43.CLK      Tds                  -0.054   bamse1/pout[0]
                                                       bamse1/pblaze/register/Mram_dpr8/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.672ns (3.408ns logic, 7.264ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.430ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: bamse1/mem/RAMB16BWER_inst/CLKA
  Logical resource: bamse1/mem/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 27.430ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: bamse1/mem/RAMB16BWER_inst/CLKB
  Logical resource: bamse1/mem/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y24.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.334ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.601ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: bamse1/ports/rx_uart/rx_module/i_RX_Serial/CLK
  Logical resource: bamse1/ports/rx_uart/rx_module/Mshreg_i_RX_Serial/CLK
  Location pin: SLICE_X16Y8.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMA/CLK
  Location pin: SLICE_X0Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMA_D1/CLK
  Location pin: SLICE_X0Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMB/CLK
  Location pin: SLICE_X0Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMB_D1/CLK
  Location pin: SLICE_X0Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMC/CLK
  Location pin: SLICE_X0Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMC_D1/CLK
  Location pin: SLICE_X0Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMD/CLK
  Location pin: SLICE_X0Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[5]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr1_RAMD_D1/CLK
  Location pin: SLICE_X0Y50.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr21/DP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr22/DP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr23/DP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr24/DP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr21/SP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr22/SP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr23/SP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/stack_data_out[9]/CLK
  Logical resource: bamse1/pblaze/stack/Mram_spr24/SP/CLK
  Location pin: SLICE_X0Y51.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr6/DP/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr7/DP/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr8/DP/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr1/DP/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr6/SP/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr7/SP/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr8/SP/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pout[0]/CLK
  Logical resource: bamse1/pblaze/register/Mram_dpr1/SP/CLK
  Location pin: SLICE_X8Y43.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr5/CLK
  Location pin: SLICE_X12Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.743ns (period - min period limit)
  Period: 31.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: bamse1/pblaze/scratch_data_out[6]/CLK
  Logical resource: bamse1/pblaze/scratch/Mram_spr8/CLK
  Location pin: SLICE_X12Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13890 paths, 0 nets, and 1287 connections

Design statistics:
   Minimum period:  11.629ns{1}   (Maximum frequency:  85.992MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 26 21:35:00 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



