

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jul 05 20:10:47 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTD	set	3971
    48  0000                     _TRISE	set	3990
    49  0000                     _TRISD	set	3989
    50  0000                     _TRISC	set	3988
    51  0000                     _TRISB	set	3987
    52  0000                     _TRISA	set	3986
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  007FDA                     __pcinit:
    58                           	callstack 0
    59  007FDA                     start_initialization:
    60                           	callstack 0
    61  007FDA                     __initialization:
    62                           	callstack 0
    63  007FDA                     end_of_initialization:
    64                           	callstack 0
    65  007FDA                     __end_of__initialization:
    66                           	callstack 0
    67  007FDA  0100               	movlb	0
    68  007FDC  EFF0  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71  000000                     __pcstackCOMRAM:
    72                           	callstack 0
    73  000000                     
    74                           ; 1 bytes @ 0x0
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 15 in file "12-1-display-7-segmentos.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          0       0       0       0       0       0       0       0       0
    97 ;;      Totals:         0       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        0 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007FE0                     __ptext0:
   108                           	callstack 0
   109  007FE0                     _main:
   110                           	callstack 31
   111  007FE0  0E00               	movlw	0
   112  007FE2  6E92               	movwf	146,c	;volatile
   113  007FE4  0E00               	movlw	0
   114  007FE6  6E93               	movwf	147,c	;volatile
   115  007FE8  0E00               	movlw	0
   116  007FEA  6E94               	movwf	148,c	;volatile
   117  007FEC  0E00               	movlw	0
   118  007FEE  6E95               	movwf	149,c	;volatile
   119  007FF0  0E00               	movlw	0
   120  007FF2  6E96               	movwf	150,c	;volatile
   121  007FF4                     l17:
   122  007FF4  0E4F               	movlw	79
   123  007FF6  6E83               	movwf	131,c	;volatile
   124  007FF8  EFFA  F03F         	goto	l17
   125  007FFC  EF00  F000         	goto	start
   126  008000                     __end_of_main:
   127                           	callstack 0
   128  0000                     
   129                           	psect	rparam
   130  0000                     
   131                           	psect	idloc
   132                           
   133                           ;Config register IDLOC0 @ 0x200000
   134                           ;	unspecified, using default values
   135  200000                     	org	2097152
   136  200000  FF                 	db	255
   137                           
   138                           ;Config register IDLOC1 @ 0x200001
   139                           ;	unspecified, using default values
   140  200001                     	org	2097153
   141  200001  FF                 	db	255
   142                           
   143                           ;Config register IDLOC2 @ 0x200002
   144                           ;	unspecified, using default values
   145  200002                     	org	2097154
   146  200002  FF                 	db	255
   147                           
   148                           ;Config register IDLOC3 @ 0x200003
   149                           ;	unspecified, using default values
   150  200003                     	org	2097155
   151  200003  FF                 	db	255
   152                           
   153                           ;Config register IDLOC4 @ 0x200004
   154                           ;	unspecified, using default values
   155  200004                     	org	2097156
   156  200004  FF                 	db	255
   157                           
   158                           ;Config register IDLOC5 @ 0x200005
   159                           ;	unspecified, using default values
   160  200005                     	org	2097157
   161  200005  FF                 	db	255
   162                           
   163                           ;Config register IDLOC6 @ 0x200006
   164                           ;	unspecified, using default values
   165  200006                     	org	2097158
   166  200006  FF                 	db	255
   167                           
   168                           ;Config register IDLOC7 @ 0x200007
   169                           ;	unspecified, using default values
   170  200007                     	org	2097159
   171  200007  FF                 	db	255
   172                           
   173                           	psect	config
   174                           
   175                           ;Config register CONFIG1L @ 0x300000
   176                           ;	PLL Prescaler Selection bits
   177                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   178                           ;	System Clock Postscaler Selection bits
   179                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   180                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   181                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   182  300000                     	org	3145728
   183  300000  00                 	db	0
   184                           
   185                           ;Config register CONFIG1H @ 0x300001
   186                           ;	Oscillator Selection bits
   187                           ;	FOSC = HS, HS oscillator (HS)
   188                           ;	Fail-Safe Clock Monitor Enable bit
   189                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   190                           ;	Internal/External Oscillator Switchover bit
   191                           ;	IESO = OFF, Oscillator Switchover mode disabled
   192  300001                     	org	3145729
   193  300001  0C                 	db	12
   194                           
   195                           ;Config register CONFIG2L @ 0x300002
   196                           ;	Power-up Timer Enable bit
   197                           ;	PWRT = ON, PWRT enabled
   198                           ;	Brown-out Reset Enable bits
   199                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   200                           ;	Brown-out Reset Voltage bits
   201                           ;	BORV = 1, Setting 2 4.33V
   202                           ;	USB Voltage Regulator Enable bit
   203                           ;	VREGEN = OFF, USB voltage regulator disabled
   204  300002                     	org	3145730
   205  300002  0E                 	db	14
   206                           
   207                           ;Config register CONFIG2H @ 0x300003
   208                           ;	Watchdog Timer Enable bit
   209                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   210                           ;	Watchdog Timer Postscale Select bits
   211                           ;	WDTPS = 1, 1:1
   212  300003                     	org	3145731
   213  300003  00                 	db	0
   214                           
   215                           ; Padding undefined space
   216  300004                     	org	3145732
   217  300004  FF                 	db	255
   218                           
   219                           ;Config register CONFIG3H @ 0x300005
   220                           ;	CCP2 MUX bit
   221                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   222                           ;	PORTB A/D Enable bit
   223                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   224                           ;	Low-Power Timer 1 Oscillator Enable bit
   225                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   226                           ;	MCLR Pin Enable bit
   227                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   228  300005                     	org	3145733
   229  300005  81                 	db	129
   230                           
   231                           ;Config register CONFIG4L @ 0x300006
   232                           ;	Stack Full/Underflow Reset Enable bit
   233                           ;	STVREN = ON, Stack full/underflow will cause Reset
   234                           ;	Single-Supply ICSP Enable bit
   235                           ;	LVP = OFF, Single-Supply ICSP disabled
   236                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   237                           ;	ICPRT = OFF, ICPORT disabled
   238                           ;	Extended Instruction Set Enable bit
   239                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   240                           ;	Background Debugger Enable bit
   241                           ;	DEBUG = 0x1, unprogrammed default
   242  300006                     	org	3145734
   243  300006  81                 	db	129
   244                           
   245                           ; Padding undefined space
   246  300007                     	org	3145735
   247  300007  FF                 	db	255
   248                           
   249                           ;Config register CONFIG5L @ 0x300008
   250                           ;	Code Protection bit
   251                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   252                           ;	Code Protection bit
   253                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   254                           ;	Code Protection bit
   255                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   256                           ;	Code Protection bit
   257                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   258  300008                     	org	3145736
   259  300008  0F                 	db	15
   260                           
   261                           ;Config register CONFIG5H @ 0x300009
   262                           ;	Boot Block Code Protection bit
   263                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   264                           ;	Data EEPROM Code Protection bit
   265                           ;	CPD = OFF, Data EEPROM is not code-protected
   266  300009                     	org	3145737
   267  300009  C0                 	db	192
   268                           
   269                           ;Config register CONFIG6L @ 0x30000A
   270                           ;	Write Protection bit
   271                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   272                           ;	Write Protection bit
   273                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   274                           ;	Write Protection bit
   275                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   276                           ;	Write Protection bit
   277                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   278  30000A                     	org	3145738
   279  30000A  0F                 	db	15
   280                           
   281                           ;Config register CONFIG6H @ 0x30000B
   282                           ;	Configuration Register Write Protection bit
   283                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   284                           ;	Boot Block Write Protection bit
   285                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   286                           ;	Data EEPROM Write Protection bit
   287                           ;	WRTD = OFF, Data EEPROM is not write-protected
   288  30000B                     	org	3145739
   289  30000B  E0                 	db	224
   290                           
   291                           ;Config register CONFIG7L @ 0x30000C
   292                           ;	Table Read Protection bit
   293                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   294                           ;	Table Read Protection bit
   295                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   296                           ;	Table Read Protection bit
   297                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   298                           ;	Table Read Protection bit
   299                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   300  30000C                     	org	3145740
   301  30000C  0F                 	db	15
   302                           
   303                           ;Config register CONFIG7H @ 0x30000D
   304                           ;	Boot Block Table Read Protection bit
   305                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   306  30000D                     	org	3145741
   307  30000D  40                 	db	64
   308                           tosu	equ	0xFFF
   309                           tosh	equ	0xFFE
   310                           tosl	equ	0xFFD
   311                           stkptr	equ	0xFFC
   312                           pclatu	equ	0xFFB
   313                           pclath	equ	0xFFA
   314                           pcl	equ	0xFF9
   315                           tblptru	equ	0xFF8
   316                           tblptrh	equ	0xFF7
   317                           tblptrl	equ	0xFF6
   318                           tablat	equ	0xFF5
   319                           prodh	equ	0xFF4
   320                           prodl	equ	0xFF3
   321                           indf0	equ	0xFEF
   322                           postinc0	equ	0xFEE
   323                           postdec0	equ	0xFED
   324                           preinc0	equ	0xFEC
   325                           plusw0	equ	0xFEB
   326                           fsr0h	equ	0xFEA
   327                           fsr0l	equ	0xFE9
   328                           wreg	equ	0xFE8
   329                           indf1	equ	0xFE7
   330                           postinc1	equ	0xFE6
   331                           postdec1	equ	0xFE5
   332                           preinc1	equ	0xFE4
   333                           plusw1	equ	0xFE3
   334                           fsr1h	equ	0xFE2
   335                           fsr1l	equ	0xFE1
   336                           bsr	equ	0xFE0
   337                           indf2	equ	0xFDF
   338                           postinc2	equ	0xFDE
   339                           postdec2	equ	0xFDD
   340                           preinc2	equ	0xFDC
   341                           plusw2	equ	0xFDB
   342                           fsr2h	equ	0xFDA
   343                           fsr2l	equ	0xFD9
   344                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jul 05 20:10:47 2021

                     l17 7FF4                      l696 7FE0                     _main 7FE0  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTD 000F83                    _TRISA 000F92                    _TRISB 000F93  
                  _TRISC 000F94                    _TRISD 000F95                    _TRISE 000F96  
        __initialization 7FDA             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FDA            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FDA  
                __ramtop 0800                  __ptext0 7FE0     end_of_initialization 7FDA  
    start_initialization 7FDA                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0020                 isa$xinst 000000  
