Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 17 10:54:55 2019
| Host         : DESKTOP-KB2R4MG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Binary_to_BCD_control_sets_placed.rpt
| Design       : Binary_to_BCD
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |            4 |
|      7 |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              24 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | r_DV_i_1_n_0            |                         |                1 |              1 |
|  clk_IBUF_BUFG | r_Loop_Count[7]_i_2_n_0 | r_Loop_Count[7]_i_1_n_0 |                1 |              3 |
|  clk_IBUF_BUFG | r_Loop_Count[7]_i_2_n_0 |                         |                2 |              4 |
|  clk_IBUF_BUFG | r_BCD[7]                |                         |                2 |              4 |
|  clk_IBUF_BUFG | r_BCD[3]                |                         |                2 |              4 |
|  clk_IBUF_BUFG | r_BCD[11]               |                         |                1 |              4 |
|  clk_IBUF_BUFG |                         |                         |                2 |              7 |
|  clk_IBUF_BUFG | r_Binary                |                         |                3 |              7 |
+----------------+-------------------------+-------------------------+------------------+----------------+


