DSCH 3.5
VERSION 7/7/2023 6:50:22 PM
BB(-80,-50,305,135)
SYM  #kbd
BB(-80,25,-30,65)
TITLE -80 67  #kbd2
MODEL 85
PROP   
REC(-85,25,40,40,r)                                                                                                                                 
REC(0,0,0,0, )
VIS 4
PIN(-30,60,0.000,0.000)kbd2[1]
PIN(-30,50,0.000,0.000)kbd2[2]
PIN(-30,40,0.000,0.000)kbd2[3]
PIN(-30,30,0.000,0.000)kbd2[4]
LIG(-40,25,-40,65)
LIG(-80,25,-40,25)
LIG(-80,25,-80,65)
LIG(-46,30,-46,33)
LIG(-80,45,-40,45)
LIG(-60,25,-60,65)
LIG(-70,65,-70,25)
LIG(-80,35,-40,35)
LIG(-50,25,-50,65)
LIG(-80,55,-40,55)
LIG(-40,60,-30,60)
LIG(-30,50,-40,50)
LIG(-40,40,-30,40)
LIG(-30,30,-40,30)
LIG(-76,63,-76,57)
LIG(-76,57,-74,57)
LIG(-74,57,-74,63)
LIG(-74,63,-76,63)
LIG(-64,63,-64,57)
LIG(-56,57,-54,57)
LIG(-54,57,-54,59)
LIG(-54,59,-56,59)
LIG(-56,59,-56,63)
LIG(-56,63,-54,63)
LIG(-46,63,-44,63)
LIG(-44,57,-46,57)
LIG(-44,57,-44,63)
LIG(-46,59,-44,59)
LIG(-76,47,-76,51)
LIG(-76,51,-74,51)
LIG(-74,47,-74,53)
LIG(-64,47,-66,47)
LIG(-66,47,-66,49)
LIG(-66,49,-64,49)
LIG(-64,49,-64,53)
LIG(-64,53,-66,53)
LIG(-56,47,-56,53)
LIG(-56,53,-54,53)
LIG(-54,53,-54,49)
LIG(-54,49,-56,49)
LIG(-46,47,-44,47)
LIG(-44,47,-44,53)
LIG(-76,37,-76,43)
LIG(-76,37,-74,37)
LIG(-74,37,-74,43)
LIG(-74,43,-76,43)
LIG(-76,39,-74,39)
LIG(-46,30,-44,30)
LIG(-80,65,-40,65)
LIG(-66,37,-64,37)
LIG(-46,27,-46,30)
LIG(-57,33,-57,30)
LIG(-57,27,-54,27)
LIG(-66,27,-66,33)
LIG(-77,33,-77,27)
LIG(-77,27,-74,27)
LIG(-47,37,-44,37)
LIG(-44,37,-43,38)
LIG(-43,38,-44,39)
LIG(-47,39,-44,39)
LIG(-47,43,-47,39)
LIG(-66,39,-64,39)
LIG(-77,33,-74,33)
LIG(-66,37,-66,39)
LIG(-64,39,-64,43)
LIG(-64,37,-64,39)
LIG(-64,43,-66,43)
LIG(-57,33,-54,33)
LIG(-57,43,-55,37)
LIG(-55,37,-53,43)
LIG(-47,39,-47,37)
LIG(-44,39,-43,40)
LIG(-46,27,-43,27)
LIG(-43,40,-43,42)
LIG(-57,41,-53,41)
LIG(-63,32,-64,33)
LIG(-43,42,-44,43)
LIG(-57,30,-57,27)
LIG(-57,30,-55,30)
LIG(-63,28,-63,32)
LIG(-64,27,-63,28)
LIG(-67,33,-66,33)
LIG(-67,27,-66,27)
LIG(-47,43,-44,43)
LIG(-66,27,-64,27)
LIG(-66,33,-64,33)
FSYM
SYM  #kbd
BB(-80,-25,-30,15)
TITLE -80 17  #kbd1
MODEL 85
PROP                                                                                                                                    
REC(-80,-25,40,40,r)
VIS 4
PIN(-30,10,0.000,0.000)kbd1[1]
PIN(-30,0,0.000,0.000)kbd1[2]
PIN(-30,-10,0.000,0.000)kbd1[3]
PIN(-30,-20,0.000,0.000)kbd1[4]
LIG(-40,-25,-40,15)
LIG(-80,-25,-40,-25)
LIG(-80,-25,-80,15)
LIG(-46,-20,-46,-17)
LIG(-80,-5,-40,-5)
LIG(-60,-25,-60,15)
LIG(-70,15,-70,-25)
LIG(-80,-15,-40,-15)
LIG(-50,-25,-50,15)
LIG(-80,5,-40,5)
LIG(-40,10,-30,10)
LIG(-30,0,-40,0)
LIG(-40,-10,-30,-10)
LIG(-30,-20,-40,-20)
LIG(-76,13,-76,7)
LIG(-76,7,-74,7)
LIG(-74,7,-74,13)
LIG(-74,13,-76,13)
LIG(-64,13,-64,7)
LIG(-56,7,-54,7)
LIG(-54,7,-54,9)
LIG(-54,9,-56,9)
LIG(-56,9,-56,13)
LIG(-56,13,-54,13)
LIG(-46,13,-44,13)
LIG(-44,7,-46,7)
LIG(-44,7,-44,13)
LIG(-46,9,-44,9)
LIG(-76,-3,-76,1)
LIG(-76,1,-74,1)
LIG(-74,-3,-74,3)
LIG(-64,-3,-66,-3)
LIG(-66,-3,-66,-1)
LIG(-66,-1,-64,-1)
LIG(-64,-1,-64,3)
LIG(-64,3,-66,3)
LIG(-56,-3,-56,3)
LIG(-56,3,-54,3)
LIG(-54,3,-54,-1)
LIG(-54,-1,-56,-1)
LIG(-46,-3,-44,-3)
LIG(-44,-3,-44,3)
LIG(-76,-13,-76,-7)
LIG(-76,-13,-74,-13)
LIG(-74,-13,-74,-7)
LIG(-74,-7,-76,-7)
LIG(-76,-11,-74,-11)
LIG(-46,-20,-44,-20)
LIG(-80,15,-40,15)
LIG(-66,-13,-64,-13)
LIG(-46,-23,-46,-20)
LIG(-57,-17,-57,-20)
LIG(-57,-23,-54,-23)
LIG(-66,-23,-66,-17)
LIG(-77,-17,-77,-23)
LIG(-77,-23,-74,-23)
LIG(-47,-13,-44,-13)
LIG(-44,-13,-43,-12)
LIG(-43,-12,-44,-11)
LIG(-47,-11,-44,-11)
LIG(-47,-7,-47,-11)
LIG(-66,-11,-64,-11)
LIG(-77,-17,-74,-17)
LIG(-66,-13,-66,-11)
LIG(-64,-11,-64,-7)
LIG(-64,-13,-64,-11)
LIG(-64,-7,-66,-7)
LIG(-57,-17,-54,-17)
LIG(-57,-7,-55,-13)
LIG(-55,-13,-53,-7)
LIG(-47,-11,-47,-13)
LIG(-44,-11,-43,-10)
LIG(-46,-23,-43,-23)
LIG(-43,-10,-43,-8)
LIG(-57,-9,-53,-9)
LIG(-63,-18,-64,-17)
LIG(-43,-8,-44,-7)
LIG(-57,-20,-57,-23)
LIG(-57,-20,-55,-20)
LIG(-63,-22,-63,-18)
LIG(-64,-23,-63,-22)
LIG(-67,-17,-66,-17)
LIG(-67,-23,-66,-23)
LIG(-47,-7,-44,-7)
LIG(-66,-23,-64,-23)
LIG(-66,-17,-64,-17)
FSYM
SYM  #vss
BB(190,-3,200,5)
TITLE 194 2  #vss
MODEL 0
PROP                                                                                                                                    
REC(190,-5,0,0,b)
VIS 0
PIN(195,-5,0.000,0.000)vss
LIG(195,-5,195,0)
LIG(190,0,200,0)
LIG(190,3,192,0)
LIG(192,3,194,0)
LIG(194,3,196,0)
LIG(196,3,198,0)
FSYM
SYM  #display
BB(250,-50,305,-15)
TITLE 250 -18  #display1
MODEL 81
PROP                                                                                                                                    
REC(255,-45,45,21,r)
VIS 4
PIN(260,-15,0.000,0.000)display1[1]
PIN(265,-15,0.000,0.000)display1[2]
PIN(270,-15,0.000,0.000)display1[3]
PIN(275,-15,0.000,0.000)display1[4]
PIN(280,-15,0.000,0.000)display1[5]
PIN(285,-15,0.000,0.000)display1[6]
PIN(290,-15,0.000,0.000)display1[7]
PIN(295,-15,0.000,0.000)display1[8]
LIG(250,-50,250,-20)
LIG(305,-50,250,-50)
LIG(305,-20,305,-50)
LIG(250,-20,305,-20)
LIG(260,-20,260,-15)
LIG(265,-20,265,-15)
LIG(270,-20,270,-15)
LIG(275,-20,275,-15)
LIG(280,-20,280,-15)
LIG(285,-20,285,-15)
LIG(290,-20,290,-15)
LIG(295,-20,295,-15)
FSYM
SYM  #FS
BB(200,95,225,135)
TITLE 210 88  #FS
MODEL 6000
PROP                                                                                                                                    
REC(205,100,15,30,r)
VIS 5
PIN(200,125,0.000,0.000)C
PIN(200,115,0.000,0.000)B
PIN(200,105,0.000,0.000)A
PIN(225,115,0.006,0.003)BO
PIN(225,105,0.006,0.003)DIFF
LIG(200,125,205,125)
LIG(200,115,205,115)
LIG(200,105,205,105)
LIG(220,115,225,115)
LIG(220,105,225,105)
LIG(205,100,205,130)
LIG(205,100,220,100)
LIG(220,100,220,130)
LIG(220,130,205,130)
VLG module FS( C,B,A,BO,DIFF);
VLG input C,B,A;
VLG output BO,DIFF;
VLG wire w2,w4,w8,w10,w11;
VLG or #(1) or2_1(BO,w8,w4);
VLG xor #(1) xor2_1_2(DIFF,w2,C);
VLG and #(1) and2_2_3(w4,w10,C);
VLG not #(1) inv_3_4(w10,w2);
VLG xor #(1) xor2_1_5(w2,A,B);
VLG and #(1) and2_2_6(w8,w11,B);
VLG not #(1) inv_3_7(w11,A);
VLG endmodule
FSYM
SYM  #FS
BB(130,60,155,100)
TITLE 140 53  #FS
MODEL 6000
PROP                                                                                                                                    
REC(135,65,15,30,r)
VIS 5
PIN(130,90,0.000,0.000)C
PIN(130,80,0.000,0.000)B
PIN(130,70,0.000,0.000)A
PIN(155,80,0.006,0.005)BO
PIN(155,70,0.006,0.003)DIFF
LIG(130,90,135,90)
LIG(130,80,135,80)
LIG(130,70,135,70)
LIG(150,80,155,80)
LIG(150,70,155,70)
LIG(135,65,135,95)
LIG(135,65,150,65)
LIG(150,65,150,95)
LIG(150,95,135,95)
VLG module FS( C,B,A,BO,DIFF);
VLG input C,B,A;
VLG output BO,DIFF;
VLG wire w2,w4,w8,w10,w11;
VLG or #(1) or2_1(BO,w8,w4);
VLG xor #(1) xor2_1_2(DIFF,w2,C);
VLG and #(1) and2_2_3(w4,w10,C);
VLG not #(1) inv_3_4(w10,w2);
VLG xor #(1) xor2_1_5(w2,A,B);
VLG and #(1) and2_2_6(w8,w11,B);
VLG not #(1) inv_3_7(w11,A);
VLG endmodule
FSYM
SYM  #FS
BB(75,25,100,65)
TITLE 85 18  #FS
MODEL 6000
PROP                                                                                                                                    
REC(80,30,15,30,r)
VIS 5
PIN(75,55,0.000,0.000)C
PIN(75,45,0.000,0.000)B
PIN(75,35,0.000,0.000)A
PIN(100,45,0.006,0.005)BO
PIN(100,35,0.006,0.003)DIFF
LIG(75,55,80,55)
LIG(75,45,80,45)
LIG(75,35,80,35)
LIG(95,45,100,45)
LIG(95,35,100,35)
LIG(80,30,80,60)
LIG(80,30,95,30)
LIG(95,30,95,60)
LIG(95,60,80,60)
VLG module FS( C,B,A,BO,DIFF);
VLG input C,B,A;
VLG output BO,DIFF;
VLG wire w2,w4,w8,w10,w11;
VLG or #(1) or2_1(BO,w8,w4);
VLG xor #(1) xor2_1_2(DIFF,w2,C);
VLG and #(1) and2_2_3(w4,w10,C);
VLG not #(1) inv_3_4(w10,w2);
VLG xor #(1) xor2_1_5(w2,A,B);
VLG and #(1) and2_2_6(w8,w11,B);
VLG not #(1) inv_3_7(w11,A);
VLG endmodule
FSYM
SYM  #HS
BB(25,0,65,30)
TITLE 35 -7  #HS
MODEL 6000
PROP                                                                                                                                    
REC(30,5,30,20,r)
VIS 5
PIN(25,10,0.000,0.000)A
PIN(25,20,0.000,0.000)B
PIN(65,20,0.006,0.005)BO
PIN(65,10,0.006,0.003)DIFF
LIG(25,10,30,10)
LIG(25,20,30,20)
LIG(60,20,65,20)
LIG(60,10,65,10)
LIG(30,5,30,25)
LIG(30,5,60,5)
LIG(60,5,60,25)
LIG(60,25,30,25)
VLG module HS( A,B,BO,DIFF);
VLG input A,B;
VLG output BO,DIFF;
VLG wire w5,;
VLG xor #(1) xor2_1(DIFF,A,B);
VLG and #(1) and2_2(BO,w5,B);
VLG not #(1) inv_3(w5,A);
VLG endmodule
FSYM
CNC(260 -5)
CNC(265 -5)
LIG(-30,10,25,10)
LIG(260,-5,265,-5)
LIG(-30,-20,10,-20)
LIG(195,-5,260,-5)
LIG(-30,-10,5,-10)
LIG(260,-15,260,-5)
LIG(-30,0,0,0)
LIG(155,70,285,70)
LIG(265,-5,270,-5)
LIG(265,-15,265,-5)
LIG(270,-15,270,-5)
LIG(-30,30,-15,30)
LIG(275,-15,275,115)
LIG(225,115,275,115)
LIG(280,-15,280,105)
LIG(225,105,280,105)
LIG(285,-15,285,70)
LIG(155,80,170,80)
LIG(-30,40,-20,40)
LIG(290,-15,290,35)
LIG(100,35,290,35)
LIG(25,20,25,60)
LIG(-30,60,25,60)
LIG(295,-15,295,10)
LIG(65,10,295,10)
LIG(-15,30,-15,115)
LIG(200,115,-15,115)
LIG(10,-20,10,105)
LIG(200,105,10,105)
LIG(200,125,170,125)
LIG(170,80,170,125)
LIG(-20,40,-20,80)
LIG(130,80,-20,80)
LIG(5,-10,5,70)
LIG(130,70,5,70)
LIG(130,90,115,90)
LIG(115,45,115,90)
LIG(65,20,65,55)
LIG(75,55,65,55)
LIG(75,35,0,35)
LIG(0,0,0,35)
LIG(-30,50,-30,45)
LIG(75,45,-30,45)
LIG(100,45,115,45)
TEXT -30 14  #A0
TEXT -30 3  #A1
TEXT -30 -5  #A2
TEXT -29 -15  #A3
TEXT -29 57  #B0
TEXT -34 25  #B3
TEXT -24 35  #B2
FFIG D:\VLSI_COURSE\Parallel_Subtractor_4bit.sch
