Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sun Oct  8 15:14:31 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME        | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lcd_rgb[0]      | inout             | H3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[1]      | inout             | H4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[2]      | inout             | F1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[3]      | inout             | F2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[4]      | inout             | K1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[5]      | inout             | K2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[6]      | inout             | F5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[7]      | inout             | K5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[8]      | inout             | E1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[9]      | inout             | E3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[10]     | inout             | L3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[11]     | inout             | L4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[12]     | inout             | K3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[13]     | inout             | K4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[14]     | inout             | K6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[15]     | inout             | L7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[16]     | inout             | H1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[17]     | inout             | H2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[18]     | inout             | D3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[19]     | inout             | E4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[20]     | inout             | G6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[21]     | inout             | H7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[22]     | inout             | G1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rgb[23]     | inout             | G3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_bl          | output            | J7      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_clk         | output            | L5      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_de          | output            | J6      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_hs          | output            | D1      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_rst         | output            | F4      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| lcd_vs          | output            | D2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk         | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n       | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 14         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+------------------------------------------------------+
| Net_Name         | Rst_Source_Inst     | Fanout     
+------------------------------------------------------+
| u_clk_div/N0     | u_clk_div/N0        | 98         
| _$$_GND_$$_      | _$$_GND_$$_         | 48         
+------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------+
| Net_Name               | CE_Source_Inst             | Fanout     
+-------------------------------------------------------------------+
| u_lcd_display/N476     | u_lcd_display/N476         | 14         
| u_lcd_driver/N125      | u_lcd_driver/N125.eq_5     | 11         
| u_rd_id/N27            | u_rd_id/N27                | 11         
| _$$_VCC_$$_            | _$$_VCC_$$_                | 24         
| _$$_GND_$$_            | _$$_GND_$$_                | 24         
+-------------------------------------------------------------------+


Other High Fanout Signal:
+-------------------------------------------------------------------------------------+
| Net_Name                        | Driver                              | Fanout     
+-------------------------------------------------------------------------------------+
| lcd_pclk                        | u_clk_div/lcd_pclk_or[0]_3          | 133        
| u_clk_div/N0                    | u_clk_div/N0                        | 98         
| pixel_ypos[4]                   | u_lcd_driver/pixel_ypos[4]          | 61         
| u_lcd_display/rom_addr [0]      | u_lcd_display/rom_addr[0]           | 51         
| u_lcd_display/rom_addr [1]      | u_lcd_display/rom_addr[1]           | 50         
| pixel_ypos[0]                   | u_lcd_driver/pixel_ypos[0]          | 50         
| u_lcd_display/rom_addr [13]     | u_lcd_display/rom_addr[13]          | 49         
| u_lcd_display/rom_addr [12]     | u_lcd_display/rom_addr[12]          | 49         
| u_lcd_display/rom_addr [11]     | u_lcd_display/rom_addr[11]          | 49         
| u_lcd_display/rom_addr [10]     | u_lcd_display/rom_addr[10]          | 49         
| u_lcd_display/rom_addr [8]      | u_lcd_display/rom_addr[8]           | 49         
| u_lcd_display/rom_addr [7]      | u_lcd_display/rom_addr[7]           | 49         
| u_lcd_display/rom_addr [6]      | u_lcd_display/rom_addr[6]           | 49         
| u_lcd_display/rom_addr [5]      | u_lcd_display/rom_addr[5]           | 49         
| u_lcd_display/rom_addr [4]      | u_lcd_display/rom_addr[4]           | 49         
| u_lcd_display/rom_addr [3]      | u_lcd_display/rom_addr[3]           | 49         
| u_lcd_display/rom_addr [2]      | u_lcd_display/rom_addr[2]           | 49         
| u_lcd_display/rom_addr [9]      | u_lcd_display/rom_addr[9]           | 49         
| u_lcd_display/_N1179            | u_lcd_display/N179_10               | 43         
| pixel_xpos[6]                   | u_lcd_driver/pixel_xpos[6]          | 38         
| pixel_xpos[0]                   | u_lcd_driver/pixel_xpos[0]          | 33         
| pixel_ypos[3]                   | u_lcd_driver/pixel_ypos[3]          | 32         
| u_lcd_driver/h_back [2]         | u_clk_div/N39_13                    | 32         
| pixel_ypos[1]                   | u_lcd_driver/pixel_ypos[1]          | 32         
| h_disp[9]                       | u_clk_div/N19_9                     | 28         
| nt_lcd_de                       | u_lcd_driver/lcd_de                 | 26         
| u_lcd_driver/h_sync [1]         | u_clk_div/N42_15                    | 24         
| nt_lcd_de_inv                   | u_lcd_driver/lcd_de_inv             | 24         
| u_lcd_display/N84               | u_lcd_display/N84_7                 | 24         
| pixel_ypos[2]                   | u_lcd_driver/pixel_ypos[2]          | 24         
| pixel_xpos[5]                   | u_lcd_driver/pixel_xpos[5]          | 23         
| u_lcd_driver/N125               | u_lcd_driver/N125.eq_5              | 22         
| u_lcd_display/N480              | u_lcd_display/N480_8                | 21         
| u_lcd_display/N83               | u_lcd_display/rom_addr[13:0]_84     | 15         
| u_clk_div/N19                   | u_clk_div/N19                       | 15         
| u_lcd_display/N476              | u_lcd_display/N476                  | 14         
| pixel_xpos[4]                   | u_lcd_driver/pixel_xpos[4]          | 14         
| ntclkbufg_0                     | clkbufg_0                           | 14         
| u_lcd_display/_N1449            | u_lcd_display/N181_3                | 13         
| u_lcd_display/N102 [22]         | u_lcd_display/N102_1[55]_3          | 12         
| u_lcd_display/N102 [98]         | u_lcd_display/N102_1[14]_1          | 12         
| u_lcd_driver/N13                | u_lcd_driver/N13.lt_5               | 12         
| u_lcd_driver/data_req           | u_lcd_driver/data_req               | 12         
| u_lcd_display/_N1450            | u_lcd_display/N181_5                | 12         
| u_lcd_driver/N17                | u_lcd_driver/N17.lt_5               | 12         
| u_lcd_display/N192              | u_lcd_display/N192_2                | 11         
| u_rd_id/N27                     | u_rd_id/N27                         | 11         
| u_lcd_display/_N1451            | u_lcd_display/N183_3                | 11         
| u_lcd_driver/N145               | u_lcd_driver/N145.eq_5              | 11         
| _N2                             | lcd_rgb_tri[23]                     | 10         
| u_lcd_display/N205              | u_lcd_display/N205_8                | 9          
| _N1                             | lcd_rgb_tri[15]                     | 9          
| u_lcd_driver/v_sync [0]         | u_clk_div/N19_2                     | 9          
| _N0                             | lcd_rgb_tri[7]                      | 9          
| u_lcd_display/N206              | u_lcd_display/N206_2                | 8          
| u_lcd_driver/h_cnt [1]          | u_lcd_driver/h_cnt[1]               | 8          
| u_lcd_driver/h_cnt [0]          | u_lcd_driver/h_cnt[0]               | 8          
| u_lcd_display/_N1445            | u_lcd_display/N102_1[55]_6          | 7          
| u_lcd_driver/v_cnt [0]          | u_lcd_driver/v_cnt[0]               | 7          
| u_lcd_display/_N1453            | u_lcd_display/N205_3                | 7          
| pixel_xpos[3]                   | u_lcd_driver/pixel_xpos[3]          | 7          
| u_lcd_display/_N58              | u_lcd_display/N79_mux5_5            | 6          
| u_lcd_driver/h_cnt [2]          | u_lcd_driver/h_cnt[2]               | 6          
| u_lcd_driver/N98 [1]            | u_lcd_driver/N98_1_1                | 6          
| u_lcd_driver/h_cnt [4]          | u_lcd_driver/h_cnt[4]               | 5          
| pixel_ypos[5]                   | u_lcd_driver/pixel_ypos[5]          | 5          
| pixel_ypos[10]                  | u_lcd_driver/pixel_ypos[10]         | 5          
| u_lcd_driver/h_cnt [5]          | u_lcd_driver/h_cnt[5]               | 5          
| u_lcd_driver/h_cnt [3]          | u_lcd_driver/h_cnt[3]               | 5          
| u_lcd_driver/h_cnt [6]          | u_lcd_driver/h_cnt[6]               | 5          
| u_lcd_driver/h_cnt [7]          | u_lcd_driver/h_cnt[7]               | 5          
| u_lcd_display/_N1139            | u_lcd_display/N102_1[2]_1           | 5          
| u_lcd_driver/h_cnt [8]          | u_lcd_driver/h_cnt[8]               | 5          
| u_lcd_display/_N1365            | u_lcd_display/N126_6                | 5          
| pixel_xpos[2]                   | u_lcd_driver/pixel_xpos[2]          | 5          
| u_lcd_display/_N1448            | u_lcd_display/N179_13               | 5          
| u_lcd_driver/v_cnt [1]          | u_lcd_driver/v_cnt[1]               | 5          
| u_lcd_driver/h_cnt [9]          | u_lcd_driver/h_cnt[9]               | 5          
| u_lcd_driver/h_cnt [10]         | u_lcd_driver/h_cnt[10]              | 5          
| u_lcd_display/N102 [85]         | u_lcd_display/N102_1[27]_1          | 5          
| lcd_id[13]                      | u_rd_id/lcd_id[13]                  | 4          
| u_lcd_driver/N12 [5]            | u_lcd_driver/N12_1_6                | 4          
| u_lcd_driver/N12 [3]            | u_lcd_driver/N12_1_4                | 4          
| u_lcd_display/N203              | u_lcd_display/N203_2                | 4          
| lcd_id[7]                       | u_rd_id/lcd_id[7]                   | 4          
| lcd_id[6]                       | u_rd_id/lcd_id[6]                   | 4          
| u_lcd_driver/N98 [5]            | u_lcd_driver/N98_1_5                | 4          
| lcd_id[2]                       | u_rd_id/lcd_id[2]                   | 4          
| lcd_id[1]                       | u_rd_id/lcd_id[1]                   | 4          
| u_lcd_display/N102 [43]         | u_lcd_display/N102_1[36]_3          | 4          
| u_lcd_driver/N98 [6]            | u_lcd_driver/N98_1_6                | 4          
| u_lcd_driver/v_cnt [10]         | u_lcd_driver/v_cnt[10]              | 4          
| pixel_ypos[9]                   | u_lcd_driver/pixel_ypos[9]          | 4          
| pixel_ypos[8]                   | u_lcd_driver/pixel_ypos[8]          | 4          
| u_lcd_display/N184              | u_lcd_display/N184_2                | 4          
| u_lcd_driver/nb3 [6]            | u_lcd_driver/N106_0_sum6_1          | 4          
| u_lcd_driver/v_cnt [2]          | u_lcd_driver/v_cnt[2]               | 4          
| u_lcd_driver/v_cnt [3]          | u_lcd_driver/v_cnt[3]               | 4          
| u_lcd_driver/v_cnt [4]          | u_lcd_driver/v_cnt[4]               | 4          
| pixel_ypos[7]                   | u_lcd_driver/pixel_ypos[7]          | 4          
+-------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 98       | 33840         | 1                  
| LUT                   | 430      | 22560         | 2                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 24       | 60            | 40                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 32       | 226           | 15                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.08 sec.


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                  
+----------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/synthesize/lcd_rgb_char_syn.adf     
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/device_map/lcd_rgb_char_map.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/device_map/lcd_rgb_char_dmr.prt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/device_map/lcd_rgb_char.dmr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/lcd_rgb_char/prj/device_map/dmr.db                   
+----------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 220 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:4s
