$date
	Wed May 11 22:34:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX_tb $end
$var wire 1 ! X_tb $end
$var reg 1 " A_tb $end
$var reg 1 # B_tb $end
$var reg 1 $ S_tb $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ S $end
$var wire 1 % S0_inv $end
$var wire 1 ! X $end
$var wire 1 & a1 $end
$var wire 1 ' b1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#1
1#
#2
1!
1&
0#
1"
#3
1#
#4
0!
0%
0&
1$
0#
0"
#5
1!
1'
1#
#6
0!
0'
0#
1"
#7
1!
1'
1#
#8
