## ğŸš€ Week 0: Introduction and Environment Setup ğŸ› ï¸

### Day 0 - Tools Installation ğŸ’»
<br>
The first day focused on getting acquainted with the course structure and setting up the necessary open-source tools for VLSI design and simulation on a Linux environment. This foundational setup is crucial for all the upcoming labs and projects. ğŸ›°ï¸

The primary tools installed were:
* **Icarus Verilog (`iverilog`)** ğŸ“: A Verilog compiler used for simulating digital circuits.
* **GTKWave** ğŸ“ˆ: A powerful waveform viewer for visualizing and analyzing the output of simulations.
* **Yosys** ğŸ—ï¸: An open-source framework for Verilog RTL synthesis, which translates the hardware description into a gate-level netlist.

After the installation process, I verified that each tool was correctly set up and accessible from the terminal. 

---


**1. Icarus Verilog (`iverilog`)**
**Installation:**
```bash
sudo apt update
sudo apt install iverilog
```
**Toolcheck:**
![Icarus Verilog Installation](images/iverilog.png)
**2. GTKWave**
**Installation:**
```bash
sudo apt update
sudo apt install gtkwave
```
**Toolcheck:**
![GTKWave Installation](images/gtkwave1.png)
![GTKWave Installation](images/gtkwave2.png)

**3. Yosys Open Synthesis Suite**
**Installation:**
```bash
sudo apt update
sudo apt install yosys
```
**Toolcheck:**
![Yosys Installation](images/yosys.png)

