<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_89CE984A-47EA-4C0B-ABC9-5B46DE60A21E"><title>ESD Sensitive Net Mitigation</title><body><section id="SECTION_8303F150-D871-4F38-B815-D3BF26B56D7E"><p>The following net categories may be sensitive to ESD: </p><ul><li><p>Processor-Hot or PCH-Hot: *PROCHOT* / *PCHHOT* </p></li><li><p>Reset: *RESET* / *RST* / *RSTB*/*DRAM_RESET* </p></li><li><p>Power-Ok, Power-Good: *PWROK* / *PWRGD* </p></li><li><p>XTAL_IN &amp; XTAL_OUT </p></li></ul><p>System-level ESD issues may be mitigated by one of the following: </p><ul><li><p>Routing sensitive nets as stripline. </p></li><li><p>Adding placeholder for decoupling capacitors on the sensitive nets to reduce the ESD level injected into the victim ICs (excluding crystal oscillator). The value of decoupling capacitor varies on different nets and systems. The recommended value is 1-100 nF. </p></li></ul><p>For crystal oscillator, follow the guidelines from “XTAL Topology Guideline” (PCH/IOs chapter) and “XTAL Ground Ring Requirement” (Electromagnetic Compatibility Chapter). </p><fig id="FIG_esd_sensitive_net_mitigation_1"><title>ESD Sensitive Net Mitigation</title><image href="FIG_esd sensitive net mitigation_1.png" scalefit="yes" id="IMG_esd_sensitive_net_mitigation_1_png" /></fig></section></body></topic>