
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000054                       # Number of seconds simulated
sim_ticks                                    53851500                       # Number of ticks simulated
final_tick                                   53851500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128518                       # Simulator instruction rate (inst/s)
host_op_rate                                   135829                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55762930                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658716                       # Number of bytes of host memory used
host_seconds                                     0.97                       # Real time elapsed on the host
sim_insts                                      124108                       # Number of instructions simulated
sim_ops                                        131171                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          25472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              78592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            13                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 13                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         733275768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         473004466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          65364939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          20203708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          64176485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          20203708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          62988032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          20203708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1459420815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    733275768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     65364939                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     64176485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     62988032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        925805224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15449895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15449895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15449895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        733275768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        473004466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         65364939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         20203708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         64176485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         20203708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         62988032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         20203708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1474870709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1229                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         13                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1229                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       13                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  77824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   78656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      53849000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1229                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   13                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.033195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.983745                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   327.961378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           93     38.59%     38.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           52     21.58%     60.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23      9.54%     69.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      7.47%     77.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.56%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.90%     84.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.07%     86.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.07%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27     11.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          241                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     11983750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34783750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6080000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9855.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28605.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1445.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1460.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.11                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43356.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1451520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   792000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7300800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31589685                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               476250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               44661615                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            950.702251                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1269250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44831250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   226800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   123750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1123200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25634610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35859720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            763.338194                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12886750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36084000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9506                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7227                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1380                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                4146                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3364                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            81.138447                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    747                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  62                       # Number of system calls
system.cpu0.numCycles                          107704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15267                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         62305                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9506                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4111                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        52848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2827                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 256                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          430                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    19155                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  360                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             70322                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.017818                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.260367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   37358     53.12%     53.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   12233     17.40%     70.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2851      4.05%     74.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   17880     25.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               70322                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.088260                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.578484                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13920                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                25932                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    28392                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  986                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1092                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 905                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  345                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 61388                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 4832                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1092                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17608                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3130                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6190                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    25654                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                16648                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 57624                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1762                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   87                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 16060                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              66843                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               278074                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           80734                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                54963                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   11880                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               105                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           103                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2407                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                9783                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7540                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             103                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     55698                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                239                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    52446                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              481                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           9219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        23159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            47                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        70322                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.745798                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.099402                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              44100     62.71%     62.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               9006     12.81%     75.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               8805     12.52%     88.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               7817     11.12%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                591      0.84%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          70322                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2562     26.92%     26.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   117      1.23%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  3497     36.75%     64.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3340     35.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                32442     61.86%     61.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                3645      6.95%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                9340     17.81%     86.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7016     13.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 52446                       # Type of FU issued
system.cpu0.iq.rate                          0.486946                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       9516                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.181444                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            185135                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            65144                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        50124                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 61914                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              51                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2111                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          977                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1092                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    577                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  750                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              55952                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 9783                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7540                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               101                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  745                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           131                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          987                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1118                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                50795                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 8741                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1651                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                       15577                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6060                       # Number of branches executed
system.cpu0.iew.exec_stores                      6836                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.471617                       # Inst execution rate
system.cpu0.iew.wb_sent                         50285                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        50152                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    27906                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    47415                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.465647                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.588548                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7477                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1059                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        68756                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.679475                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.493507                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        49108     71.42%     71.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         9354     13.60%     85.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         4201      6.11%     91.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         2461      3.58%     94.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          850      1.24%     95.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          785      1.14%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          798      1.16%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          126      0.18%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1073      1.56%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        68756                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               41236                       # Number of instructions committed
system.cpu0.commit.committedOps                 46718                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         14235                       # Number of memory references committed
system.cpu0.commit.loads                         7672                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      5493                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    41736                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 295                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           28870     61.80%     61.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           3610      7.73%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.52% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           7672     16.42%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6563     14.05%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            46718                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1073                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      121604                       # The number of ROB reads
system.cpu0.rob.rob_writes                     109960                       # The number of ROB writes
system.cpu0.timesIdled                            456                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          37382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      41236                       # Number of Instructions Simulated
system.cpu0.committedOps                        46718                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.611893                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.611893                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.382864                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.382864                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   69005                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  34012                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   177085                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   24558                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  16707                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               29                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          209.200401                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              13075                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              368                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            35.529891                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   209.200401                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.204297                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.204297                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.331055                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            30557                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           30557                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         8313                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           8313                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4842                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4842                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        13155                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           13155                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        13157                       # number of overall hits
system.cpu0.dcache.overall_hits::total          13157                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          244                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1569                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1569                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1813                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1813                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1813                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1813                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     14276260                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     14276260                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     83279228                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     83279228                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     97555488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     97555488                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     97555488                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     97555488                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         8557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         8557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6411                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6411                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        14968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        14968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        14970                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        14970                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.028515                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.028515                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.244736                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.244736                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.121125                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121125                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.121109                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.121109                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58509.262295                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58509.262295                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53077.901848                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53077.901848                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        66500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        66500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53808.873690                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53808.873690                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53808.873690                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53808.873690                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        14800                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            176                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    15.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.090909                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           13                       # number of writebacks
system.cpu0.dcache.writebacks::total               13                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           83                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1325                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1325                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1408                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1408                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1408                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          244                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          244                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          405                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9537748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9537748                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     12728003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     12728003                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     22265751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     22265751                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     22265751                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     22265751                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.018815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018815                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027058                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027058                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.027054                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027054                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 59240.670807                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59240.670807                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 52163.946721                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 52163.946721                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        62500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 54977.162963                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 54977.162963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 54977.162963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 54977.162963                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              239                       # number of replacements
system.cpu0.icache.tags.tagsinuse          259.505141                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              18383                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            29.794165                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   259.505141                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.506846                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.506846                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            38917                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           38917                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        18383                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          18383                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        18383                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           18383                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        18383                       # number of overall hits
system.cpu0.icache.overall_hits::total          18383                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          767                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          767                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          767                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           767                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          767                       # number of overall misses
system.cpu0.icache.overall_misses::total          767                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     41109489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     41109489                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     41109489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     41109489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     41109489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     41109489                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        19150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        19150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        19150                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        19150                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        19150                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        19150                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.040052                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.040052                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.040052                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.040052                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.040052                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.040052                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53597.769231                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53597.769231                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53597.769231                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53597.769231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53597.769231                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53597.769231                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11819                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              157                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.280255                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          149                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          149                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          149                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          618                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          618                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          618                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          618                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33876992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33876992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33876992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33876992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33876992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33876992                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.032272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.032272                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.032272                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.032272                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.032272                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.032272                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54817.139159                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54817.139159                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54817.139159                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54817.139159                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54817.139159                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54817.139159                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4702                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             4364                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              235                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2784                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2701                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.018678                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    124                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           21712                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1446                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         32770                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4702                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2825                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        16590                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    503                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     8860                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   43                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             18645                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.837007                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.162824                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    2439     13.08%     13.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    7055     37.84%     50.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     257      1.38%     52.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    8894     47.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               18645                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.216562                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.509304                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1723                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1391                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    15154                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  153                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   224                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 132                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 31855                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  962                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   224                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2448                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    304                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           911                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    14559                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  199                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 30971                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  323                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  142                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              45793                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               151535                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           46558                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                43514                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    2275                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      474                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                6745                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                700                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              121                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     30599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    30072                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              100                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           1783                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         5226                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        18645                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.612872                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.179905                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4693     25.17%     25.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               3660     19.63%     44.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4709     25.26%     70.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               5338     28.63%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                245      1.31%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          18645                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2003     39.31%     39.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   134      2.63%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     41.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  2542     49.89%     91.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  416      8.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                19750     65.68%     65.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3075     10.23%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6650     22.11%     98.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                597      1.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 30072                       # Type of FU issued
system.cpu1.iq.rate                          1.385041                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       5095                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.169427                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             83982                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            32428                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        29425                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 35167                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          617                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          178                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   224                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     53                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              30645                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 6745                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 700                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 212                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                29649                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6409                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              421                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                        6981                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    4127                       # Number of branches executed
system.cpu1.iew.exec_stores                       572                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.365558                       # Inst execution rate
system.cpu1.iew.wb_sent                         29450                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        29425                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    20854                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    30896                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.355241                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.674974                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           1305                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              208                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        18368                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.571211                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.116790                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         6598     35.92%     35.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         6848     37.28%     73.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1225      6.67%     79.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          932      5.07%     84.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          153      0.83%     85.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1447      7.88%     93.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          170      0.93%     94.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           61      0.33%     94.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          934      5.08%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        18368                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               28326                       # Number of instructions committed
system.cpu1.commit.committedOps                 28860                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6650                       # Number of memory references committed
system.cpu1.commit.loads                         6128                       # Number of loads committed
system.cpu1.commit.membars                         23                       # Number of memory barriers committed
system.cpu1.commit.branches                      4068                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    24875                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  53                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           19135     66.30%     66.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           3075     10.65%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6128     21.23%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           522      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            28860                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  934                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       47430                       # The number of ROB reads
system.cpu1.rob.rob_writes                      60621                       # The number of ROB writes
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       85991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      28326                       # Number of Instructions Simulated
system.cpu1.committedOps                        28860                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.766504                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.766504                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.304624                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.304624                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   44582                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  20678                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   107580                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   23557                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   7349                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           11.706620                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               6708                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               75                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            89.440000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    11.706620                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.011432                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.011432                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           75                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.073242                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            13902                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           13902                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         6226                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           6226                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          477                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           477                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         6703                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            6703                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         6704                       # number of overall hits
system.cpu1.dcache.overall_hits::total           6704                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          156                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           37                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          193                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           193                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          194                       # number of overall misses
system.cpu1.dcache.overall_misses::total          194                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3357241                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3357241                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1420250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1420250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        60500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        60500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4777491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4777491                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4777491                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4777491                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         6382                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6382                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          514                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         6896                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         6896                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         6898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         6898                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.024444                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024444                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.071984                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.071984                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.027987                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027987                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.028124                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028124                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 21520.775641                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21520.775641                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 38385.135135                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38385.135135                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12100                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12100                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24753.839378                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24753.839378                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24626.242268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24626.242268                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           87                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          108                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          108                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           69                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           85                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           86                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1415503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1415503                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       420500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       420500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        45500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1836003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1836003                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1845503                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1845503                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.010812                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010812                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012326                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012326                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012467                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012467                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20514.536232                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20514.536232                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26281.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26281.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9100                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 21600.035294                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21600.035294                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 21459.337209                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21459.337209                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.041903                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               8787                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           159.763636                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.041903                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.015707                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.015707                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            17771                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           17771                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         8787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           8787                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         8787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            8787                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         8787                       # number of overall hits
system.cpu1.icache.overall_hits::total           8787                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           71                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           71                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           71                       # number of overall misses
system.cpu1.icache.overall_misses::total           71                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4293999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4293999                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4293999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4293999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4293999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4293999                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         8858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         8858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         8858                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         8858                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         8858                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         8858                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008015                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008015                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60478.859155                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60478.859155                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60478.859155                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60478.859155                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60478.859155                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60478.859155                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1365                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.312500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3302749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3302749                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3302749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3302749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3302749                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3302749                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.006209                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006209                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.006209                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006209                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.006209                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006209                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 60049.981818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60049.981818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 60049.981818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60049.981818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 60049.981818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60049.981818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   4552                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             4220                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              232                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2710                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2629                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.011070                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    124                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           21184                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              1443                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         32120                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       4552                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2753                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        16166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    495                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     8694                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   41                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             18206                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.843953                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.160308                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    2334     12.82%     12.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    6895     37.87%     50.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     255      1.40%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    8722     47.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               18206                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.214879                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.516239                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1706                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1284                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    14839                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  157                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   220                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 130                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 31284                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  918                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   220                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2417                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    272                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           833                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    14264                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  200                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 30416                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  316                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                  150                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands              44736                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               148874                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           45835                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                42512                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    2220                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      479                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                6672                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                707                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              122                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     30049                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    29527                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              101                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           1767                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         5212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        18206                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.621828                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.180946                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               4542     24.95%     24.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               3562     19.56%     44.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4592     25.22%     69.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               5259     28.89%     98.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                251      1.38%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          18206                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1954     38.70%     38.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   134      2.65%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     41.35% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  2540     50.31%     91.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  421      8.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                19275     65.28%     65.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                3075     10.41%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6581     22.29%     97.98% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                596      2.02%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 29527                       # Type of FU issued
system.cpu2.iq.rate                          1.393835                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       5049                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.170996                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             82408                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            31857                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        28879                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 34576                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          612                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          187                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   220                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     56                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              30091                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 6672                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 707                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            80                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 208                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                29106                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 6346                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              419                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6916                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3990                       # Number of branches executed
system.cpu2.iew.exec_stores                       570                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.373961                       # Inst execution rate
system.cpu2.iew.wb_sent                         28905                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        28879                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    20458                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    30245                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.363246                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.676409                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           1300                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              205                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        17930                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.579587                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.126158                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         6431     35.87%     35.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         6654     37.11%     72.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1212      6.76%     79.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          927      5.17%     84.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          154      0.86%     85.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1390      7.75%     93.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          172      0.96%     94.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           55      0.31%     94.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          935      5.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        17930                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               27788                       # Number of instructions committed
system.cpu2.commit.committedOps                 28322                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          6580                       # Number of memory references committed
system.cpu2.commit.loads                         6060                       # Number of loads committed
system.cpu2.commit.membars                         23                       # Number of memory barriers committed
system.cpu2.commit.branches                      3934                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    24471                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           18667     65.91%     65.91% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           3075     10.86%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           6060     21.40%     98.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           520      1.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            28322                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  935                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       46448                       # The number of ROB reads
system.cpu2.rob.rob_writes                      59534                       # The number of ROB writes
system.cpu2.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2978                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       86519                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      27788                       # Number of Instructions Simulated
system.cpu2.committedOps                        28322                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.762343                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.762343                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.311745                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.311745                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   43840                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  20476                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   105753                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   22756                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7272                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           11.387906                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6654                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               73                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            91.150685                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    11.387906                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.011121                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.011121                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           73                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.071289                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            13766                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           13766                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         6174                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           6174                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          477                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           477                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6651                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6651                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6652                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6652                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          144                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           37                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          181                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           181                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          182                       # number of overall misses
system.cpu2.dcache.overall_misses::total          182                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3028994                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3028994                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1454750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1454750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        36000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        36000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      4483744                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      4483744                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      4483744                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      4483744                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         6318                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6318                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          514                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6832                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6832                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6834                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6834                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.022792                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022792                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.071984                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.071984                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.026493                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.026493                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.026632                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.026632                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 21034.680556                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21034.680556                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 39317.567568                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39317.567568                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 24772.066298                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24772.066298                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 24635.956044                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24635.956044                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           77                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           98                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           98                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           83                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           84                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           84                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1256253                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1256253                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       425500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       425500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        27000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1681753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1681753                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1691253                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1691253                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010605                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010605                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.031128                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012149                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012149                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012291                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012291                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 18750.044776                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18750.044776                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 26593.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26593.750000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 20262.084337                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20262.084337                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 20133.964286                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20133.964286                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.865051                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               8624                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           159.703704                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.865051                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.015361                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.015361                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            17438                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           17438                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         8624                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           8624                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         8624                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            8624                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         8624                       # number of overall hits
system.cpu2.icache.overall_hits::total           8624                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           68                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           68                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           68                       # number of overall misses
system.cpu2.icache.overall_misses::total           68                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3991500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3991500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3991500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3991500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3991500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3991500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         8692                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         8692                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         8692                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         8692                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         8692                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         8692                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.007823                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007823                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.007823                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007823                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.007823                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007823                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 58698.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58698.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 58698.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58698.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 58698.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58698.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1497                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    99.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3261750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3261750                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3261750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3261750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3261750                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3261750                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006213                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006213                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006213                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006213                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 60402.777778                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 60402.777778                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 60402.777778                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 60402.777778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 60402.777778                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 60402.777778                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4234                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             3936                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              222                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                2546                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2464                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.779262                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    115                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           20840                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              1757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         30822                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4234                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2579                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        15570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    479                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     8341                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   40                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             17787                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.805757                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.176771                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    2586     14.54%     14.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    6620     37.22%     51.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     244      1.37%     53.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    8337     46.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               17787                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.203167                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.478983                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1724                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1487                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    14228                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  137                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   211                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 118                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 29937                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  883                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   211                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2399                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    210                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1112                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    13669                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  186                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 29141                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  276                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                  132                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands              42597                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               142665                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           44109                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                40588                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    1998                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      458                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                6510                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                635                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              110                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              50                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     28806                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    28332                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              101                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           1575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         4769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        17787                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.592849                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.198067                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               4748     26.69%     26.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               3371     18.95%     45.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4288     24.11%     69.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               5135     28.87%     98.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                245      1.38%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          17787                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1781     37.17%     37.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   130      2.71%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     39.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  2509     52.36%     92.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  372      7.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                18291     64.56%     64.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                3075     10.85%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6409     22.62%     98.03% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                557      1.97%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 28332                       # Type of FU issued
system.cpu3.iq.rate                          1.359501                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       4792                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.169137                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             79341                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            30423                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        27726                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 33124                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          597                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          123                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   211                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     46                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              28849                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 6510                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 635                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                17                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 195                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                27938                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 6176                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              391                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        6722                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3712                       # Number of branches executed
system.cpu3.iew.exec_stores                       546                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.340595                       # Inst execution rate
system.cpu3.iew.wb_sent                         27747                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        27726                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    19623                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    28830                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.330422                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.680645                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           1148                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              194                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        17530                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.555676                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.129690                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         6533     37.27%     37.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         6293     35.90%     73.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         1207      6.89%     80.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          920      5.25%     85.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          145      0.83%     86.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1284      7.32%     93.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          168      0.96%     94.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           44      0.25%     94.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          936      5.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        17530                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               26758                       # Number of instructions committed
system.cpu3.commit.committedOps                 27271                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          6425                       # Number of memory references committed
system.cpu3.commit.loads                         5913                       # Number of loads committed
system.cpu3.commit.membars                         22                       # Number of memory barriers committed
system.cpu3.commit.branches                      3672                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    23677                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  50                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           17771     65.16%     65.16% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           3075     11.28%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.44% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           5913     21.68%     98.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           512      1.88%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            27271                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  936                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       44831                       # The number of ROB reads
system.cpu3.rob.rob_writes                      57107                       # The number of ROB writes
system.cpu3.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       86863                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      26758                       # Number of Instructions Simulated
system.cpu3.committedOps                        27271                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.778832                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.778832                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.283973                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.283973                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   42300                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  20003                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   101766                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   21156                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   7102                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           11.578202                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6490                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               77                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            84.285714                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    11.578202                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.011307                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.011307                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           77                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.075195                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13423                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13423                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         6017                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           6017                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          468                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           468                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data            1                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data         6485                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6485                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         6486                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6486                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          138                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           38                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          176                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           176                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          177                       # number of overall misses
system.cpu3.dcache.overall_misses::total          177                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      2797250                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2797250                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1325500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1325500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        24000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      4122750                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      4122750                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      4122750                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      4122750                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         6155                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6155                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          506                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          506                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         6661                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6661                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         6663                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6663                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022421                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022421                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.075099                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.075099                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026422                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026422                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.026565                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.026565                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 20269.927536                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 20269.927536                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 34881.578947                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34881.578947                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 23424.715909                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 23424.715909                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 23292.372881                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 23292.372881                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           71                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           91                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           91                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           67                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           85                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           86                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1234500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1234500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       410000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       410000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1644500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1644500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1654000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1654000                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010885                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010885                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.035573                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035573                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012761                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012761                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012907                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012907                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 18425.373134                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18425.373134                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 22777.777778                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22777.777778                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 19347.058824                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19347.058824                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 19232.558140                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19232.558140                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.670753                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               8269                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           156.018868                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.670753                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014982                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.014982                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            16733                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           16733                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         8269                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           8269                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         8269                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            8269                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         8269                       # number of overall hits
system.cpu3.icache.overall_hits::total           8269                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           71                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           71                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           71                       # number of overall misses
system.cpu3.icache.overall_misses::total           71                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4200500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4200500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4200500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4200500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4200500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4200500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         8340                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         8340                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         8340                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         8340                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         8340                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         8340                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.008513                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008513                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.008513                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008513                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008513                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008513                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 59161.971831                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59161.971831                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 59161.971831                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59161.971831                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 59161.971831                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59161.971831                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1183                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   107.545455                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3225500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3225500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3225500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3225500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3225500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3225500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.006355                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006355                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.006355                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006355                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 60858.490566                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60858.490566                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 60858.490566                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60858.490566                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 60858.490566                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60858.490566                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1159                       # Transaction distribution
system.membus.trans_dist::ReadResp               1158                       # Transaction distribution
system.membus.trans_dist::Writeback                13                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              20                       # Transaction distribution
system.membus.trans_dist::ReadExReq               283                       # Transaction distribution
system.membus.trans_dist::ReadExResp              283                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        26304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   79424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              226                       # Total snoops (count)
system.membus.snoop_fanout::samples              1475                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1475                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1910498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3286750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2158495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy             297000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             465497                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer9.occupancy             289750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer10.occupancy            443747                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer13.occupancy            285000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer14.occupancy            437000                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
