{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699498153943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699498153943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:49:13 2023 " "Processing started: Wed Nov 08 20:49:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699498153943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498153943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498153943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699498154771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699498154771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/sumador/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "alu/sumador/fulladder.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/sumador/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alun.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alun.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluN " "Found entity 1: aluN" {  } { { "alu/aluN.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 ichache " "Found entity 1: ichache" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode/decode.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/decode/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "regfile/registerfile.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/regfile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dchache " "Found entity 1: dchache" {  } { { "dcache/dcache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/dcache/dcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend/SignExtend.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/SignExtend/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flagdetector.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/flagdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 flagdetector " "Found entity 1: flagdetector" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699498169671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498169671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op aluN.v(55) " "Verilog HDL Implicit Net warning at aluN.v(55): created implicit net for \"op\"" {  } { { "alu/aluN.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498169671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "to_dato_o monociclo.v(111) " "Verilog HDL Implicit Net warning at monociclo.v(111): created implicit net for \"to_dato_o\"" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498169671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "id_branch_i monociclo.v(126) " "Verilog HDL Implicit Net warning at monociclo.v(126): created implicit net for \"id_branch_i\"" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498169671 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o monociclo.v(129) " "Verilog HDL Implicit Net warning at monociclo.v(129): created implicit net for \"c_o\"" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498169671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo " "Elaborating entity \"monociclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699498169719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 monociclo.v(111) " "Verilog HDL assignment warning at monociclo.v(111): truncated value with size 32 to match size of target (1)" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699498169721 "|monociclo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ichache ichache:icache_u0 " "Elaborating entity \"ichache\" for hierarchy \"ichache:icache_u0\"" {  } { { "monociclo.v" "icache_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498169835 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "30 0 255 icache.v(12) " "Verilog HDL warning at icache.v(12): number of words (30) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1699498169839 "|monociclo|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 icache.v(8) " "Net \"memory.data_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699498169851 "|monociclo|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 icache.v(8) " "Net \"memory.waddr_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699498169851 "|monociclo|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 icache.v(8) " "Net \"memory.we_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699498169851 "|monociclo|ichache:icache_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode_u0 " "Elaborating entity \"decode\" for hierarchy \"decode:decode_u0\"" {  } { { "monociclo.v" "decode_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498169917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:regfile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:regfile\"" {  } { { "monociclo.v" "regfile" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498169922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:signex " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:signex\"" {  } { { "monociclo.v" "signex" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498169928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluN aluN:execute_u0 " "Elaborating entity \"aluN\" for hierarchy \"aluN:execute_u0\"" {  } { { "monociclo.v" "execute_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498170036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu aluN:execute_u0\|alu:alutag\[0\].alu_N " "Elaborating entity \"alu\" for hierarchy \"aluN:execute_u0\|alu:alutag\[0\].alu_N\"" {  } { { "alu/aluN.v" "alutag\[0\].alu_N" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498170044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder aluN:execute_u0\|alu:alutag\[0\].alu_N\|fulladder:fa " "Elaborating entity \"fulladder\" for hierarchy \"aluN:execute_u0\|alu:alutag\[0\].alu_N\|fulladder:fa\"" {  } { { "alu/alu.v" "fa" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498170048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagdetector aluN:execute_u0\|flagdetector:flagdetector_u0 " "Elaborating entity \"flagdetector\" for hierarchy \"aluN:execute_u0\|flagdetector:flagdetector_u0\"" {  } { { "alu/aluN.v" "flagdetector_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498170089 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "flagdetector.v(13) " "Verilog HDL Case Statement warning at flagdetector.v(13): incomplete case statement has no default case item" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1699498170089 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brflag_o flagdetector.v(12) " "Verilog HDL Always Construct warning at flagdetector.v(12): inferring latch(es) for variable \"brflag_o\", which holds its previous value in one or more paths through the always construct" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699498170089 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brflag_o flagdetector.v(23) " "Inferred latch for \"brflag_o\" at flagdetector.v(23)" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498170093 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dchache dchache:dcache_u0 " "Elaborating entity \"dchache\" for hierarchy \"dchache:dcache_u0\"" {  } { { "monociclo.v" "dcache_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498170093 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "registerfile:regfile\|regfile " "RAM logic \"registerfile:regfile\|regfile\" is uninferred due to asynchronous read logic" {  } { { "regfile/registerfile.v" "regfile" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/regfile/registerfile.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1699498170989 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dchache:dcache_u0\|datacache " "RAM logic \"dchache:dcache_u0\|datacache\" is uninferred due to asynchronous read logic" {  } { { "dcache/dcache.v" "datacache" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/dcache/dcache.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1699498170989 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699498170989 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_ichache_f5c6e3f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_ichache_f5c6e3f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1699498171013 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_registerfile_e17e90b4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_registerfile_e17e90b4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1699498171289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699498215165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699498278172 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699498307724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699498312107 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699498312107 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58415 " "Implemented 58415 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699498317004 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699498317004 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58381 " "Implemented 58381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699498317004 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699498317004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5068 " "Peak virtual memory: 5068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699498317167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:51:57 2023 " "Processing ended: Wed Nov 08 20:51:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699498317167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:44 " "Elapsed time: 00:02:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699498317167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699498317167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699498317167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699498325765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699498325765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 20:52:05 2023 " "Processing started: Wed Nov 08 20:52:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699498325765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699498325765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp monociclo -c monociclo --netlist_type=sgate " "Command: quartus_npp monociclo -c monociclo --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699498325765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1699498326127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699498326187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 20:52:06 2023 " "Processing ended: Wed Nov 08 20:52:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699498326187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699498326187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699498326187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1699498326187 ""}
