{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 3308, "design__instance__area": 24544.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 29, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0018229058478027582, "power__switching__total": 0.0007985570118762553, "power__leakage__total": 3.457857289390631e-08, "power__total": 0.002621497493237257, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.28328259984041654, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.28336947479455044, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.56291806143064, "timing__setup__ws__corner:nom_tt_025C_1v80": 8.043406168776775, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.562918, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.556744, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 29, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.30801181921260984, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3080966402540901, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.3188409626566484, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.8811815970758503, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.318841, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.881181, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 29, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2754244965610286, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.27551281480513534, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.25999059196982327, "timing__setup__ws__corner:nom_ff_n40C_1v95": 8.399879252140426, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.259991, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.311598, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 29, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.272676750008521, "clock__skew__worst_setup": 0.2727475267283425, "timing__hold__ws": 0.2565547846783445, "timing__setup__ws": 2.774299091204713, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.256555, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.774299, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 260.225 270.945", "design__core__bbox": "5.52 10.88 254.38 258.4", "design__io": 55, "design__die__area": 70506.7, "design__core__area": 61597.8, "design__instance__count__stdcell": 3308, "design__instance__area__stdcell": 24544.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.398468, "design__instance__utilization__stdcell": 0.398468, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 348, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 972, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 4536, "design__instance__count__class:tap_cell": 883, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 3639946, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 54555.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 689, "design__instance__count__class:clock_buffer": 64, "design__instance__count__class:clock_inverter": 44, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 368, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "route__net": 2398, "route__net__special": 2, "route__drc_errors__iter:1": 478, "route__wirelength__iter:1": 59551, "route__drc_errors__iter:2": 164, "route__wirelength__iter:2": 59046, "route__drc_errors__iter:3": 156, "route__wirelength__iter:3": 58899, "route__drc_errors__iter:4": 8, "route__wirelength__iter:4": 58898, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 58900, "route__drc_errors": 0, "route__wirelength": 58900, "route__vias": 14635, "route__vias__singlecut": 14635, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 474.2, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 56, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 56, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 56, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 29, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27948141814120014, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2795509181045073, "timing__hold__ws__corner:min_tt_025C_1v80": 0.5587620524427184, "timing__setup__ws__corner:min_tt_025C_1v80": 8.067280405373523, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.558762, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.616454, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 56, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 29, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.30202127764691333, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3020891122756364, "timing__hold__ws__corner:min_ss_100C_1v60": 1.2989121257340934, "timing__setup__ws__corner:min_ss_100C_1v60": 2.992405519185265, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.298912, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.992405, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 56, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 29, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.272676750008521, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2727475267283425, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2565547846783445, "timing__setup__ws__corner:min_ff_n40C_1v95": 8.415860246898065, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.256555, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.354232, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 56, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 29, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.28584049825034397, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.28594957766559836, "timing__hold__ws__corner:max_tt_025C_1v80": 0.5666720586499754, "timing__setup__ws__corner:max_tt_025C_1v80": 8.017675639230353, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.566672, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.501039, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 56, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 29, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.31135037096438084, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3114570634000648, "timing__hold__ws__corner:max_ss_100C_1v60": 1.3399911559631357, "timing__setup__ws__corner:max_ss_100C_1v60": 2.774299091204713, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.339991, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.774299, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 56, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 29, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2774591468446517, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.27849948135929936, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.26313313384105314, "timing__setup__ws__corner:max_ff_n40C_1v95": 8.382395459454154, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.263133, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.272505, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 56, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 56, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79963, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79992, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000368904, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000377239, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 7.38079e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000377239, "design_powergrid__voltage__worst": 0.000377239, "design_powergrid__voltage__worst__net:VPWR": 1.79963, "design_powergrid__drop__worst": 0.000377239, "design_powergrid__drop__worst__net:VPWR": 0.000368904, "design_powergrid__voltage__worst__net:VGND": 0.000377239, "design_powergrid__drop__worst__net:VGND": 0.000377239, "ir__voltage__worst": 1.8, "ir__drop__avg": 7.59e-05, "ir__drop__worst": 0.000369, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}