
*** Running vivado
    with args -log rename_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rename_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rename_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/utils_1/imports/synth_1/ROB.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/utils_1/imports/synth_1/ROB.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top rename_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3216
WARNING: [Synth 8-9971] redeclaration of ansi port 'r1_ready' is not allowed [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/rename_top.sv:34]
WARNING: [Synth 8-9971] redeclaration of ansi port 'r2_ready' is not allowed [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/rename_top.sv:34]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1294.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rename_top' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/rename_top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ARF' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ARF.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ARF' (0#1) [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ARF.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ROB' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'ROB' (0#1) [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'rename_top' (0#1) [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/rename_top.sv:4]
WARNING: [Synth 8-4767] Trying to implement RAM 'core_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "core_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'valid_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "valid_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].allocation_failure_reg was removed.  [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:179]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].allocation_failure_reg was removed.  [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:179]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].allocation_failure_reg was removed.  [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:179]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].allocation_failure_reg was removed.  [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:179]
WARNING: [Synth 8-87] always_comb on 'genblk3[0].committed_reg[0]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-87] always_comb on 'genblk3[0].committed_dest_reg[0]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-87] always_comb on 'genblk3[0].committed_source_reg[0]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-87] always_comb on 'genblk3[1].committed_reg[1]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-87] always_comb on 'genblk3[1].committed_dest_reg[1]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-87] always_comb on 'genblk3[1].committed_source_reg[1]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-87] always_comb on 'genblk3[2].committed_reg[2]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-87] always_comb on 'genblk3[2].committed_dest_reg[2]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-87] always_comb on 'genblk3[2].committed_source_reg[2]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-87] always_comb on 'genblk3[3].committed_reg[3]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-87] always_comb on 'genblk3[3].committed_dest_reg[3]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-87] always_comb on 'genblk3[3].committed_source_reg[3]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-87] always_comb on 'genblk3[4].committed_reg[4]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-87] always_comb on 'genblk3[4].committed_dest_reg[4]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-87] always_comb on 'genblk3[4].committed_source_reg[4]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-87] always_comb on 'genblk3[5].committed_reg[5]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-87] always_comb on 'genblk3[5].committed_dest_reg[5]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-87] always_comb on 'genblk3[5].committed_source_reg[5]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-87] always_comb on 'genblk3[6].committed_reg[6]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-87] always_comb on 'genblk3[6].committed_dest_reg[6]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-87] always_comb on 'genblk3[6].committed_source_reg[6]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-87] always_comb on 'genblk3[7].committed_reg[7]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-87] always_comb on 'genblk3[7].committed_dest_reg[7]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-87] always_comb on 'genblk3[7].committed_source_reg[7]' did not result in combinational logic [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'genblk1[1].valid_entry_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "genblk1[1].valid_entry_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'genblk1[1].completed_entry_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "genblk1[1].completed_entry_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'genblk1[1].dest_reg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "genblk1[1].dest_reg_reg" dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
WARNING: [Synth 8-3848] Net data in module/entity ROB does not have driver. [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:86]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port physical_dest[0][6] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[0][5] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[0][4] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[0][3] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[0][2] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[0][1] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[0][0] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[1][6] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[1][5] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[1][4] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[1][3] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[1][2] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[1][1] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[1][0] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[2][6] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[2][5] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[2][4] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[2][3] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[2][2] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[2][1] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[2][0] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[3][6] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[3][5] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[3][4] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[3][3] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[3][2] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[3][1] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest[3][0] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest_valid[3] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest_valid[2] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest_valid[1] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port physical_dest_valid[0] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][31] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][30] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][29] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][28] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][27] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][26] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][25] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][24] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][23] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][22] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][21] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][20] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][19] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][18] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][17] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][16] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][15] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][14] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][13] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][12] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][11] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][10] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][9] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][8] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][7] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][6] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][5] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][4] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][3] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][2] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][1] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[0][0] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][31] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][30] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][29] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][28] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][27] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][26] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][25] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][24] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][23] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][22] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][21] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][20] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][19] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][18] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][17] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][16] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][15] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][14] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][13] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][12] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][11] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][10] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][9] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][8] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][7] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][6] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][5] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][4] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][3] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][2] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][1] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[1][0] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[2][31] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[2][30] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[2][29] in module rename_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port r1_out[2][28] in module rename_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1294.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1294.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/utils_1/imports/synth_1/ROB.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1294.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1294.266 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[0].committed_reg[0]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[1].committed_reg[1]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[2].committed_reg[2]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[3].committed_reg[3]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[4].committed_reg[4]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[5].committed_reg[5]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[6].committed_reg[6]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[7].committed_reg[7]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:248]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[0].committed_dest_reg[0]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[1].committed_dest_reg[1]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[2].committed_dest_reg[2]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[3].committed_dest_reg[3]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[4].committed_dest_reg[4]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[5].committed_dest_reg[5]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[6].committed_dest_reg[6]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[7].committed_dest_reg[7]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:249]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[0].committed_source_reg[0]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[1].committed_source_reg[1]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[2].committed_source_reg[2]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[3].committed_source_reg[3]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[4].committed_source_reg[4]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[5].committed_source_reg[5]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[6].committed_source_reg[6]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
WARNING: [Synth 8-327] inferring latch for variable 'genblk3[7].committed_source_reg[7]' [C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.srcs/sources_1/new/ROB.sv:250]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1294.266 ; gain = 0.000
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 13    
	   2 Input    8 Bit       Adders := 11    
	   2 Input    7 Bit       Adders := 3     
	   3 Input    7 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 1     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 32    
	                7 Bit    Registers := 38    
	                5 Bit    Registers := 132   
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 289   
+---Muxes : 
	   2 Input  640 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 11    
	   2 Input    8 Bit        Muxes := 7     
	   2 Input    7 Bit        Muxes := 107   
	   2 Input    5 Bit        Muxes := 214   
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 294   
	   8 Input    1 Bit        Muxes := 32    
	  12 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:34 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:40 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:53 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:03:00 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:03:00 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:03:01 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:03:01 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:03:02 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:26 ; elapsed = 00:03:02 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    49|
|3     |LUT1   |    11|
|4     |LUT2   |   250|
|5     |LUT3   |   440|
|6     |LUT4   |   392|
|7     |LUT5   |  1965|
|8     |LUT6   |  7698|
|9     |MUXF7  |   967|
|10    |MUXF8  |   305|
|11    |FDRE   |   996|
|12    |LD     |    40|
|13    |IBUF   |    69|
|14    |OBUF   |     8|
|15    |OBUFT  |   345|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       | 13538|
|2     |  buffer   |ROB    | 12625|
|3     |  reg_file |ARF    |   487|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:26 ; elapsed = 00:03:02 . Memory (MB): peak = 1392.285 ; gain = 98.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 903 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:26 ; elapsed = 00:03:03 . Memory (MB): peak = 1392.285 ; gain = 98.020
Synthesis Optimization Complete : Time (s): cpu = 00:02:26 ; elapsed = 00:03:03 . Memory (MB): peak = 1392.285 ; gain = 98.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1392.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rename_top' is not ideal for floorplanning, since the cellview 'ROB' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 10 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1392.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  LD => LDCE: 30 instances
  LD => LDCE (inverted pins: G): 10 instances

Synth Design complete, checksum: fe658d0b
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 264 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:31 ; elapsed = 00:03:07 . Memory (MB): peak = 1392.285 ; gain = 98.020
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/vbogd/Documents/Superscalar-Risc-V/project_1.runs/synth_1/rename_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rename_top_utilization_synth.rpt -pb rename_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 11:26:19 2023...
