Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 14 14:43:31 2023
| Host         : Cookiecoolkid running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mem32b_top_timing_summary_routed.rpt -pb mem32b_top_timing_summary_routed.pb -rpx mem32b_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mem32b_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (119)
5. checking no_input_delay (17)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1111)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: we (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: countdown_reg[9]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: msclkgen0/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (119)
--------------------------------------------------
 There are 119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.534        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.534        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.952ns (23.789%)  route 3.050ns (76.211%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.825     9.241    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.938    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[0]/C
                         clock pessimism              0.301    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429    14.774    msclkgen0/clkcount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.952ns (23.789%)  route 3.050ns (76.211%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.825     9.241    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.938    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
                         clock pessimism              0.301    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429    14.774    msclkgen0/clkcount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.952ns (23.789%)  route 3.050ns (76.211%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.825     9.241    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.938    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[2]/C
                         clock pessimism              0.301    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429    14.774    msclkgen0/clkcount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.952ns (23.789%)  route 3.050ns (76.211%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.825     9.241    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.938    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[3]/C
                         clock pessimism              0.301    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X33Y85         FDRE (Setup_fdre_C_R)       -0.429    14.774    msclkgen0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.774    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.952ns (24.349%)  route 2.958ns (75.651%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.733     9.149    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.938    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[4]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X33Y86         FDRE (Setup_fdre_C_R)       -0.429    14.749    msclkgen0/clkcount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.952ns (24.349%)  route 2.958ns (75.651%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.733     9.149    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.938    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[5]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X33Y86         FDRE (Setup_fdre_C_R)       -0.429    14.749    msclkgen0/clkcount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.952ns (24.349%)  route 2.958ns (75.651%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.733     9.149    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.938    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[6]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X33Y86         FDRE (Setup_fdre_C_R)       -0.429    14.749    msclkgen0/clkcount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.952ns (24.349%)  route 2.958ns (75.651%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.733     9.149    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.938    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[7]/C
                         clock pessimism              0.276    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X33Y86         FDRE (Setup_fdre_C_R)       -0.429    14.749    msclkgen0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.952ns (24.658%)  route 2.909ns (75.342%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.684     9.100    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y87         FDRE                                         r  msclkgen0/clkcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.516    14.939    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  msclkgen0/clkcount_reg[10]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X33Y87         FDRE (Setup_fdre_C_R)       -0.429    14.750    msclkgen0/clkcount_reg[10]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 msclkgen0/clkcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.952ns (24.658%)  route 2.909ns (75.342%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.239ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.636     5.239    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.456     5.695 r  msclkgen0/clkcount_reg[1]/Q
                         net (fo=2, routed)           1.004     6.699    msclkgen0/clkcount_reg[1]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  msclkgen0/clkcount[0]_i_10/O
                         net (fo=1, routed)           0.302     7.125    msclkgen0/clkcount[0]_i_10_n_1
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.124     7.249 r  msclkgen0/clkcount[0]_i_8/O
                         net (fo=1, routed)           0.420     7.669    msclkgen0/clkcount[0]_i_8_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  msclkgen0/clkcount[0]_i_5/O
                         net (fo=2, routed)           0.499     8.292    msclkgen0/clkcount[0]_i_5_n_1
    SLICE_X32Y90         LUT4 (Prop_lut4_I3_O)        0.124     8.416 r  msclkgen0/clkcount[0]_i_1/O
                         net (fo=32, routed)          0.684     9.100    msclkgen0/clkcount[0]_i_1_n_1
    SLICE_X33Y87         FDRE                                         r  msclkgen0/clkcount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.516    14.939    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  msclkgen0/clkcount_reg[11]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X33Y87         FDRE (Setup_fdre_C_R)       -0.429    14.750    msclkgen0/clkcount_reg[11]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  5.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.567     1.486    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  msclkgen0/clkcount_reg[3]/Q
                         net (fo=2, routed)           0.117     1.744    msclkgen0/clkcount_reg[3]
    SLICE_X33Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  msclkgen0/clkcount_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.852    msclkgen0/clkcount_reg[0]_i_2_n_5
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.837     2.002    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y85         FDRE                                         r  msclkgen0/clkcount_reg[3]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y85         FDRE (Hold_fdre_C_D)         0.105     1.591    msclkgen0/clkcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.570     1.489    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  msclkgen0/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  msclkgen0/clkcount_reg[27]/Q
                         net (fo=2, routed)           0.117     1.748    msclkgen0/clkcount_reg[27]
    SLICE_X33Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  msclkgen0/clkcount_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    msclkgen0/clkcount_reg[24]_i_1_n_5
    SLICE_X33Y91         FDRE                                         r  msclkgen0/clkcount_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.841     2.006    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  msclkgen0/clkcount_reg[27]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X33Y91         FDRE (Hold_fdre_C_D)         0.105     1.594    msclkgen0/clkcount_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.570     1.489    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  msclkgen0/clkcount_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  msclkgen0/clkcount_reg[31]/Q
                         net (fo=2, routed)           0.118     1.748    msclkgen0/clkcount_reg[31]
    SLICE_X33Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  msclkgen0/clkcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    msclkgen0/clkcount_reg[28]_i_1_n_5
    SLICE_X33Y92         FDRE                                         r  msclkgen0/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.841     2.006    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y92         FDRE                                         r  msclkgen0/clkcount_reg[31]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.105     1.594    msclkgen0/clkcount_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.202%)  route 0.185ns (49.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.569     1.488    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  msclkgen0/clkcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  msclkgen0/clkcount_reg[16]/Q
                         net (fo=3, routed)           0.185     1.814    msclkgen0/clkcount_reg[16]
    SLICE_X32Y90         LUT5 (Prop_lut5_I2_O)        0.045     1.859 r  msclkgen0/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.859    msclkgen0/clkout_i_1_n_1
    SLICE_X32Y90         FDRE                                         r  msclkgen0/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.841     2.006    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y90         FDRE                                         r  msclkgen0/clkout_reg/C
                         clock pessimism             -0.500     1.505    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.091     1.596    msclkgen0/clkout_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.569     1.488    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  msclkgen0/clkcount_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  msclkgen0/clkcount_reg[19]/Q
                         net (fo=2, routed)           0.120     1.750    msclkgen0/clkcount_reg[19]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  msclkgen0/clkcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    msclkgen0/clkcount_reg[16]_i_1_n_5
    SLICE_X33Y89         FDRE                                         r  msclkgen0/clkcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.840     2.005    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  msclkgen0/clkcount_reg[19]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105     1.593    msclkgen0/clkcount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.568     1.487    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  msclkgen0/clkcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  msclkgen0/clkcount_reg[11]/Q
                         net (fo=2, routed)           0.120     1.749    msclkgen0/clkcount_reg[11]
    SLICE_X33Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  msclkgen0/clkcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    msclkgen0/clkcount_reg[8]_i_1_n_5
    SLICE_X33Y87         FDRE                                         r  msclkgen0/clkcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.838     2.003    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  msclkgen0/clkcount_reg[11]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.105     1.592    msclkgen0/clkcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.570     1.489    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y90         FDRE                                         r  msclkgen0/clkcount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  msclkgen0/clkcount_reg[23]/Q
                         net (fo=2, routed)           0.120     1.751    msclkgen0/clkcount_reg[23]
    SLICE_X33Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  msclkgen0/clkcount_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    msclkgen0/clkcount_reg[20]_i_1_n_5
    SLICE_X33Y90         FDRE                                         r  msclkgen0/clkcount_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.841     2.006    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y90         FDRE                                         r  msclkgen0/clkcount_reg[23]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.105     1.594    msclkgen0/clkcount_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.567     1.486    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  msclkgen0/clkcount_reg[7]/Q
                         net (fo=2, routed)           0.120     1.748    msclkgen0/clkcount_reg[7]
    SLICE_X33Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  msclkgen0/clkcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    msclkgen0/clkcount_reg[4]_i_1_n_5
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.837     2.002    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  msclkgen0/clkcount_reg[7]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.105     1.591    msclkgen0/clkcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.569     1.488    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  msclkgen0/clkcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  msclkgen0/clkcount_reg[12]/Q
                         net (fo=2, routed)           0.114     1.743    msclkgen0/clkcount_reg[12]
    SLICE_X33Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  msclkgen0/clkcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    msclkgen0/clkcount_reg[12]_i_1_n_8
    SLICE_X33Y88         FDRE                                         r  msclkgen0/clkcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.840     2.005    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y88         FDRE                                         r  msclkgen0/clkcount_reg[12]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.105     1.593    msclkgen0/clkcount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 msclkgen0/clkcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msclkgen0/clkcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.569     1.488    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  msclkgen0/clkcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  msclkgen0/clkcount_reg[16]/Q
                         net (fo=3, routed)           0.115     1.744    msclkgen0/clkcount_reg[16]
    SLICE_X33Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  msclkgen0/clkcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.859    msclkgen0/clkcount_reg[16]_i_1_n_8
    SLICE_X33Y89         FDRE                                         r  msclkgen0/clkcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.840     2.005    msclkgen0/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y89         FDRE                                         r  msclkgen0/clkcount_reg[16]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.105     1.593    msclkgen0/clkcount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y18  mem32b0/ram_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17  mem32b0/ram_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y14  mem32b0/ram_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y19  mem32b0/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  mem32b0/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y20  mem32b0/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19  mem32b0/ram_reg_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17  mem32b0/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19  mem32b0/ram_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15  mem32b0/ram_reg_13/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87  msclkgen0/clkcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87  msclkgen0/clkcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y90  msclkgen0/clkcount_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y90  msclkgen0/clkcount_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y90  msclkgen0/clkcount_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y90  msclkgen0/clkcount_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y91  msclkgen0/clkcount_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y91  msclkgen0/clkcount_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y91  msclkgen0/clkcount_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y91  msclkgen0/clkcount_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85  msclkgen0/clkcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87  msclkgen0/clkcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87  msclkgen0/clkcount_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85  msclkgen0/clkcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85  msclkgen0/clkcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y85  msclkgen0/clkcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86  msclkgen0/clkcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86  msclkgen0/clkcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86  msclkgen0/clkcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y86  msclkgen0/clkcount_reg[7]/C



