- ğŸ‘‹ Hi, Iâ€™m Dhaval Ghaghada
- ğŸ‘€ Iâ€™m interested in RTL Design & Verification
- ğŸŒ± Iâ€™m currently learning System Verilog for Digital Design
- ğŸ’ï¸ Iâ€™m looking to collaborate on any project related to my interest
- ğŸ“« You can reach to me here

<!---
Dg165/Dg165 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
