module CRC4(a, clk, CRC);
input a, clk;
reg b;
output reg [3:0] CRC;

initial
begin
	CRC = 4'b0000;
end

always@(clk)
begin
	if(clk == 0)
	begin	
		b = a ^ CRC[3];
		CRC[3] = CRC[2];
		CRC[2] = CRC[1];
		CRC[1] = CRC[0] ^ b;
		CRC[0] = b;
	end
end

endmodule