m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/simulation/modelsim
Ebram_tb
Z1 w1666255368
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/BRAM_tb.vhd
Z6 FD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/BRAM_tb.vhd
l0
L5
VakM=_T@3_c_hVAQC1;MIm2
!s100 [o25oCR3`V1[?CKg=T4S_3
Z7 OV;C;10.5b;63
32
Z8 !s110 1666255375
!i10b 1
Z9 !s108 1666255375.000000
Z10 !s90 -reportprogress|300|-work|work|D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/BRAM_tb.vhd|
Z11 !s107 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/BRAM_tb.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Ax
R2
R3
R4
DEx4 work 7 bram_tb 0 22 akM=_T@3_c_hVAQC1;MIm2
l31
L8
Vg]9`Cb3JdD>MVZFkzcIbn0
!s100 lfS?GS9cC>FGHiLUN<ZFP3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eram
Z14 w1666254173
Z15 DPx9 altera_mf 20 altera_mf_components 0 22 GX]PGX0dkGdbU698H0h^l0
R3
R4
R0
Z16 8D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/RAM.vhd
Z17 FD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/RAM.vhd
l0
L43
VYzX8DiK5nJoi76enzV46`0
!s100 `gSV;hBhmFeCkdi4bL:?l3
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/RAM.vhd|
Z19 !s107 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/RAM.vhd|
!i113 1
R12
R13
Asyn
R15
R3
R4
DEx4 work 3 ram 0 22 YzX8DiK5nJoi76enzV46`0
l60
L56
VoRN?l;[eGB>nf?Ml^Djdb0
!s100 FVLXQWK2D2[@OF[bPXFgm1
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Ereg_32bit
Z20 w1666254450
R2
R3
R4
R0
Z21 8D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/reg_32bit.vhd
Z22 FD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/reg_32bit.vhd
l0
L5
VTB>[K:?S>zS[deik^6Tnd3
!s100 @Tg@za84:<5=hIke`oTzh2
R7
32
R8
!i10b 1
R9
Z23 !s90 -reportprogress|300|-work|work|D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/reg_32bit.vhd|
Z24 !s107 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/reg_32bit.vhd|
!i113 1
R12
R13
Ax
R2
R3
R4
DEx4 work 9 reg_32bit 0 22 TB>[K:?S>zS[deik^6Tnd3
l16
L15
V467mgEG2BH<hCRm0T_[RO2
!s100 WVImY=Og^EE=Q^GSQYi_a0
R7
32
R8
!i10b 1
R9
R23
R24
!i113 1
R12
R13
Euserhw_nios
Z25 w1666255152
R2
R3
R4
R0
Z26 8D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/USERHW_NIOS.vhd
Z27 FD:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/USERHW_NIOS.vhd
l0
L5
VgDFL_>nzHGo99ISYAzCEE3
!s100 4fmJX<5eKQU<>^YXU]ARW1
R7
32
R8
!i10b 1
R9
Z28 !s90 -reportprogress|300|-work|work|D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/USERHW_NIOS.vhd|
Z29 !s107 D:/Docs/Universidade/LogicaReconfiguravel/LogicaReconfiguravel/Lab04/Proj_Quartus/USERHW_NIOS/USERHW_NIOS.vhd|
!i113 1
R12
R13
Ax
R2
R3
R4
Z30 DEx4 work 11 userhw_nios 0 22 gDFL_>nzHGo99ISYAzCEE3
l43
L18
Z31 VTTR_K[ha@BL1GACSne<340
Z32 !s100 RQX8N5oROkNm?RRzPXiaF3
R7
32
R8
!i10b 1
R9
R28
R29
!i113 1
R12
R13
