{
  "design": {
    "design_info": {
      "boundary_crc": "0xDB23C6ED57DE2CE2",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../project.gen/sources_1/bd/bd_0",
      "name": "bd_0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "hls_inst": ""
    },
    "interface_ports": {
      "inStream": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "HAS_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "1"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "8"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "inStream_tvalid",
            "direction": "I"
          },
          "TREADY": {
            "physical_name": "inStream_tready",
            "direction": "O"
          },
          "TDATA": {
            "physical_name": "inStream_tdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "inStream_tlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "inStream_tkeep",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "TSTRB": {
            "physical_name": "inStream_tstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "outStream": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "HAS_TKEEP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "8",
            "value_src": "const_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TVALID": {
            "physical_name": "outStream_tvalid",
            "direction": "O"
          },
          "TREADY": {
            "physical_name": "outStream_tready",
            "direction": "I"
          },
          "TDATA": {
            "physical_name": "outStream_tdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "TLAST": {
            "physical_name": "outStream_tlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TKEEP": {
            "physical_name": "outStream_tkeep",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "TSTRB": {
            "physical_name": "outStream_tstrb",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "s_axi_CTRL_BUS": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "s_axi_CTRL_BUS",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "s_axi_CTRL_BUS_awaddr",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "s_axi_CTRL_BUS_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "s_axi_CTRL_BUS_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "s_axi_CTRL_BUS_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "s_axi_CTRL_BUS_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "s_axi_CTRL_BUS_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "s_axi_CTRL_BUS_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "s_axi_CTRL_BUS_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "s_axi_CTRL_BUS_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "s_axi_CTRL_BUS_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "s_axi_CTRL_BUS_araddr",
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "s_axi_CTRL_BUS_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "s_axi_CTRL_BUS_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "s_axi_CTRL_BUS_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "s_axi_CTRL_BUS_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "s_axi_CTRL_BUS_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "s_axi_CTRL_BUS_rready",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "ap_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "inStream:outStream:s_axi_CTRL_BUS",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "ap_rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "bd_0_ap_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000.0"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ap_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "interrupt": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "hls_inst": {
        "vlnv": "xilinx.com:hls:loop_uhat_sparse:2.0",
        "ip_revision": "2113672566",
        "xci_name": "bd_0_hls_inst_0",
        "xci_path": "ip\\bd_0_hls_inst_0\\bd_0_hls_inst_0.xci",
        "inst_hier_path": "hls_inst"
      }
    },
    "interface_nets": {
      "hls_inst_outStream": {
        "interface_ports": [
          "outStream",
          "hls_inst/outStream"
        ]
      },
      "inStream_0_1": {
        "interface_ports": [
          "inStream",
          "hls_inst/inStream"
        ]
      },
      "s_axi_CTRL_BUS_0_1": {
        "interface_ports": [
          "s_axi_CTRL_BUS",
          "hls_inst/s_axi_CTRL_BUS"
        ]
      }
    },
    "nets": {
      "ap_clk_0_1": {
        "ports": [
          "ap_clk",
          "hls_inst/ap_clk"
        ]
      },
      "ap_rst_n_0_1": {
        "ports": [
          "ap_rst_n",
          "hls_inst/ap_rst_n"
        ]
      },
      "hls_inst_interrupt": {
        "ports": [
          "hls_inst/interrupt",
          "interrupt"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_CTRL_BUS": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_hls_inst_Reg": {
                "address_block": "/hls_inst/s_axi_CTRL_BUS/Reg",
                "offset": "0x00000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CTRL_BUS_BASEADDR",
                "offset_high_param": "C_S_AXI_CTRL_BUS_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}