{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "3eb004ad6e76d475",
        "type": "tabs",
        "children": [
          {
            "id": "17683ac2d3dc4961",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/非理想I-V特性.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "13cdc077c792ec9f",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/直流传输特性.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "fa2dae95bfc773d9",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "量化研究方法/Memory Hierarchy Design/Cache Optimization.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "10a4043e6959f9fe",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Commercial Tools/finesim/Usage.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "394054c2bbc53581",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Commercial Tools/finesim/finesim vector.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 4
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Commercial Tools/finesim/finesim vector.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Commercial Tools/finesim/finesim vector.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Commercial Tools/finesim/finesim vector.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false
    }
  },
  "active": "394054c2bbc53581",
  "lastOpenFiles": [
    "Pasted image 20230309155131.png",
    "Pasted image 20230309155104.png",
    "Pasted image 20230309155037.png",
    "Commercial Tools/finesim/Usage.md",
    "Commercial Tools/finesim/finesim vector.md",
    "Commercial Tools/finesim/img/Pasted image 20230309154958.png",
    "Commercial Tools/finesim/img",
    "Commercial Tools/finesim/img/Pasted image 20230309154233.png",
    "量化研究方法/Memory Hierarchy Design/Cache Optimization.md",
    "Commercial Tools/finesim",
    "Commercial Tools",
    "量化研究方法/Memory Hierarchy Design",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/直流传输特性.md",
    "量化研究方法",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/非理想I-V特性.md",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/电容特性.md",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/img/Pasted image 20230308171850.png",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/img/Pasted image 20230308171609.png",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/img/Pasted image 20230308171425.png",
    "2023-03-08.md",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/img/Pasted image 20230308170152.png",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/img/Pasted image 20230308170144.png",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/img/Pasted image 20230308165559.png",
    "Untitled.canvas",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility/img",
    "Analog Circuit/CMOS超大规模集成电路设计/MOS Utility",
    "Analog Circuit/CMOS超大规模集成电路设计",
    "Analog Circuit"
  ]
}