The pipeline architecture shown below was to be implemented in Verilog using ModelSim.
![alt tag](http://i.imgur.com/7PYxa0D.png)