{
  "Top": "kernel_2mm",
  "RtlTop": "kernel_2mm",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_2mm_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "v40": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v40_address0",
          "name": "v40_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v40_ce0",
          "name": "v40_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v40_d0",
          "name": "v40_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v40_q0",
          "name": "v40_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v40_we0",
          "name": "v40_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v40_address1",
          "name": "v40_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v40_ce1",
          "name": "v40_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v40_d1",
          "name": "v40_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v40_q1",
          "name": "v40_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v40_we1",
          "name": "v40_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v41": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v41_address0",
          "name": "v41_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v41_ce0",
          "name": "v41_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v41_d0",
          "name": "v41_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v41_q0",
          "name": "v41_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v41_we0",
          "name": "v41_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v41_address1",
          "name": "v41_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v41_ce1",
          "name": "v41_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v41_d1",
          "name": "v41_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v41_q1",
          "name": "v41_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v41_we1",
          "name": "v41_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v42": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v42_address0",
          "name": "v42_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v42_ce0",
          "name": "v42_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v42_d0",
          "name": "v42_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v42_q0",
          "name": "v42_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v42_we0",
          "name": "v42_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v42_address1",
          "name": "v42_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v42_ce1",
          "name": "v42_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v42_d1",
          "name": "v42_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v42_q1",
          "name": "v42_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v42_we1",
          "name": "v42_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v43": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v43_address0",
          "name": "v43_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v43_ce0",
          "name": "v43_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v43_d0",
          "name": "v43_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v43_q0",
          "name": "v43_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v43_we0",
          "name": "v43_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v43_address1",
          "name": "v43_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v43_ce1",
          "name": "v43_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v43_d1",
          "name": "v43_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v43_q1",
          "name": "v43_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v43_we1",
          "name": "v43_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "v44": {
      "index": "4",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "v44_address0",
          "name": "v44_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v44_ce0",
          "name": "v44_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v44_d0",
          "name": "v44_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v44_q0",
          "name": "v44_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v44_we0",
          "name": "v44_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v44_address1",
          "name": "v44_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v44_ce1",
          "name": "v44_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v44_d1",
          "name": "v44_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "v44_q1",
          "name": "v44_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "v44_we1",
          "name": "v44_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -unsafe_math_optimizations=1"
    ],
    "DirectiveTcl": ["set_directive_top kernel_2mm -name kernel_2mm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_2mm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.8991",
    "IsCombinational": "0",
    "II": "154095",
    "Latency": "194001"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_2mm",
    "Version": "1.0",
    "DisplayName": "Kernel_2mm",
    "Revision": "2113743260",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_2mm_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/2mm.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_2mm_buf0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_2mm_buf0_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/kernel_2mm_buf1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_2mm_buf1_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/kernel_2mm_buf2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_2mm_buf2_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/kernel_2mm_buf3_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_2mm_buf3_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_back_proc.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_init_proc.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc_Pipeline_l_S_k0_0_k0.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i1_j1_0_i1_1.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_back_proc.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_init_proc.vhd",
      "impl\/vhdl\/kernel_2mm_dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_S_k1_0_k1_proc.vhd",
      "impl\/vhdl\/kernel_2mm_dmul_64ns_64ns_64_8_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_2mm_ele_add_1.vhd",
      "impl\/vhdl\/kernel_2mm_fadd_32ns_32ns_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_2mm_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_2mm_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/kernel_2mm_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/kernel_2mm_fifo_w32_d34200_A.vhd",
      "impl\/vhdl\/kernel_2mm_fifo_w32_d39600_A.vhd",
      "impl\/vhdl\/kernel_2mm_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/kernel_2mm_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/kernel_2mm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_2mm_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_2mm_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_2mm_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_2mm_l_S_i0_j0_0_i0_proc.vhd",
      "impl\/vhdl\/kernel_2mm_l_S_i1_j1_0_i1_proc.vhd",
      "impl\/vhdl\/kernel_2mm_Loop_l_S_buf0_buf0_l_0_proc.vhd",
      "impl\/vhdl\/kernel_2mm_Loop_l_S_buf1_buf1_l_0_proc.vhd",
      "impl\/vhdl\/kernel_2mm_Loop_l_S_buf2_buf2_l_0_proc.vhd",
      "impl\/vhdl\/kernel_2mm_Loop_l_S_buf3_buf3_l_0_proc.vhd",
      "impl\/vhdl\/kernel_2mm_Loop_l_S_result4_result4_l_0_proc.vhd",
      "impl\/vhdl\/kernel_2mm_mac_muladd_8ns_8ns_8ns_16_4_1.vhd",
      "impl\/vhdl\/kernel_2mm_mm1_1.vhd",
      "impl\/vhdl\/kernel_2mm_mm2_1.vhd",
      "impl\/vhdl\/kernel_2mm_mul_8ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/kernel_2mm_sparsemux_381_8_32_1_1.vhd",
      "impl\/vhdl\/kernel_2mm_sparsemux_441_8_32_1_1.vhd",
      "impl\/vhdl\/kernel_2mm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_2mm_buf0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_2mm_buf0_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/kernel_2mm_buf1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_2mm_buf1_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/kernel_2mm_buf2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_2mm_buf2_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/kernel_2mm_buf3_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_2mm_buf3_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_back_proc.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_init_proc.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc_Pipeline_l_S_k0_0_k0.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i1_j1_0_i1_1.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_back_proc.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_init_proc.v",
      "impl\/verilog\/kernel_2mm_dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_S_k1_0_k1_proc.v",
      "impl\/verilog\/kernel_2mm_dmul_64ns_64ns_64_8_max_dsp_1.v",
      "impl\/verilog\/kernel_2mm_ele_add_1.v",
      "impl\/verilog\/kernel_2mm_fadd_32ns_32ns_32_5_no_dsp_1.v",
      "impl\/verilog\/kernel_2mm_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/kernel_2mm_fifo_w32_d2_S.v",
      "impl\/verilog\/kernel_2mm_fifo_w32_d2_S_x.v",
      "impl\/verilog\/kernel_2mm_fifo_w32_d34200_A.v",
      "impl\/verilog\/kernel_2mm_fifo_w32_d39600_A.v",
      "impl\/verilog\/kernel_2mm_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/kernel_2mm_flow_control_loop_pipe.v",
      "impl\/verilog\/kernel_2mm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_2mm_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/kernel_2mm_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/kernel_2mm_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/kernel_2mm_l_S_i0_j0_0_i0_proc.v",
      "impl\/verilog\/kernel_2mm_l_S_i1_j1_0_i1_proc.v",
      "impl\/verilog\/kernel_2mm_Loop_l_S_buf0_buf0_l_0_proc.v",
      "impl\/verilog\/kernel_2mm_Loop_l_S_buf1_buf1_l_0_proc.v",
      "impl\/verilog\/kernel_2mm_Loop_l_S_buf2_buf2_l_0_proc.v",
      "impl\/verilog\/kernel_2mm_Loop_l_S_buf3_buf3_l_0_proc.v",
      "impl\/verilog\/kernel_2mm_Loop_l_S_result4_result4_l_0_proc.v",
      "impl\/verilog\/kernel_2mm_mac_muladd_8ns_8ns_8ns_16_4_1.v",
      "impl\/verilog\/kernel_2mm_mm1_1.v",
      "impl\/verilog\/kernel_2mm_mm2_1.v",
      "impl\/verilog\/kernel_2mm_mul_8ns_9ns_16_1_1.v",
      "impl\/verilog\/kernel_2mm_sparsemux_381_8_32_1_1.v",
      "impl\/verilog\/kernel_2mm_sparsemux_441_8_32_1_1.v",
      "impl\/verilog\/kernel_2mm.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_2mm_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl",
      "impl\/misc\/kernel_2mm_fadd_32ns_32ns_32_5_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_2mm_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/kernel_2mm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/kernel_2mm_fpext_32ns_64_2_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_2mm_fptrunc_64ns_32_2_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_2mm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_2mm_dmul_64ns_64ns_64_8_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_2mm_dmul_64ns_64ns_64_8_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_2mm_fadd_32ns_32ns_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_2mm_fadd_32ns_32ns_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_2mm_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_2mm_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_2mm_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_2mm_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_2mm_fpext_32ns_64_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name kernel_2mm_fpext_32ns_64_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_2mm_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_2mm_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "v40_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v40_address0": "DATA"},
      "ports": ["v40_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v40"
        }]
    },
    "v40_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v40_d0": "DATA"},
      "ports": ["v40_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v40"
        }]
    },
    "v40_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v40_q0": "DATA"},
      "ports": ["v40_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v40"
        }]
    },
    "v40_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v40_address1": "DATA"},
      "ports": ["v40_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v40"
        }]
    },
    "v40_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v40_d1": "DATA"},
      "ports": ["v40_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v40"
        }]
    },
    "v40_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v40_q1": "DATA"},
      "ports": ["v40_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v40"
        }]
    },
    "v41_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v41_address0": "DATA"},
      "ports": ["v41_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v41"
        }]
    },
    "v41_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v41_d0": "DATA"},
      "ports": ["v41_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v41"
        }]
    },
    "v41_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v41_q0": "DATA"},
      "ports": ["v41_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v41"
        }]
    },
    "v41_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v41_address1": "DATA"},
      "ports": ["v41_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v41"
        }]
    },
    "v41_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v41_d1": "DATA"},
      "ports": ["v41_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v41"
        }]
    },
    "v41_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v41_q1": "DATA"},
      "ports": ["v41_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v41"
        }]
    },
    "v42_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v42_address0": "DATA"},
      "ports": ["v42_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v42"
        }]
    },
    "v42_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v42_d0": "DATA"},
      "ports": ["v42_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v42"
        }]
    },
    "v42_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v42_q0": "DATA"},
      "ports": ["v42_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v42"
        }]
    },
    "v42_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v42_address1": "DATA"},
      "ports": ["v42_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v42"
        }]
    },
    "v42_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v42_d1": "DATA"},
      "ports": ["v42_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v42"
        }]
    },
    "v42_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v42_q1": "DATA"},
      "ports": ["v42_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v42"
        }]
    },
    "v43_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v43_address0": "DATA"},
      "ports": ["v43_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v43"
        }]
    },
    "v43_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v43_d0": "DATA"},
      "ports": ["v43_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v43"
        }]
    },
    "v43_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v43_q0": "DATA"},
      "ports": ["v43_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v43"
        }]
    },
    "v43_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v43_address1": "DATA"},
      "ports": ["v43_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v43"
        }]
    },
    "v43_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v43_d1": "DATA"},
      "ports": ["v43_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v43"
        }]
    },
    "v43_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v43_q1": "DATA"},
      "ports": ["v43_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v43"
        }]
    },
    "v44_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v44_address0": "DATA"},
      "ports": ["v44_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v44"
        }]
    },
    "v44_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v44_d0": "DATA"},
      "ports": ["v44_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v44"
        }]
    },
    "v44_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v44_q0": "DATA"},
      "ports": ["v44_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v44"
        }]
    },
    "v44_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"v44_address1": "DATA"},
      "ports": ["v44_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v44"
        }]
    },
    "v44_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"v44_d1": "DATA"},
      "ports": ["v44_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v44"
        }]
    },
    "v44_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"v44_q1": "DATA"},
      "ports": ["v44_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "v44"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "v40_address0": {
      "dir": "out",
      "width": "16"
    },
    "v40_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v40_d0": {
      "dir": "out",
      "width": "32"
    },
    "v40_q0": {
      "dir": "in",
      "width": "32"
    },
    "v40_we0": {
      "dir": "out",
      "width": "1"
    },
    "v40_address1": {
      "dir": "out",
      "width": "16"
    },
    "v40_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v40_d1": {
      "dir": "out",
      "width": "32"
    },
    "v40_q1": {
      "dir": "in",
      "width": "32"
    },
    "v40_we1": {
      "dir": "out",
      "width": "1"
    },
    "v41_address0": {
      "dir": "out",
      "width": "16"
    },
    "v41_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v41_d0": {
      "dir": "out",
      "width": "32"
    },
    "v41_q0": {
      "dir": "in",
      "width": "32"
    },
    "v41_we0": {
      "dir": "out",
      "width": "1"
    },
    "v41_address1": {
      "dir": "out",
      "width": "16"
    },
    "v41_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v41_d1": {
      "dir": "out",
      "width": "32"
    },
    "v41_q1": {
      "dir": "in",
      "width": "32"
    },
    "v41_we1": {
      "dir": "out",
      "width": "1"
    },
    "v42_address0": {
      "dir": "out",
      "width": "16"
    },
    "v42_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v42_d0": {
      "dir": "out",
      "width": "32"
    },
    "v42_q0": {
      "dir": "in",
      "width": "32"
    },
    "v42_we0": {
      "dir": "out",
      "width": "1"
    },
    "v42_address1": {
      "dir": "out",
      "width": "16"
    },
    "v42_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v42_d1": {
      "dir": "out",
      "width": "32"
    },
    "v42_q1": {
      "dir": "in",
      "width": "32"
    },
    "v42_we1": {
      "dir": "out",
      "width": "1"
    },
    "v43_address0": {
      "dir": "out",
      "width": "16"
    },
    "v43_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v43_d0": {
      "dir": "out",
      "width": "32"
    },
    "v43_q0": {
      "dir": "in",
      "width": "32"
    },
    "v43_we0": {
      "dir": "out",
      "width": "1"
    },
    "v43_address1": {
      "dir": "out",
      "width": "16"
    },
    "v43_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v43_d1": {
      "dir": "out",
      "width": "32"
    },
    "v43_q1": {
      "dir": "in",
      "width": "32"
    },
    "v43_we1": {
      "dir": "out",
      "width": "1"
    },
    "v44_address0": {
      "dir": "out",
      "width": "16"
    },
    "v44_ce0": {
      "dir": "out",
      "width": "1"
    },
    "v44_d0": {
      "dir": "out",
      "width": "32"
    },
    "v44_q0": {
      "dir": "in",
      "width": "32"
    },
    "v44_we0": {
      "dir": "out",
      "width": "1"
    },
    "v44_address1": {
      "dir": "out",
      "width": "16"
    },
    "v44_ce1": {
      "dir": "out",
      "width": "1"
    },
    "v44_d1": {
      "dir": "out",
      "width": "32"
    },
    "v44_q1": {
      "dir": "in",
      "width": "32"
    },
    "v44_we1": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_2mm",
      "Instances": [
        {
          "ModuleName": "Loop_l_S_buf0_buf0_l_0_proc",
          "InstanceName": "Loop_l_S_buf0_buf0_l_0_proc_U0"
        },
        {
          "ModuleName": "Loop_l_S_buf1_buf1_l_0_proc",
          "InstanceName": "Loop_l_S_buf1_buf1_l_0_proc_U0"
        },
        {
          "ModuleName": "Loop_l_S_buf2_buf2_l_0_proc",
          "InstanceName": "Loop_l_S_buf2_buf2_l_0_proc_U0"
        },
        {
          "ModuleName": "Loop_l_S_buf3_buf3_l_0_proc",
          "InstanceName": "Loop_l_S_buf3_buf3_l_0_proc_U0"
        },
        {
          "ModuleName": "mm1_1",
          "InstanceName": "mm1_1_U0",
          "Instances": [{
              "ModuleName": "l_S_i0_j0_0_i0_proc",
              "InstanceName": "l_S_i0_j0_0_i0_proc_U0",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_l_S_i0_j0_0_i0_1",
                  "InstanceName": "dataflow_in_loop_l_S_i0_j0_0_i0_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_init_proc",
                      "InstanceName": "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_init_proc_U0"
                    },
                    {
                      "ModuleName": "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc",
                      "InstanceName": "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc_U0",
                      "Instances": [{
                          "ModuleName": "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc_Pipeline_l_S_k0_0_k0",
                          "InstanceName": "grp_dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc_Pipeline_l_S_k0_0_k0_fu_2682"
                        }]
                    },
                    {
                      "ModuleName": "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_back_proc",
                      "InstanceName": "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_back_proc_U0"
                    }
                  ]
                }]
            }]
        },
        {
          "ModuleName": "mm2_1",
          "InstanceName": "mm2_1_U0",
          "Instances": [{
              "ModuleName": "l_S_i1_j1_0_i1_proc",
              "InstanceName": "l_S_i1_j1_0_i1_proc_U0",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_l_S_i1_j1_0_i1_1",
                  "InstanceName": "dataflow_in_loop_l_S_i1_j1_0_i1_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_init_proc",
                      "InstanceName": "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_init_proc_U0"
                    },
                    {
                      "ModuleName": "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_S_k1_0_k1_proc",
                      "InstanceName": "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_S_k1_0_k1_proc_U0"
                    },
                    {
                      "ModuleName": "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_back_proc",
                      "InstanceName": "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_back_proc_U0"
                    }
                  ]
                }]
            }]
        },
        {
          "ModuleName": "ele_add_1",
          "InstanceName": "ele_add_1_U0"
        },
        {
          "ModuleName": "Loop_l_S_result4_result4_l_0_proc",
          "InstanceName": "Loop_l_S_result4_result4_l_0_proc_U0"
        }
      ]
    },
    "Info": {
      "Loop_l_S_buf0_buf0_l_0_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_l_S_buf1_buf1_l_0_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_l_S_buf2_buf2_l_0_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_l_S_buf3_buf3_l_0_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_init_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc_Pipeline_l_S_k0_0_k0": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_back_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "l_S_i0_j0_0_i0_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_init_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_S_k1_0_k1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_back_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_l_S_i1_j1_0_i1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "l_S_i1_j1_0_i1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mm2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ele_add_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_l_S_result4_result4_l_0_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_2mm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_l_S_buf0_buf0_l_0_proc": {
        "Latency": {
          "LatencyBest": "37806",
          "LatencyAvg": "37806",
          "LatencyWorst": "37806",
          "PipelineII": "37806",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.487"
        },
        "Loops": [{
            "Name": "l_S_buf0_buf0_l_0_l_buf0_l_1",
            "TripCount": "37800",
            "Latency": "37804",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "125",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "185",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_l_S_buf1_buf1_l_0_proc": {
        "Latency": {
          "LatencyBest": "39906",
          "LatencyAvg": "39906",
          "LatencyWorst": "39906",
          "PipelineII": "39906",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.487"
        },
        "Loops": [{
            "Name": "l_S_buf1_buf1_l_0_l_buf1_l_1",
            "TripCount": "39900",
            "Latency": "39904",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "411",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "251",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_l_S_buf2_buf2_l_0_proc": {
        "Latency": {
          "LatencyBest": "41806",
          "LatencyAvg": "41806",
          "LatencyWorst": "41806",
          "PipelineII": "41806",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.487"
        },
        "Loops": [{
            "Name": "l_S_buf2_buf2_l_0_l_buf2_l_1",
            "TripCount": "41800",
            "Latency": "41804",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "441",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "251",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_l_S_buf3_buf3_l_0_proc": {
        "Latency": {
          "LatencyBest": "39606",
          "LatencyAvg": "39606",
          "LatencyWorst": "39606",
          "PipelineII": "39606",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.487"
        },
        "Loops": [{
            "Name": "l_S_buf3_buf3_l_0_l_buf3_l_1",
            "TripCount": "39600",
            "Latency": "39604",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "125",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "185",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_init_proc": {
        "Latency": {
          "LatencyBest": "192",
          "LatencyAvg": "192",
          "LatencyWorst": "192",
          "PipelineII": "192",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.479"
        },
        "Loops": [{
            "Name": "l_j0_init",
            "TripCount": "190",
            "Latency": "190",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc_Pipeline_l_S_k0_0_k0": {
        "Latency": {
          "LatencyBest": "851",
          "LatencyAvg": "851",
          "LatencyWorst": "851",
          "PipelineII": "851",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Loops": [{
            "Name": "l_S_k0_0_k0",
            "TripCount": "210",
            "Latency": "849",
            "PipelineII": "4",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "144",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "36884",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "1",
          "LUT": "27281",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_S_k0_0_k0_proc": {
        "Latency": {
          "LatencyBest": "854",
          "LatencyAvg": "854",
          "LatencyWorst": "854",
          "PipelineII": "854",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Area": {
          "DSP": "144",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "36906",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "1",
          "LUT": "27367",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1_Loop_l_j0_back_proc": {
        "Latency": {
          "LatencyBest": "192",
          "LatencyAvg": "192",
          "LatencyWorst": "192",
          "PipelineII": "192",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.272"
        },
        "Loops": [{
            "Name": "l_j0_back",
            "TripCount": "190",
            "Latency": "190",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "43",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1087",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i0_j0_0_i0_1": {
        "Latency": {
          "LatencyBest": "1047",
          "LatencyAvg": "1047",
          "LatencyWorst": "1047",
          "PipelineII": "855",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Area": {
          "DSP": "144",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "63181",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "48689",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "l_S_i0_j0_0_i0_proc": {
        "Latency": {
          "LatencyBest": "154094",
          "LatencyAvg": "154094",
          "LatencyWorst": "154094",
          "PipelineII": "154094",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Loops": [{
            "Name": "l_S_i0_j0_0_i0",
            "TripCount": "180",
            "Latency": "154093",
            "PipelineII": "",
            "PipelineDepth": "154093"
          }],
        "Area": {
          "DSP": "144",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "63317",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "48737",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "mm1_1": {
        "Latency": {
          "LatencyBest": "154094",
          "LatencyAvg": "154094",
          "LatencyWorst": "154094",
          "PipelineII": "154095",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Area": {
          "DSP": "144",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "63317",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "48737",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_init_proc": {
        "Latency": {
          "LatencyBest": "222",
          "LatencyAvg": "222",
          "LatencyWorst": "222",
          "PipelineII": "222",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.479"
        },
        "Loops": [{
            "Name": "l_j1_init",
            "TripCount": "220",
            "Latency": "220",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_S_k1_0_k1_proc": {
        "Latency": {
          "LatencyBest": "771",
          "LatencyAvg": "771",
          "LatencyWorst": "771",
          "PipelineII": "771",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Loops": [{
            "Name": "l_S_k1_0_k1",
            "TripCount": "190",
            "Latency": "769",
            "PipelineII": "4",
            "PipelineDepth": "14"
          }],
        "Area": {
          "DSP": "165",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "68580",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "38732",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i1_j1_0_i1_1_Loop_l_j1_back_proc": {
        "Latency": {
          "LatencyBest": "222",
          "LatencyAvg": "222",
          "LatencyWorst": "222",
          "PipelineII": "222",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.277"
        },
        "Loops": [{
            "Name": "l_j1_back",
            "TripCount": "220",
            "Latency": "220",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "43",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1249",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_l_S_i1_j1_0_i1_1": {
        "Latency": {
          "LatencyBest": "994",
          "LatencyAvg": "994",
          "LatencyWorst": "994",
          "PipelineII": "772",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Area": {
          "DSP": "165",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "100720",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "3",
          "LUT": "64721",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "l_S_i1_j1_0_i1_proc": {
        "Latency": {
          "LatencyBest": "139184",
          "LatencyAvg": "139184",
          "LatencyWorst": "139184",
          "PipelineII": "139184",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Loops": [{
            "Name": "l_S_i1_j1_0_i1",
            "TripCount": "180",
            "Latency": "139183",
            "PipelineII": "",
            "PipelineDepth": "139183"
          }],
        "Area": {
          "DSP": "165",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "100856",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "3",
          "LUT": "64769",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "mm2_1": {
        "Latency": {
          "LatencyBest": "139184",
          "LatencyAvg": "139184",
          "LatencyWorst": "139184",
          "PipelineII": "139185",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.470"
        },
        "Area": {
          "DSP": "165",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "100856",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "3",
          "LUT": "64769",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "ele_add_1": {
        "Latency": {
          "LatencyBest": "39625",
          "LatencyAvg": "39625",
          "LatencyWorst": "39625",
          "PipelineII": "39625",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.487"
        },
        "Loops": [{
            "Name": "l_S_i2_j2_0_i2_l_j2",
            "TripCount": "39600",
            "Latency": "39623",
            "PipelineII": "1",
            "PipelineDepth": "25"
          }],
        "Area": {
          "DSP": "14",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1316",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "629",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "Loop_l_S_result4_result4_l_0_proc": {
        "Latency": {
          "LatencyBest": "39606",
          "LatencyAvg": "39606",
          "LatencyWorst": "39606",
          "PipelineII": "39606",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.487"
        },
        "Loops": [{
            "Name": "l_S_result4_result4_l_0_l_result4_l_1",
            "TripCount": "39600",
            "Latency": "39604",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "125",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "185",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_2mm": {
        "Latency": {
          "LatencyBest": "194001",
          "LatencyAvg": "194001",
          "LatencyWorst": "194001",
          "PipelineII": "154095",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.487"
        },
        "Area": {
          "BRAM_18K": "870",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "21",
          "DSP": "328",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "3",
          "FF": "167320",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "6",
          "LUT": "120742",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-20 17:20:55 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
