{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668033745779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668033745781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 09 17:42:25 2022 " "Processing started: Wed Nov 09 17:42:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668033745781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033745781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Embedded_memory -c Embedded_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off Embedded_memory -c Embedded_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033745781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668033746649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668033746649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/nios_system_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_inst/synthesis/nios_system_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_inst-rtl " "Found design unit 1: nios_system_inst-rtl" {  } { { "nios_system_inst/synthesis/nios_system_inst.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/nios_system_inst.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753162 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst " "Found entity 1: nios_system_inst" {  } { { "nios_system_inst/synthesis/nios_system_inst.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/nios_system_inst.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system_inst/synthesis/submodules/altera_reset_controller.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system_inst/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_irq_mapper " "Found entity 1: nios_system_inst_irq_mapper" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_irq_mapper.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0 " "Found entity 1: nios_system_inst_mm_interconnect_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_inst_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_inst_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux_001.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753251 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_inst_mm_interconnect_0_rsp_mux" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_inst_mm_interconnect_0_rsp_demux" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_demux.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_system_inst_mm_interconnect_0_cmd_mux_003" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux_003.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_inst_mm_interconnect_0_cmd_mux" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_inst_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux_001.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_inst_mm_interconnect_0_cmd_demux" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668033753316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668033753318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_inst_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753320 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_mm_interconnect_0_router_005 " "Found entity 2: nios_system_inst_mm_interconnect_0_router_005" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668033753327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668033753327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_inst_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753330 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_mm_interconnect_0_router_002 " "Found entity 2: nios_system_inst_mm_interconnect_0_router_002" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668033753338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668033753338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_inst_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753341 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_mm_interconnect_0_router_001 " "Found entity 2: nios_system_inst_mm_interconnect_0_router_001" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_inst_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668033753349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_inst_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_inst_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668033753351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_inst_mm_interconnect_0_router_default_decode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753353 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_mm_interconnect_0_router " "Found entity 2: nios_system_inst_mm_interconnect_0_router" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system_inst/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system_inst/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_sysid_qsys_0 " "Found entity 1: nios_system_inst_sysid_qsys_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_sysid_qsys_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_pushbuttons " "Found entity 1: nios_system_inst_pushbuttons" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_pushbuttons.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_onchip_memory2_0 " "Found entity 1: nios_system_inst_onchip_memory2_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_onchip_memory2_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0 " "Found entity 1: nios_system_inst_nios2_gen2_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_inst_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_inst_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_inst_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_inst_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_inst_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_inst_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_inst_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_inst_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_inst_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_inst_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_inst_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_inst_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_inst_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_inst_nios2_gen2_0_cpu " "Found entity 21: nios_system_inst_nios2_gen2_0_cpu" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_inst_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_test_bench.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_leds " "Found entity 1: nios_system_inst_leds" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_leds.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_inst_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_inst_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753595 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_inst_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_inst_jtag_uart_0_scfifo_w" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753595 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_inst_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_inst_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753595 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_inst_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_inst_jtag_uart_0_scfifo_r" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753595 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_inst_jtag_uart_0 " "Found entity 5: nios_system_inst_jtag_uart_0" {  } { { "nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/nios_system_inst_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_inst/synthesis/submodules/embedded_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_inst/synthesis/submodules/embedded_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr_be-rtl " "Found design unit 1: raminfr_be-rtl" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753604 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr_be " "Found entity 1: raminfr_be" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet_561/de1_soc_lab7/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet_561/de1_soc_lab7/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "../src/top.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/src/top.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753613 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/src/top.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668033753613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668033753692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_inst nios_system_inst:top_inst " "Elaborating entity \"nios_system_inst\" for hierarchy \"nios_system_inst:top_inst\"" {  } { { "../src/top.vhd" "top_inst" { Text "S:/CPET_561/De1_Soc_Lab7/src/top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668033753705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr_be nios_system_inst:top_inst\|raminfr_be:inferred_ram_be_0 " "Elaborating entity \"raminfr_be\" for hierarchy \"nios_system_inst:top_inst\|raminfr_be:inferred_ram_be_0\"" {  } { { "nios_system_inst/synthesis/nios_system_inst.vhd" "inferred_ram_be_0" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/nios_system_inst.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668033753720 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[11\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[11\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753737 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Embedded_memory.vhd(73) " "Constant driver at Embedded_memory.vhd(73)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 73 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[10\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[10\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[9\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[9\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[8\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[8\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753737 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[7\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[7\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[6\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[6\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[5\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[5\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[4\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[4\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[3\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[3\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[2\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[2\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[1\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[1\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "read_addr\[0\] Embedded_memory.vhd(85) " "Can't resolve multiple constant drivers for net \"read_addr\[0\]\" at Embedded_memory.vhd(85)" {  } { { "nios_system_inst/synthesis/submodules/Embedded_memory.vhd" "" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/submodules/Embedded_memory.vhd" 85 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "nios_system_inst:top_inst\|raminfr_be:inferred_ram_be_0 " "Can't elaborate user hierarchy \"nios_system_inst:top_inst\|raminfr_be:inferred_ram_be_0\"" {  } { { "nios_system_inst/synthesis/nios_system_inst.vhd" "inferred_ram_be_0" { Text "S:/CPET_561/De1_Soc_Lab7/hw/nios_system_inst/synthesis/nios_system_inst.vhd" 327 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668033753738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "S:/CPET_561/De1_Soc_Lab7/hw/output_files/Embedded_memory.map.smsg " "Generated suppressed messages file S:/CPET_561/De1_Soc_Lab7/hw/output_files/Embedded_memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033753905 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668033755094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 09 17:42:35 2022 " "Processing ended: Wed Nov 09 17:42:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668033755094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668033755094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668033755094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033755094 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668033755901 ""}
