<?xml version="1.0"?>
<block name="bit8_ring_counter_gemini_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:4e1938adff649f4562be44636fb63a1aa5569f37dedb822b625b4ceb3cd4fcaf" atom_netlist_id="SHA256:16e3eeb83f94152a072287ca3594860b14aa69b51f508cd622e886473822a640">
	<inputs>clock0 reset lr</inputs>
	<outputs>out:out[7] out:out[6] out:out[5] out:out[4] out:out[3] out:out[2] out:out[1] out:out[0]</outputs>
	<clocks>clock0</clocks>
	<block name="_24_" instance="clb[0]" mode="default">
		<inputs>
			<port name="I30">out[3] out[0] _25_ _27_ _32_ _24_ _26_ _29_ out[6] out[1] open lr</port>
			<port name="I20">lr open _28_ open open open open open open open out[4] out[2]</port>
			<port name="I10">open out[5] open open open open open open open open open open</port>
			<port name="I00">open open open open open open open open open open open open</port>
			<port name="IS0">open open open open $true reset</port>
			<port name="cin">open</port>
			<port name="cascdn_i">open</port>
			<port name="cascup_i">open</port>
			<port name="sc_in">open open</port>
		</inputs>
		<outputs>
			<port name="O0">fle_wrapper[0].out[0]-&gt;outputs fle_wrapper[0].out[1]-&gt;outputs open fle_wrapper[0].out[3]-&gt;outputs fle_wrapper[0].out[4]-&gt;outputs open fle_wrapper[0].out[6]-&gt;outputs fle_wrapper[0].out[7]-&gt;outputs open fle_wrapper[0].out[9]-&gt;outputs fle_wrapper[0].out[10]-&gt;outputs open fle_wrapper[0].out[12]-&gt;outputs fle_wrapper[0].out[13]-&gt;outputs open fle_wrapper[0].out[15]-&gt;outputs fle_wrapper[0].out[16]-&gt;outputs open fle_wrapper[0].out[18]-&gt;outputs fle_wrapper[0].out[19]-&gt;outputs open fle_wrapper[0].out[21]-&gt;outputs fle_wrapper[0].out[22]-&gt;outputs open</port>
			<port name="cout">open</port>
			<port name="cascdn_o">open</port>
			<port name="cascup_o">open</port>
			<port name="sc_out">open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clock0 open open open open open open open open open open open open</port>
		</clocks>
		<block name="_24_" instance="fle_wrapper[0]" mode="default">
			<inputs>
				<port name="II">clb.I30[5]-&gt;II_0_0 clb.I20[11]-&gt;II_0_1 clb.I20[0]-&gt;II_0_2 clb.I30[1]-&gt;II_0_3 open open clb.I30[0]-&gt;II_0_6 clb.I10[1]-&gt;II_0_7 open clb.I30[11]-&gt;II_0_9 clb.I30[2]-&gt;II_0_10 open clb.I30[11]-&gt;II_0_12 clb.I20[10]-&gt;II_0_13 open clb.I30[8]-&gt;II_0_15 clb.I30[6]-&gt;II_0_16 open clb.I30[11]-&gt;II_0_18 clb.I10[1]-&gt;II_0_19 open clb.I30[4]-&gt;II_0_21 clb.I30[3]-&gt;II_0_22 open clb.I30[1]-&gt;II_0_24 clb.I20[2]-&gt;II_0_25 open clb.I30[11]-&gt;II_0_27 clb.I30[8]-&gt;II_0_28 open clb.I30[7]-&gt;II_0_30 open open clb.I30[4]-&gt;II_0_33 open open clb.I30[4]-&gt;II_0_36 open clb.I20[0]-&gt;II_0_38 open clb.I30[9]-&gt;II_0_40 open clb.I30[0]-&gt;II_0_42 clb.I20[11]-&gt;II_0_43 clb.I20[10]-&gt;II_0_44 clb.I30[11]-&gt;II_0_45 clb.I30[9]-&gt;II_0_46 open</port>
				<port name="SS">open open open open clb.IS0[4]-&gt;is0_inputs clb.IS0[5]-&gt;is0_inputs</port>
				<port name="cin">open</port>
				<port name="clk">clb.clk[3]-&gt;clock_muxes</port>
				<port name="cascdn_i">open</port>
				<port name="cascup_i">open</port>
				<port name="sc_in">open open</port>
			</inputs>
			<outputs>
				<port name="out">comb_block[0].out0[0]-&gt;out_complete_up_0 ff_wrap[0].out_dn[0]-&gt;out_complete_dn_0 open comb_block[0].out0[1]-&gt;out_complete_up_1 ff_wrap[0].out_dn[1]-&gt;out_complete_dn_1 open comb_block[0].out0[2]-&gt;out_complete_up_2 ff_wrap[0].out_dn[2]-&gt;out_complete_dn_2 open ff_wrap[0].out_up[3]-&gt;out_complete_up_3 ff_wrap[0].out_dn[3]-&gt;out_complete_dn_3 open ff_wrap[0].out_up[4]-&gt;out_complete_up_4 ff_wrap[0].out_dn[4]-&gt;out_complete_dn_4 open comb_block[0].out0[5]-&gt;out_complete_up_5 ff_wrap[0].out_dn[5]-&gt;out_complete_dn_5 open comb_block[0].out0[6]-&gt;out_complete_up_6 comb_block[0].out1[6]-&gt;out_complete_dn_6 open comb_block[0].out0[7]-&gt;out_complete_up_7 comb_block[0].out1[7]-&gt;out_complete_dn_7 open</port>
				<port name="cout">open</port>
				<port name="cascdn_o">open</port>
				<port name="cascup_o">open</port>
				<port name="sc_out">open open</port>
			</outputs>
			<clocks />
			<block name="_24_" instance="comb_block[0]" mode="default">
				<inputs>
					<port name="II">fle_wrapper.II[0]-&gt;in_direct fle_wrapper.II[1]-&gt;in_direct fle_wrapper.II[2]-&gt;in_direct fle_wrapper.II[3]-&gt;in_direct open open fle_wrapper.II[6]-&gt;in_direct fle_wrapper.II[7]-&gt;in_direct open fle_wrapper.II[9]-&gt;in_direct fle_wrapper.II[10]-&gt;in_direct open fle_wrapper.II[12]-&gt;in_direct fle_wrapper.II[13]-&gt;in_direct open fle_wrapper.II[15]-&gt;in_direct fle_wrapper.II[16]-&gt;in_direct open fle_wrapper.II[18]-&gt;in_direct fle_wrapper.II[19]-&gt;in_direct open fle_wrapper.II[21]-&gt;in_direct fle_wrapper.II[22]-&gt;in_direct open fle_wrapper.II[24]-&gt;in_direct fle_wrapper.II[25]-&gt;in_direct open fle_wrapper.II[27]-&gt;in_direct fle_wrapper.II[28]-&gt;in_direct open fle_wrapper.II[30]-&gt;in_direct open open fle_wrapper.II[33]-&gt;in_direct open open fle_wrapper.II[36]-&gt;in_direct open fle_wrapper.II[38]-&gt;in_direct open fle_wrapper.II[40]-&gt;in_direct open fle_wrapper.II[42]-&gt;in_direct fle_wrapper.II[43]-&gt;in_direct fle_wrapper.II[44]-&gt;in_direct fle_wrapper.II[45]-&gt;in_direct fle_wrapper.II[46]-&gt;in_direct open</port>
					<port name="cin">open</port>
					<port name="cascdn_i">open</port>
					<port name="cascup_i">open</port>
				</inputs>
				<outputs>
					<port name="out0">lut_block[0].o5_up[0]-&gt;out_mux0_0 lut_block[0].o5_up[1]-&gt;out_mux0_1 lut_block[0].o5_up[2]-&gt;out_mux0_2 lut_block[0].o5_up[3]-&gt;out_mux0_3 lut_block[0].o5_up[4]-&gt;out_mux0_4 lut_block[0].o5_up[5]-&gt;out_mux0_5 lut_block[0].o5_up[6]-&gt;out_mux0_6 lut_block[0].o5_up[7]-&gt;out_mux0_7</port>
					<port name="o6">open open open open open open open open</port>
					<port name="out1">lut_block[0].o5_dn[0]-&gt;out_mux1_0 lut_block[0].o5_dn[1]-&gt;out_mux1_1 lut_block[0].o5_dn[2]-&gt;out_mux1_2 lut_block[0].o5_dn[3]-&gt;out_mux1_3 lut_block[0].o5_dn[4]-&gt;out_mux1_4 lut_block[0].o5_dn[5]-&gt;out_mux1_5 lut_block[0].o5_dn[6]-&gt;out_mux1_6 lut_block[0].o5_dn[7]-&gt;out_mux1_7</port>
					<port name="cout">open</port>
					<port name="cascdn_o">open</port>
					<port name="cascup_o">open</port>
				</outputs>
				<clocks />
				<block name="_24_" instance="lut_block[0]" mode="default">
					<inputs>
						<port name="II">comb_block.II[0]-&gt;direct_II comb_block.II[1]-&gt;direct_II comb_block.II[2]-&gt;direct_II comb_block.II[3]-&gt;direct_II open open comb_block.II[6]-&gt;direct_II comb_block.II[7]-&gt;direct_II open comb_block.II[9]-&gt;direct_II comb_block.II[10]-&gt;direct_II open comb_block.II[12]-&gt;direct_II comb_block.II[13]-&gt;direct_II open comb_block.II[15]-&gt;direct_II comb_block.II[16]-&gt;direct_II open comb_block.II[18]-&gt;direct_II comb_block.II[19]-&gt;direct_II open comb_block.II[21]-&gt;direct_II comb_block.II[22]-&gt;direct_II open comb_block.II[24]-&gt;direct_II comb_block.II[25]-&gt;direct_II open comb_block.II[27]-&gt;direct_II comb_block.II[28]-&gt;direct_II open comb_block.II[30]-&gt;direct_II open open comb_block.II[33]-&gt;direct_II open open comb_block.II[36]-&gt;direct_II open comb_block.II[38]-&gt;direct_II open comb_block.II[40]-&gt;direct_II open comb_block.II[42]-&gt;direct_II comb_block.II[43]-&gt;direct_II comb_block.II[44]-&gt;direct_II comb_block.II[45]-&gt;direct_II comb_block.II[46]-&gt;direct_II open</port>
						<port name="cascdn_i">open</port>
						<port name="cascup_i">open</port>
					</inputs>
					<outputs>
						<port name="o4_up_1">open open open open open open open open</port>
						<port name="o4_up_2">open open open open open open open open</port>
						<port name="o4_dn_1">open open open open open open open open</port>
						<port name="o4_dn_2">open open open open open open open open</port>
						<port name="o5_up">frac_lut[0].o5_up[0]-&gt;direct_out5_0 frac_lut[1].o5_up[0]-&gt;direct_out5_0 frac_lut[2].o5_up[0]-&gt;direct_out5_0 frac_lut[3].o5_up[0]-&gt;direct_out5_0 frac_lut[4].o5_up[0]-&gt;direct_out5_0 frac_lut[5].o5_up[0]-&gt;direct_out5_0 frac_lut[6].o5_up[0]-&gt;direct_out5_0 frac_lut[7].o5_up[0]-&gt;direct_out5_0</port>
						<port name="o5_dn">frac_lut[0].o5_dn[0]-&gt;direct_out5_1 frac_lut[1].o5_dn[0]-&gt;direct_out5_1 frac_lut[2].o5_dn[0]-&gt;direct_out5_1 frac_lut[3].o5_dn[0]-&gt;direct_out5_1 frac_lut[4].o5_dn[0]-&gt;direct_out5_1 frac_lut[5].o5_dn[0]-&gt;direct_out5_1 frac_lut[6].o5_dn[0]-&gt;direct_out5_1 frac_lut[7].o5_dn[0]-&gt;direct_out5_1</port>
						<port name="o6">open open open open open open open open</port>
						<port name="cascdn_o">open</port>
						<port name="cascup_o">open</port>
					</outputs>
					<clocks />
					<block name="_25_" instance="frac_lut[0]" mode="default">
						<inputs>
							<port name="II">lut_block.II[0]-&gt;direct_in lut_block.II[1]-&gt;direct_in lut_block.II[2]-&gt;direct_in lut_block.II[3]-&gt;direct_in open open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_25_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II frac_lut.II[3]-&gt;direct_II open open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_25_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">open mux_wrap.II[1]-&gt;direct_in_lut4_0 mux_wrap.II[2]-&gt;direct_in_lut4_0 mux_wrap.II[3]-&gt;direct_in_lut4_0 open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_25_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
										<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_25_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_1 open open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[0]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="_28_" instance="frac_lut[1]" mode="default">
						<inputs>
							<port name="II">lut_block.II[6]-&gt;direct_in lut_block.II[7]-&gt;direct_in open lut_block.II[9]-&gt;direct_in lut_block.II[10]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_28_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II open frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_28_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 mux_wrap.II[1]-&gt;direct_in_lut4_0 open mux_wrap.II[3]-&gt;direct_in_lut4_0 open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_28_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
										<port_rotation_map name="in">1 2 open 0 open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_28_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">open open open open mux_wrap.II[4]-&gt;direct_in_lut4_1</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[4]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="_29_" instance="frac_lut[2]" mode="default">
						<inputs>
							<port name="II">lut_block.II[12]-&gt;direct_in lut_block.II[13]-&gt;direct_in open lut_block.II[15]-&gt;direct_in lut_block.II[16]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_29_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II open frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_29_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 mux_wrap.II[1]-&gt;direct_in_lut4_0 open mux_wrap.II[3]-&gt;direct_in_lut4_0 open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_29_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
										<port_rotation_map name="in">0 2 open 1 open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_29_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">open open open open mux_wrap.II[4]-&gt;direct_in_lut4_1</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[4]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="_30_" instance="frac_lut[3]" mode="default">
						<inputs>
							<port name="II">lut_block.II[18]-&gt;direct_in lut_block.II[19]-&gt;direct_in open lut_block.II[21]-&gt;direct_in lut_block.II[22]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_30_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II open frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_30_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 mux_wrap.II[1]-&gt;direct_in_lut4_0 open mux_wrap.II[3]-&gt;direct_in_lut4_0 open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_30_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
										<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_30_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">open open open open mux_wrap.II[4]-&gt;direct_in_lut4_1</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[4]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="_31_" instance="frac_lut[4]" mode="default">
						<inputs>
							<port name="II">lut_block.II[24]-&gt;direct_in lut_block.II[25]-&gt;direct_in open lut_block.II[27]-&gt;direct_in lut_block.II[28]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_31_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II open frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_31_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 open open mux_wrap.II[3]-&gt;direct_in_lut4_0 mux_wrap.II[4]-&gt;direct_in_lut4_0</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_31_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_31_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">open mux_wrap.II[1]-&gt;direct_in_lut4_1 open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[1]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="out[7]" instance="frac_lut[5]" mode="default">
						<inputs>
							<port name="II">lut_block.II[30]-&gt;direct_in open open lut_block.II[33]-&gt;direct_in open open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="out[7]" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II open open frac_lut.II[3]-&gt;direct_II open open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="out[7]" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">open open open mux_wrap.II[3]-&gt;direct_in_lut4_0 open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="out[7]" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open open open lut5.in[3]-&gt;direct:lut5 open</port>
										<port_rotation_map name="in">open open open 0 open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">out[7]</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="open" instance="lut5[1]" mode="wire" pb_type_num_modes="2">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_1 open open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut5[1].in[0]-&gt;complete:lut5</port>
								</outputs>
								<clocks />
							</block>
						</block>
					</block>
					<block name="_24_" instance="frac_lut[6]" mode="default">
						<inputs>
							<port name="II">lut_block.II[36]-&gt;direct_in open lut_block.II[38]-&gt;direct_in open lut_block.II[40]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_24_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II open frac_lut.II[2]-&gt;direct_II open frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_24_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 open mux_wrap.II[2]-&gt;direct_in_lut4_0 open mux_wrap.II[4]-&gt;direct_in_lut4_0</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_24_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_24_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="$true" instance="lut5[1]" mode="lut5">
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="$true" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open open open open open</port>
									</inputs>
									<outputs>
										<port name="out">$true</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
					<block name="_26_" instance="frac_lut[7]" mode="default">
						<inputs>
							<port name="II">lut_block.II[42]-&gt;direct_in lut_block.II[43]-&gt;direct_in lut_block.II[44]-&gt;direct_in lut_block.II[45]-&gt;direct_in lut_block.II[46]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_26_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_26_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 open open mux_wrap.II[3]-&gt;direct_in_lut4_0 mux_wrap.II[4]-&gt;direct_in_lut4_0</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_26_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">2 open open 0 1</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_26_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="_27_" instance="lut5[1]" mode="lut5">
								<inputs>
									<port name="in">open mux_wrap.II[1]-&gt;direct_in_lut4_1 mux_wrap.II[2]-&gt;direct_in_lut4_1 mux_wrap.II[3]-&gt;direct_in_lut4_1 open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_27_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
										<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_27_</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="fa_2bit_block[0]" />
			</block>
			<block name="out[0]" instance="ff_wrap[0]" mode="default">
				<inputs>
					<port name="o_up">open open open comb_block[0].out0[3]-&gt;direct_out0 comb_block[0].out0[4]-&gt;direct_out0 open open open</port>
					<port name="o_dn">comb_block[0].out1[0]-&gt;direct_out1 comb_block[0].out1[1]-&gt;direct_out1 comb_block[0].out1[2]-&gt;direct_out1 comb_block[0].out1[3]-&gt;direct_out1 comb_block[0].out1[4]-&gt;direct_out1 comb_block[0].out1[5]-&gt;direct_out1 open open</port>
					<port name="reset">open fle_wrapper.SS[5]-&gt;reset_mux open fle_wrapper.SS[5]-&gt;reset_mux</port>
					<port name="enable">fle_wrapper.SS[4]-&gt;enable_mux open fle_wrapper.SS[4]-&gt;enable_mux open</port>
					<port name="sc_in">open open</port>
				</inputs>
				<outputs>
					<port name="out_up">open open open ff_half[0].out[3]-&gt;ff_out_up_3 ff_half[0].out[4]-&gt;ff_out_up_4 open open open</port>
					<port name="out_dn">ff_half[1].out[0]-&gt;ff_out_dn_0 ff_half[1].out[1]-&gt;ff_out_dn_1 ff_half[1].out[2]-&gt;ff_out_dn_2 ff_half[1].out[3]-&gt;ff_out_dn_3 ff_half[1].out[4]-&gt;ff_out_dn_4 ff_half[1].out[5]-&gt;ff_out_dn_5 open open</port>
					<port name="sc_out">open open</port>
				</outputs>
				<clocks>
					<port name="clock">fle_wrapper.clk[0]-&gt;clock_mux</port>
				</clocks>
				<block name="out[6]" instance="ff_half[0]" mode="posedge_flop_flop_mode">
					<inputs>
						<port name="in">open open open ff_wrap.o_up[3]-&gt;odd_input_0 ff_wrap.o_up[4]-&gt;odd_input_1 open open open</port>
						<port name="reset">ff_wrap.reset[1]-&gt;direct_reset_up</port>
						<port name="enable">ff_wrap.enable[0]-&gt;direct_enable_up</port>
						<port name="sc_in">open open</port>
					</inputs>
					<outputs>
						<port name="out">open open open flop_quad[0].Q[3]-&gt;direct_q flop_quad[1].Q[0]-&gt;direct_q open open open</port>
						<port name="sc_out">open open</port>
					</outputs>
					<clocks>
						<port name="clock">ff_wrap.clock[0]-&gt;direct_clock_up</port>
					</clocks>
					<block name="out[6]" instance="flop_quad[0]" mode="sync_reset_sync_enable">
						<inputs>
							<port name="DIN">open open open ff_half.in[3]-&gt;direct_in</port>
							<port name="RESET">ff_half.reset[0]-&gt;direct_reset</port>
							<port name="ENABLE">ff_half.enable[0]-&gt;direct_enable</port>
						</inputs>
						<outputs>
							<port name="Q">open open open SDFFRE[3].Q[0]-&gt;direct_q</port>
						</outputs>
						<clocks>
							<port name="CLOCK">ff_half.clock[0]-&gt;direct_clock</port>
						</clocks>
						<block name="open" instance="SDFFRE[0]" />
						<block name="open" instance="SDFFRE[1]" />
						<block name="open" instance="SDFFRE[2]" />
						<block name="out[6]" instance="SDFFRE[3]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[3]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
								<port name="E">flop_quad.ENABLE[0]-&gt;direct_enable</port>
							</inputs>
							<outputs>
								<port name="Q">out[6]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
					</block>
					<block name="_32_" instance="flop_quad[1]" mode="sync_reset_sync_enable">
						<inputs>
							<port name="DIN">ff_half.in[4]-&gt;direct_in open open open</port>
							<port name="RESET">ff_half.reset[0]-&gt;direct_reset</port>
							<port name="ENABLE">ff_half.enable[0]-&gt;direct_enable</port>
						</inputs>
						<outputs>
							<port name="Q">SDFFRE[0].Q[0]-&gt;direct_q open open open</port>
						</outputs>
						<clocks>
							<port name="CLOCK">ff_half.clock[0]-&gt;direct_clock</port>
						</clocks>
						<block name="_32_" instance="SDFFRE[0]">
							<attributes />
							<parameters>
								<parameter name="INIT_VALUE">1</parameter>
							</parameters>
							<inputs>
								<port name="D">flop_quad.DIN[0]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
								<port name="E">flop_quad.ENABLE[0]-&gt;direct_enable</port>
							</inputs>
							<outputs>
								<port name="Q">_32_</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="open" instance="SDFFRE[1]" />
						<block name="open" instance="SDFFRE[2]" />
						<block name="open" instance="SDFFRE[3]" />
					</block>
				</block>
				<block name="out[0]" instance="ff_half[1]" mode="posedge_flop_flop_mode">
					<inputs>
						<port name="in">ff_wrap.o_dn[0]-&gt;even_input_0 ff_wrap.o_dn[1]-&gt;even_input_0 ff_wrap.o_dn[2]-&gt;even_input_0 ff_wrap.o_dn[3]-&gt;even_input_0 ff_wrap.o_dn[4]-&gt;even_input_1 ff_wrap.o_dn[5]-&gt;even_input_1 open open</port>
						<port name="reset">ff_wrap.reset[3]-&gt;direct_reset_dn</port>
						<port name="enable">ff_wrap.enable[2]-&gt;direct_enable_dn</port>
						<port name="sc_in">open open</port>
					</inputs>
					<outputs>
						<port name="out">flop_quad[0].Q[0]-&gt;direct_q flop_quad[0].Q[1]-&gt;direct_q flop_quad[0].Q[2]-&gt;direct_q flop_quad[0].Q[3]-&gt;direct_q flop_quad[1].Q[0]-&gt;direct_q flop_quad[1].Q[1]-&gt;direct_q open open</port>
						<port name="sc_out">open open</port>
					</outputs>
					<clocks>
						<port name="clock">ff_wrap.clock[0]-&gt;direct_clock_dn</port>
					</clocks>
					<block name="out[0]" instance="flop_quad[0]" mode="sync_reset_sync_enable">
						<inputs>
							<port name="DIN">ff_half.in[0]-&gt;direct_in ff_half.in[1]-&gt;direct_in ff_half.in[2]-&gt;direct_in ff_half.in[3]-&gt;direct_in</port>
							<port name="RESET">ff_half.reset[0]-&gt;direct_reset</port>
							<port name="ENABLE">ff_half.enable[0]-&gt;direct_enable</port>
						</inputs>
						<outputs>
							<port name="Q">SDFFRE[0].Q[0]-&gt;direct_q SDFFRE[1].Q[0]-&gt;direct_q SDFFRE[2].Q[0]-&gt;direct_q SDFFRE[3].Q[0]-&gt;direct_q</port>
						</outputs>
						<clocks>
							<port name="CLOCK">ff_half.clock[0]-&gt;direct_clock</port>
						</clocks>
						<block name="out[0]" instance="SDFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[0]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
								<port name="E">flop_quad.ENABLE[0]-&gt;direct_enable</port>
							</inputs>
							<outputs>
								<port name="Q">out[0]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="out[1]" instance="SDFFRE[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[1]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
								<port name="E">flop_quad.ENABLE[0]-&gt;direct_enable</port>
							</inputs>
							<outputs>
								<port name="Q">out[1]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="out[2]" instance="SDFFRE[2]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[2]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
								<port name="E">flop_quad.ENABLE[0]-&gt;direct_enable</port>
							</inputs>
							<outputs>
								<port name="Q">out[2]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="out[3]" instance="SDFFRE[3]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[3]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
								<port name="E">flop_quad.ENABLE[0]-&gt;direct_enable</port>
							</inputs>
							<outputs>
								<port name="Q">out[3]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
					</block>
					<block name="out[4]" instance="flop_quad[1]" mode="sync_reset_sync_enable">
						<inputs>
							<port name="DIN">ff_half.in[4]-&gt;direct_in ff_half.in[5]-&gt;direct_in open open</port>
							<port name="RESET">ff_half.reset[0]-&gt;direct_reset</port>
							<port name="ENABLE">ff_half.enable[0]-&gt;direct_enable</port>
						</inputs>
						<outputs>
							<port name="Q">SDFFRE[0].Q[0]-&gt;direct_q SDFFRE[1].Q[0]-&gt;direct_q open open</port>
						</outputs>
						<clocks>
							<port name="CLOCK">ff_half.clock[0]-&gt;direct_clock</port>
						</clocks>
						<block name="out[4]" instance="SDFFRE[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[0]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
								<port name="E">flop_quad.ENABLE[0]-&gt;direct_enable</port>
							</inputs>
							<outputs>
								<port name="Q">out[4]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="out[5]" instance="SDFFRE[1]">
							<attributes />
							<parameters />
							<inputs>
								<port name="D">flop_quad.DIN[1]-&gt;direct_din</port>
								<port name="R">flop_quad.RESET[0]-&gt;direct_reset</port>
								<port name="E">flop_quad.ENABLE[0]-&gt;direct_enable</port>
							</inputs>
							<outputs>
								<port name="Q">out[5]</port>
							</outputs>
							<clocks>
								<port name="C">flop_quad.CLOCK[0]-&gt;direct_clock</port>
							</clocks>
						</block>
						<block name="open" instance="SDFFRE[2]" />
						<block name="open" instance="SDFFRE[3]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:out[7]" instance="io[1]" mode="io_output">
		<inputs>
			<port name="f2a_i">out[7]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:out[7]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out[7]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:out[6]" instance="io[2]" mode="io_output">
		<inputs>
			<port name="f2a_i">out[6]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:out[6]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out[6]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:out[5]" instance="io[3]" mode="io_output">
		<inputs>
			<port name="f2a_i">out[5]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:out[5]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out[5]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:out[4]" instance="io[4]" mode="io_output">
		<inputs>
			<port name="f2a_i">out[4]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:out[4]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out[4]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:out[3]" instance="io[5]" mode="io_output">
		<inputs>
			<port name="f2a_i">out[3]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:out[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:out[2]" instance="io[6]" mode="io_output">
		<inputs>
			<port name="f2a_i">out[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:out[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:out[1]" instance="io[7]" mode="io_output">
		<inputs>
			<port name="f2a_i">out[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:out[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:out[0]" instance="io[8]" mode="io_output">
		<inputs>
			<port name="f2a_i">out[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:out[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:out[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="clock0" instance="io[9]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="clock0" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clock0" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clock0</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="reset" instance="io[10]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="reset" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="reset" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">reset</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="lr" instance="io[11]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="lr" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="lr" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">lr</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
