m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/simulation/modelsim
valu_structural
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1748323437
!i10b 1
!s100 YOWV0C7;@]YHb2CZS^>IW1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IkF4eihVdSdFX89hUAj=Xo0
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1748297576
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/alu_structural.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/alu_structural.sv
!i122 2
L0 1 62
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1748323437.000000
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/alu_structural.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/alu_structural.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController
Z9 tCvgOpt 0
vand4bits
R1
R2
!i10b 1
!s100 Q]6djBHmJN]9DMX?8okch0
R3
IMLTNlJ:P@cM^hzGb3Y8NO3
R4
S1
R0
w1748308819
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/and4bits.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/and4bits.sv
!i122 6
Z10 L0 1 13
R5
r1
!s85 0
31
R6
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/and4bits.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/and4bits.sv|
!i113 1
R7
R8
R9
vFpgaController
R1
R2
!i10b 1
!s100 jXFDOb]Nlf9z^G4?dV?7<3
R3
IJcW=VYQXo8Y5Vj=dOZ5N40
R4
S1
R0
w1748323096
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/FpgaController.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/FpgaController.sv
!i122 4
L0 3 113
R5
r1
!s85 0
31
R6
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/FpgaController.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/FpgaController.sv|
!i113 1
R7
R8
R9
n@fpga@controller
vfulladder
R1
Z11 !s110 1748323438
!i10b 1
!s100 I=Lc^4Kh>URjSE8_b_>Sf2
R3
I3TcC^=ZXL5jiIAOBZkT5j1
R4
S1
R0
w1748308862
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/fulladder.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/fulladder.sv
!i122 7
R10
R5
r1
!s85 0
31
Z12 !s108 1748323438.000000
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/fulladder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/fulladder.sv|
!i113 1
R7
R8
R9
vhex_to_7seg
R1
R2
!i10b 1
!s100 RWc>`d][Vg>T^i83V1c?72
R3
IFV2]=31fH@:b<n?_:WNHI0
R4
S1
R0
w1748222424
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/hex_to_7seg.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/hex_to_7seg.sv
!i122 5
L0 5 48
R5
r1
!s85 0
31
R6
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/hex_to_7seg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/hex_to_7seg.sv|
!i113 1
R7
R8
R9
vmulti
R1
R11
!i10b 1
!s100 [UZNP470YZ:MY[K6EX_Ai0
R3
I]cJgY8[F6Im8MZcIc8S=[2
R4
S1
R0
w1748308893
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/multi.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/multi.sv
!i122 8
L0 1 97
R5
r1
!s85 0
31
R12
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/multi.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/multi.sv|
!i113 1
R7
R8
R9
vmux2_1
R1
R2
!i10b 1
!s100 KaXadYWXLPC82zI<4D7^H2
R3
Im93AFbzEUJl[gUInc9RO<1
R4
S1
R0
w1748298262
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1.sv
!i122 1
L0 1 14
R5
r1
!s85 0
31
R6
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1.sv|
!i113 1
R7
R8
R9
vmux2_1_4bits
R1
R2
!i10b 1
!s100 f^5lFl6;kzTS@m7VgBZSM3
R3
I7ali?IbG8F0d[ZBNK>[VV0
R4
S1
R0
w1748297962
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1_4bits.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1_4bits.sv
!i122 0
L0 1 12
R5
r1
!s85 0
31
R6
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1_4bits.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/mux2_1_4bits.sv|
!i113 1
R7
R8
R9
vresta
R1
R11
!i10b 1
!s100 U?IMiEMe@^XbOYgOeoI:o2
R3
I_KcJAJC45>9HZHWd:1@l61
R4
S1
R0
w1748308935
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/resta.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/resta.sv
!i122 9
L0 1 47
R5
r1
!s85 0
31
R12
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/resta.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/resta.sv|
!i113 1
R7
R8
R9
vSpi_slave_module
R1
R2
!i10b 1
!s100 ES<04_9A=JFbOi2G3hN8S3
R3
I452M`A88PPL;aUC1=@WQD0
R4
S1
R0
w1747905866
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/Spi_slave_module.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/Spi_slave_module.sv
!i122 3
L0 9 179
R5
r1
!s85 0
31
R6
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/Spi_slave_module.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/Spi_slave_module.sv|
!i113 1
R7
R8
R9
n@spi_slave_module
vtb_alu_structural
R1
R11
!i10b 1
!s100 YbP5GC1omjG_Ya1gPTUc^1
R3
IT`a6AD9lYAHoGX13Y]6SW1
R4
S1
R0
w1748298586
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_alu_structural.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_alu_structural.sv
!i122 11
L0 3 43
R5
r1
!s85 0
31
R12
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_alu_structural.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/tb_alu_structural.sv|
!i113 1
R7
R8
R9
vxor4bits
R1
R11
!i10b 1
!s100 acemGVDhGo3fX79z^CaTV3
R3
IC5n1MBg_kml6b04nlmSYg1
R4
S1
R0
w1748308997
8C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/xor4bits.sv
FC:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/xor4bits.sv
!i122 10
R10
R5
r1
!s85 0
31
R12
!s107 C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/xor4bits.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController|C:/Users/Xpc/Documents/GitHub/Funda_Top/Proyecto01/taller_funda/FPGAController/xor4bits.sv|
!i113 1
R7
R8
R9
