// Seed: 2739891359
module module_0 (
    output wor   id_0,
    input  uwire id_1
);
  if (1) wire id_3, id_4;
  logic id_5;
  wire  id_6;
  wire  id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd74
) (
    input tri0 id_0,
    output tri1 id_1,
    output tri0 _id_2,
    output tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    input supply1 id_6
);
  genvar id_8, id_9;
  logic [id_2 : id_2] id_10;
  assign id_1 = 1;
  logic id_11;
  initial @(posedge id_10) $signed(28);
  ;
  assign id_2 = id_10;
  module_0 modCall_1 (
      id_3,
      id_6
  );
endmodule
