

================================================================
== Vitis HLS Report for 'OutputBuffer'
================================================================
* Date:           Wed Nov  2 23:07:51 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_OutputBuffer_Pipeline_VITIS_LOOP_329_1_fu_85  |OutputBuffer_Pipeline_VITIS_LOOP_329_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      133|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      173|      232|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      250|    -|
|Register             |        -|     -|      194|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      367|      615|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |grp_OutputBuffer_Pipeline_VITIS_LOOP_329_1_fu_85  |OutputBuffer_Pipeline_VITIS_LOOP_329_1  |        0|   0|  173|  212|    0|
    |mul_32s_32s_32_1_1_U634                           |mul_32s_32s_32_1_1                      |        0|   3|    0|   20|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                        |        0|   3|  173|  232|    0|
    +--------------------------------------------------+----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |p_neg_fu_109_p2       |         -|   0|  0|  39|           1|          32|
    |p_neg_t_fu_154_p2     |         -|   0|  0|  38|           1|          31|
    |ap_block_state10      |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io    |       and|   0|  0|   2|           1|           1|
    |icmp_ln329_fu_145_p2  |      icmp|   0|  0|  19|          30|           1|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    |div_fu_163_p3         |    select|   0|  0|  31|           1|          31|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 133|          36|          98|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |Wt_Y_blk_n           |   9|          2|    1|          2|
    |X_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm            |  59|         11|    1|         11|
    |ap_done              |   9|          2|    1|          2|
    |ifc1_blk_n_AW        |   9|          2|    1|          2|
    |ifc1_blk_n_B         |   9|          2|    1|          2|
    |m_axi_ifc1_AWADDR    |  14|          3|   64|        192|
    |m_axi_ifc1_AWBURST   |   9|          2|    2|          4|
    |m_axi_ifc1_AWCACHE   |   9|          2|    4|          8|
    |m_axi_ifc1_AWID      |   9|          2|    1|          2|
    |m_axi_ifc1_AWLEN     |  14|          3|   32|         96|
    |m_axi_ifc1_AWLOCK    |   9|          2|    2|          4|
    |m_axi_ifc1_AWPROT    |   9|          2|    3|          6|
    |m_axi_ifc1_AWQOS     |   9|          2|    4|          8|
    |m_axi_ifc1_AWREGION  |   9|          2|    4|          8|
    |m_axi_ifc1_AWSIZE    |   9|          2|    3|          6|
    |m_axi_ifc1_AWUSER    |   9|          2|    1|          2|
    |m_axi_ifc1_AWVALID   |  14|          3|    1|          3|
    |m_axi_ifc1_BREADY    |  14|          3|    1|          3|
    |m_axi_ifc1_WVALID    |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 250|         53|  129|        365|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |  10|   0|   10|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |div_reg_217                                                    |  31|   0|   31|          0|
    |grp_OutputBuffer_Pipeline_VITIS_LOOP_329_1_fu_85_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln329_reg_213                                             |   1|   0|    1|          0|
    |p_lshr_cast_cast_reg_203                                       |  30|   0|   30|          0|
    |p_lshr_f_cast_cast_reg_208                                     |  30|   0|   30|          0|
    |tmp_reg_198                                                    |   1|   0|    1|          0|
    |trunc_ln329_reg_223                                            |  29|   0|   29|          0|
    |trunc_ln_reg_228                                               |  60|   0|   60|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 194|   0|  194|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  OutputBuffer|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  OutputBuffer|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  OutputBuffer|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  OutputBuffer|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  OutputBuffer|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  OutputBuffer|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  OutputBuffer|  return value|
|m_axi_ifc1_AWVALID   |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWREADY   |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWADDR    |  out|   64|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWID      |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWLEN     |  out|   32|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWSIZE    |  out|    3|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWBURST   |  out|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWLOCK    |  out|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWCACHE   |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWPROT    |  out|    3|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWQOS     |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWREGION  |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWUSER    |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WVALID    |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WREADY    |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WDATA     |  out|  128|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WSTRB     |  out|   16|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WLAST     |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WID       |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WUSER     |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARVALID   |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARREADY   |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARADDR    |  out|   64|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARID      |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARLEN     |  out|   32|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARSIZE    |  out|    3|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARBURST   |  out|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARLOCK    |  out|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARCACHE   |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARPROT    |  out|    3|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARQOS     |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARREGION  |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARUSER    |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RVALID    |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RREADY    |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RDATA     |   in|  128|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RLAST     |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RID       |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RUSER     |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RRESP     |   in|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BVALID    |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BREADY    |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BRESP     |   in|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BID       |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BUSER     |   in|    1|       m_axi|          ifc1|       pointer|
|p_read               |   in|   64|     ap_none|        p_read|        scalar|
|X_dout               |   in|   32|     ap_fifo|             X|       pointer|
|X_empty_n            |   in|    1|     ap_fifo|             X|       pointer|
|X_read               |  out|    1|     ap_fifo|             X|       pointer|
|Wt_Y_dout            |   in|   32|     ap_fifo|          Wt_Y|       pointer|
|Wt_Y_empty_n         |   in|    1|     ap_fifo|          Wt_Y|       pointer|
|Wt_Y_read            |  out|    1|     ap_fifo|          Wt_Y|       pointer|
|output_buf_address0  |  out|   10|   ap_memory|    output_buf|         array|
|output_buf_ce0       |  out|    1|   ap_memory|    output_buf|         array|
|output_buf_q0        |   in|   32|   ap_memory|    output_buf|         array|
|output_buf_address1  |  out|   10|   ap_memory|    output_buf|         array|
|output_buf_ce1       |  out|    1|   ap_memory|    output_buf|         array|
|output_buf_q1        |   in|   32|   ap_memory|    output_buf|         array|
+---------------------+-----+-----+------------+--------------+--------------+

