### 1. [sync FIFO](./synchronous FIFO)

Parameterized synchronous FIFO (configurable DEPTH and DATA_WIDTH) implemented in Verilog.

Features:

Read / Write pointers with MSB wrap technique

full and empty flag handling

Synthesizable (tested with Yosys)


Status: RTL ✓, Synthesis ✓, Testbench ✳ (planned / in-progress)
