
TP_actionneurs.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007974  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  08007b54  08007b54  00017b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008034  08008034  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008034  08008034  00018034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800803c  0800803c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800803c  0800803c  0001803c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008040  08008040  00018040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008044  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  20000070  080080b4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  080080b4  00020214  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d31  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bda  00000000  00000000  00035dd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001170  00000000  00000000  000389b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001048  00000000  00000000  00039b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000279fb  00000000  00000000  0003ab68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001517f  00000000  00000000  00062563  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd4a2  00000000  00000000  000776e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00174b84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054c4  00000000  00000000  00174bd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007b3c 	.word	0x08007b3c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08007b3c 	.word	0x08007b3c

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b088      	sub	sp, #32
 80005e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ea:	f107 030c 	add.w	r3, r7, #12
 80005ee:	2200      	movs	r2, #0
 80005f0:	601a      	str	r2, [r3, #0]
 80005f2:	605a      	str	r2, [r3, #4]
 80005f4:	609a      	str	r2, [r3, #8]
 80005f6:	60da      	str	r2, [r3, #12]
 80005f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005fa:	4b33      	ldr	r3, [pc, #204]	; (80006c8 <MX_GPIO_Init+0xe4>)
 80005fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005fe:	4a32      	ldr	r2, [pc, #200]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000600:	f043 0304 	orr.w	r3, r3, #4
 8000604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000606:	4b30      	ldr	r3, [pc, #192]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060a:	f003 0304 	and.w	r3, r3, #4
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000612:	4b2d      	ldr	r3, [pc, #180]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000616:	4a2c      	ldr	r2, [pc, #176]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000618:	f043 0320 	orr.w	r3, r3, #32
 800061c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800061e:	4b2a      	ldr	r3, [pc, #168]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000622:	f003 0320 	and.w	r3, r3, #32
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062a:	4b27      	ldr	r3, [pc, #156]	; (80006c8 <MX_GPIO_Init+0xe4>)
 800062c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800062e:	4a26      	ldr	r2, [pc, #152]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000630:	f043 0301 	orr.w	r3, r3, #1
 8000634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000636:	4b24      	ldr	r3, [pc, #144]	; (80006c8 <MX_GPIO_Init+0xe4>)
 8000638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800063a:	f003 0301 	and.w	r3, r3, #1
 800063e:	603b      	str	r3, [r7, #0]
 8000640:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2108      	movs	r1, #8
 8000646:	4821      	ldr	r0, [pc, #132]	; (80006cc <MX_GPIO_Init+0xe8>)
 8000648:	f001 f95a 	bl	8001900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	2120      	movs	r1, #32
 8000650:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000654:	f001 f954 	bl	8001900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000658:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800065c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800065e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	4619      	mov	r1, r3
 800066e:	4817      	ldr	r0, [pc, #92]	; (80006cc <MX_GPIO_Init+0xe8>)
 8000670:	f000 ffc4 	bl	80015fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ISO_RESET_Pin;
 8000674:	2308      	movs	r3, #8
 8000676:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000678:	2301      	movs	r3, #1
 800067a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	2300      	movs	r3, #0
 800067e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000680:	2300      	movs	r3, #0
 8000682:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ISO_RESET_GPIO_Port, &GPIO_InitStruct);
 8000684:	f107 030c 	add.w	r3, r7, #12
 8000688:	4619      	mov	r1, r3
 800068a:	4810      	ldr	r0, [pc, #64]	; (80006cc <MX_GPIO_Init+0xe8>)
 800068c:	f000 ffb6 	bl	80015fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000690:	2320      	movs	r3, #32
 8000692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000694:	2301      	movs	r3, #1
 8000696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069c:	2300      	movs	r3, #0
 800069e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80006a0:	f107 030c 	add.w	r3, r7, #12
 80006a4:	4619      	mov	r1, r3
 80006a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006aa:	f000 ffa7 	bl	80015fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2100      	movs	r1, #0
 80006b2:	2028      	movs	r0, #40	; 0x28
 80006b4:	f000 feba 	bl	800142c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006b8:	2028      	movs	r0, #40	; 0x28
 80006ba:	f000 fed1 	bl	8001460 <HAL_NVIC_EnableIRQ>

}
 80006be:	bf00      	nop
 80006c0:	3720      	adds	r7, #32
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40021000 	.word	0x40021000
 80006cc:	48000800 	.word	0x48000800

080006d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b09e      	sub	sp, #120	; 0x78
 80006d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	char	 	cmd[CMD_BUFFER_SIZE];
	int 		idxCmd;
	char* 		argv[MAX_ARGS];
	int		 	argc = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	673b      	str	r3, [r7, #112]	; 0x70
	char*		token;
	int 		newCmdReady = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	66bb      	str	r3, [r7, #104]	; 0x68
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006de:	f000 fd94 	bl	800120a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e2:	f000 f963 	bl	80009ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e6:	f7ff ff7d 	bl	80005e4 <MX_GPIO_Init>
  MX_TIM1_Init();
 80006ea:	f000 fba1 	bl	8000e30 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80006ee:	f000 fcb7 	bl	8001060 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80006f2:	2100      	movs	r1, #0
 80006f4:	4897      	ldr	r0, [pc, #604]	; (8000954 <main+0x284>)
 80006f6:	f002 fac9 	bl	8002c8c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80006fa:	2104      	movs	r1, #4
 80006fc:	4895      	ldr	r0, [pc, #596]	; (8000954 <main+0x284>)
 80006fe:	f002 fac5 	bl	8002c8c <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000702:	2100      	movs	r1, #0
 8000704:	4893      	ldr	r0, [pc, #588]	; (8000954 <main+0x284>)
 8000706:	f003 fc39 	bl	8003f7c <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800070a:	2104      	movs	r1, #4
 800070c:	4891      	ldr	r0, [pc, #580]	; (8000954 <main+0x284>)
 800070e:	f003 fc35 	bl	8003f7c <HAL_TIMEx_PWMN_Start>

	memset(argv,NULL,MAX_ARGS*sizeof(char*));
 8000712:	1d3b      	adds	r3, r7, #4
 8000714:	2224      	movs	r2, #36	; 0x24
 8000716:	2100      	movs	r1, #0
 8000718:	4618      	mov	r0, r3
 800071a:	f005 ff49 	bl	80065b0 <memset>
	memset(cmd,NULL,CMD_BUFFER_SIZE*sizeof(char));
 800071e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000722:	2240      	movs	r2, #64	; 0x40
 8000724:	2100      	movs	r1, #0
 8000726:	4618      	mov	r0, r3
 8000728:	f005 ff42 	bl	80065b0 <memset>
 800072c:	4b8a      	ldr	r3, [pc, #552]	; (8000958 <main+0x288>)
 800072e:	2200      	movs	r2, #0
 8000730:	701a      	strb	r2, [r3, #0]
	memset(uartRxBuffer,NULL,UART_RX_BUFFER_SIZE*sizeof(char));
	memset(uartTxBuffer,NULL,UART_TX_BUFFER_SIZE*sizeof(char));
 8000732:	2240      	movs	r2, #64	; 0x40
 8000734:	2100      	movs	r1, #0
 8000736:	4889      	ldr	r0, [pc, #548]	; (800095c <main+0x28c>)
 8000738:	f005 ff3a 	bl	80065b0 <memset>

	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800073c:	2201      	movs	r2, #1
 800073e:	4986      	ldr	r1, [pc, #536]	; (8000958 <main+0x288>)
 8000740:	4887      	ldr	r0, [pc, #540]	; (8000960 <main+0x290>)
 8000742:	f003 ff77 	bl	8004634 <HAL_UART_Receive_IT>
	HAL_Delay(10);
 8000746:	200a      	movs	r0, #10
 8000748:	f000 fd96 	bl	8001278 <HAL_Delay>
	HAL_UART_Transmit(&huart2, started, sizeof(started), HAL_MAX_DELAY);
 800074c:	f04f 33ff 	mov.w	r3, #4294967295
 8000750:	2266      	movs	r2, #102	; 0x66
 8000752:	4984      	ldr	r1, [pc, #528]	; (8000964 <main+0x294>)
 8000754:	4882      	ldr	r0, [pc, #520]	; (8000960 <main+0x290>)
 8000756:	f003 fed6 	bl	8004506 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 800075a:	f04f 33ff 	mov.w	r3, #4294967295
 800075e:	2218      	movs	r2, #24
 8000760:	4981      	ldr	r1, [pc, #516]	; (8000968 <main+0x298>)
 8000762:	487f      	ldr	r0, [pc, #508]	; (8000960 <main+0x290>)
 8000764:	f003 fecf 	bl	8004506 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// uartRxReceived is set to 1 when a new character is received on uart 2
		if(uartRxReceived){
 8000768:	4b80      	ldr	r3, [pc, #512]	; (800096c <main+0x29c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d056      	beq.n	800081e <main+0x14e>
			switch(uartRxBuffer[0]){
 8000770:	4b79      	ldr	r3, [pc, #484]	; (8000958 <main+0x288>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	2b0d      	cmp	r3, #13
 8000776:	d002      	beq.n	800077e <main+0xae>
 8000778:	2b7f      	cmp	r3, #127	; 0x7f
 800077a:	d02d      	beq.n	80007d8 <main+0x108>
 800077c:	e03c      	b.n	80007f8 <main+0x128>
			// Nouvelle ligne, instruction à traiter
			case ASCII_CR:
				HAL_UART_Transmit(&huart2, newLine, sizeof(newLine), HAL_MAX_DELAY);
 800077e:	f04f 33ff 	mov.w	r3, #4294967295
 8000782:	2203      	movs	r2, #3
 8000784:	497a      	ldr	r1, [pc, #488]	; (8000970 <main+0x2a0>)
 8000786:	4876      	ldr	r0, [pc, #472]	; (8000960 <main+0x290>)
 8000788:	f003 febd 	bl	8004506 <HAL_UART_Transmit>
				cmd[idxCmd] = '\0';
 800078c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000790:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000792:	4413      	add	r3, r2
 8000794:	2200      	movs	r2, #0
 8000796:	701a      	strb	r2, [r3, #0]
				argc = 0;
 8000798:	2300      	movs	r3, #0
 800079a:	673b      	str	r3, [r7, #112]	; 0x70
				token = strtok(cmd, " ");
 800079c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80007a0:	4974      	ldr	r1, [pc, #464]	; (8000974 <main+0x2a4>)
 80007a2:	4618      	mov	r0, r3
 80007a4:	f005 ff2c 	bl	8006600 <strtok>
 80007a8:	66f8      	str	r0, [r7, #108]	; 0x6c
				while(token!=NULL){
 80007aa:	e00d      	b.n	80007c8 <main+0xf8>
					argv[argc++] = token;
 80007ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80007ae:	1c5a      	adds	r2, r3, #1
 80007b0:	673a      	str	r2, [r7, #112]	; 0x70
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	3378      	adds	r3, #120	; 0x78
 80007b6:	443b      	add	r3, r7
 80007b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80007ba:	f843 2c74 	str.w	r2, [r3, #-116]
					token = strtok(NULL, " ");
 80007be:	496d      	ldr	r1, [pc, #436]	; (8000974 <main+0x2a4>)
 80007c0:	2000      	movs	r0, #0
 80007c2:	f005 ff1d 	bl	8006600 <strtok>
 80007c6:	66f8      	str	r0, [r7, #108]	; 0x6c
				while(token!=NULL){
 80007c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d1ee      	bne.n	80007ac <main+0xdc>
				}

				idxCmd = 0;
 80007ce:	2300      	movs	r3, #0
 80007d0:	677b      	str	r3, [r7, #116]	; 0x74
				newCmdReady = 1;
 80007d2:	2301      	movs	r3, #1
 80007d4:	66bb      	str	r3, [r7, #104]	; 0x68
				break;
 80007d6:	e01f      	b.n	8000818 <main+0x148>
				// Suppression du dernier caractère
			case ASCII_DEL:
				cmd[idxCmd--] = '\0';
 80007d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80007da:	1e5a      	subs	r2, r3, #1
 80007dc:	677a      	str	r2, [r7, #116]	; 0x74
 80007de:	3378      	adds	r3, #120	; 0x78
 80007e0:	443b      	add	r3, r7
 80007e2:	2200      	movs	r2, #0
 80007e4:	f803 2c50 	strb.w	r2, [r3, #-80]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 80007e8:	f04f 33ff 	mov.w	r3, #4294967295
 80007ec:	2201      	movs	r2, #1
 80007ee:	495a      	ldr	r1, [pc, #360]	; (8000958 <main+0x288>)
 80007f0:	485b      	ldr	r0, [pc, #364]	; (8000960 <main+0x290>)
 80007f2:	f003 fe88 	bl	8004506 <HAL_UART_Transmit>
				break;
 80007f6:	e00f      	b.n	8000818 <main+0x148>
				// Nouveau caractère
			default:
				cmd[idxCmd++] = uartRxBuffer[0];
 80007f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80007fa:	1c5a      	adds	r2, r3, #1
 80007fc:	677a      	str	r2, [r7, #116]	; 0x74
 80007fe:	4a56      	ldr	r2, [pc, #344]	; (8000958 <main+0x288>)
 8000800:	7812      	ldrb	r2, [r2, #0]
 8000802:	3378      	adds	r3, #120	; 0x78
 8000804:	443b      	add	r3, r7
 8000806:	f803 2c50 	strb.w	r2, [r3, #-80]
				HAL_UART_Transmit(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE, HAL_MAX_DELAY);
 800080a:	f04f 33ff 	mov.w	r3, #4294967295
 800080e:	2201      	movs	r2, #1
 8000810:	4951      	ldr	r1, [pc, #324]	; (8000958 <main+0x288>)
 8000812:	4853      	ldr	r0, [pc, #332]	; (8000960 <main+0x290>)
 8000814:	f003 fe77 	bl	8004506 <HAL_UART_Transmit>
			}
			uartRxReceived = 0;
 8000818:	4b54      	ldr	r3, [pc, #336]	; (800096c <main+0x29c>)
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
		}


		if(newCmdReady){
 800081e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000820:	2b00      	cmp	r3, #0
 8000822:	d0a1      	beq.n	8000768 <main+0x98>
			if(strcmp(argv[0],"set")==0){
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4954      	ldr	r1, [pc, #336]	; (8000978 <main+0x2a8>)
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff fcf9 	bl	8000220 <strcmp>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d12d      	bne.n	8000890 <main+0x1c0>
				if(strcmp(argv[1],"PA5")==0){
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	4951      	ldr	r1, [pc, #324]	; (800097c <main+0x2ac>)
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff fcf1 	bl	8000220 <strcmp>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d11d      	bne.n	8000880 <main+0x1b0>
					HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, atoi(argv[2]));
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	4618      	mov	r0, r3
 8000848:	f005 fe84 	bl	8006554 <atoi>
 800084c:	4603      	mov	r3, r0
 800084e:	b2db      	uxtb	r3, r3
 8000850:	461a      	mov	r2, r3
 8000852:	2120      	movs	r1, #32
 8000854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000858:	f001 f852 	bl	8001900 <HAL_GPIO_WritePin>
					sprintf(uartTxBuffer,"Switch on/off led : %d\r\n",atoi(argv[2]));
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	4618      	mov	r0, r3
 8000860:	f005 fe78 	bl	8006554 <atoi>
 8000864:	4603      	mov	r3, r0
 8000866:	461a      	mov	r2, r3
 8000868:	4945      	ldr	r1, [pc, #276]	; (8000980 <main+0x2b0>)
 800086a:	483c      	ldr	r0, [pc, #240]	; (800095c <main+0x28c>)
 800086c:	f005 fea8 	bl	80065c0 <siprintf>
					HAL_UART_Transmit(&huart2, uartTxBuffer, 32, HAL_MAX_DELAY);
 8000870:	f04f 33ff 	mov.w	r3, #4294967295
 8000874:	2220      	movs	r2, #32
 8000876:	4939      	ldr	r1, [pc, #228]	; (800095c <main+0x28c>)
 8000878:	4839      	ldr	r0, [pc, #228]	; (8000960 <main+0x290>)
 800087a:	f003 fe44 	bl	8004506 <HAL_UART_Transmit>
 800087e:	e05e      	b.n	800093e <main+0x26e>
				}
				else{
					HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8000880:	f04f 33ff 	mov.w	r3, #4294967295
 8000884:	2214      	movs	r2, #20
 8000886:	493f      	ldr	r1, [pc, #252]	; (8000984 <main+0x2b4>)
 8000888:	4835      	ldr	r0, [pc, #212]	; (8000960 <main+0x290>)
 800088a:	f003 fe3c 	bl	8004506 <HAL_UART_Transmit>
 800088e:	e056      	b.n	800093e <main+0x26e>
				}
			}
			else if(strcmp(argv[0],"get")==0)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	493d      	ldr	r1, [pc, #244]	; (8000988 <main+0x2b8>)
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff fcc3 	bl	8000220 <strcmp>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d107      	bne.n	80008b0 <main+0x1e0>
			{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 80008a0:	f04f 33ff 	mov.w	r3, #4294967295
 80008a4:	2214      	movs	r2, #20
 80008a6:	4937      	ldr	r1, [pc, #220]	; (8000984 <main+0x2b4>)
 80008a8:	482d      	ldr	r0, [pc, #180]	; (8000960 <main+0x290>)
 80008aa:	f003 fe2c 	bl	8004506 <HAL_UART_Transmit>
 80008ae:	e046      	b.n	800093e <main+0x26e>
			}
			else if(strcmp(argv[0],"help")==0)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	4936      	ldr	r1, [pc, #216]	; (800098c <main+0x2bc>)
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff fcb3 	bl	8000220 <strcmp>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d107      	bne.n	80008d0 <main+0x200>
			{
				HAL_UART_Transmit(&huart2, help, sizeof(help), HAL_MAX_DELAY);
 80008c0:	f04f 33ff 	mov.w	r3, #4294967295
 80008c4:	229e      	movs	r2, #158	; 0x9e
 80008c6:	4932      	ldr	r1, [pc, #200]	; (8000990 <main+0x2c0>)
 80008c8:	4825      	ldr	r0, [pc, #148]	; (8000960 <main+0x290>)
 80008ca:	f003 fe1c 	bl	8004506 <HAL_UART_Transmit>
 80008ce:	e036      	b.n	800093e <main+0x26e>
			}
			else if(strcmp(argv[0],"pinout")==0)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	4930      	ldr	r1, [pc, #192]	; (8000994 <main+0x2c4>)
 80008d4:	4618      	mov	r0, r3
 80008d6:	f7ff fca3 	bl	8000220 <strcmp>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d107      	bne.n	80008f0 <main+0x220>
			{
				HAL_UART_Transmit(&huart2, pinout, sizeof(pinout), HAL_MAX_DELAY);
 80008e0:	f04f 33ff 	mov.w	r3, #4294967295
 80008e4:	226b      	movs	r2, #107	; 0x6b
 80008e6:	492c      	ldr	r1, [pc, #176]	; (8000998 <main+0x2c8>)
 80008e8:	481d      	ldr	r0, [pc, #116]	; (8000960 <main+0x290>)
 80008ea:	f003 fe0c 	bl	8004506 <HAL_UART_Transmit>
 80008ee:	e026      	b.n	800093e <main+0x26e>
			}
			else if(strcmp(argv[0],"start")==0)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	492a      	ldr	r1, [pc, #168]	; (800099c <main+0x2cc>)
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff fc93 	bl	8000220 <strcmp>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d107      	bne.n	8000910 <main+0x240>
			{
				void powerUpSequence (void);
				HAL_UART_Transmit(&huart2, powerOn, sizeof(powerOn), HAL_MAX_DELAY);
 8000900:	f04f 33ff 	mov.w	r3, #4294967295
 8000904:	2232      	movs	r2, #50	; 0x32
 8000906:	4926      	ldr	r1, [pc, #152]	; (80009a0 <main+0x2d0>)
 8000908:	4815      	ldr	r0, [pc, #84]	; (8000960 <main+0x290>)
 800090a:	f003 fdfc 	bl	8004506 <HAL_UART_Transmit>
 800090e:	e016      	b.n	800093e <main+0x26e>
			}
			else if(strcmp(argv[0],"stop")==0)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	4924      	ldr	r1, [pc, #144]	; (80009a4 <main+0x2d4>)
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff fc83 	bl	8000220 <strcmp>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d107      	bne.n	8000930 <main+0x260>
			{
				HAL_UART_Transmit(&huart2, powerOff, sizeof(powerOff), HAL_MAX_DELAY);
 8000920:	f04f 33ff 	mov.w	r3, #4294967295
 8000924:	2233      	movs	r2, #51	; 0x33
 8000926:	4920      	ldr	r1, [pc, #128]	; (80009a8 <main+0x2d8>)
 8000928:	480d      	ldr	r0, [pc, #52]	; (8000960 <main+0x290>)
 800092a:	f003 fdec 	bl	8004506 <HAL_UART_Transmit>
 800092e:	e006      	b.n	800093e <main+0x26e>
			}
			else{
				HAL_UART_Transmit(&huart2, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8000930:	f04f 33ff 	mov.w	r3, #4294967295
 8000934:	2214      	movs	r2, #20
 8000936:	4913      	ldr	r1, [pc, #76]	; (8000984 <main+0x2b4>)
 8000938:	4809      	ldr	r0, [pc, #36]	; (8000960 <main+0x290>)
 800093a:	f003 fde4 	bl	8004506 <HAL_UART_Transmit>
			}
			HAL_UART_Transmit(&huart2, prompt, sizeof(prompt), HAL_MAX_DELAY);
 800093e:	f04f 33ff 	mov.w	r3, #4294967295
 8000942:	2218      	movs	r2, #24
 8000944:	4908      	ldr	r1, [pc, #32]	; (8000968 <main+0x298>)
 8000946:	4806      	ldr	r0, [pc, #24]	; (8000960 <main+0x290>)
 8000948:	f003 fddd 	bl	8004506 <HAL_UART_Transmit>
			newCmdReady = 0;
 800094c:	2300      	movs	r3, #0
 800094e:	66bb      	str	r3, [r7, #104]	; 0x68
		if(uartRxReceived){
 8000950:	e70a      	b.n	8000768 <main+0x98>
 8000952:	bf00      	nop
 8000954:	20000124 	.word	0x20000124
 8000958:	20000090 	.word	0x20000090
 800095c:	20000094 	.word	0x20000094
 8000960:	20000170 	.word	0x20000170
 8000964:	08007bb8 	.word	0x08007bb8
 8000968:	08007ba0 	.word	0x08007ba0
 800096c:	2000008c 	.word	0x2000008c
 8000970:	08007c20 	.word	0x08007c20
 8000974:	08007b54 	.word	0x08007b54
 8000978:	08007b58 	.word	0x08007b58
 800097c:	08007b5c 	.word	0x08007b5c
 8000980:	08007b60 	.word	0x08007b60
 8000984:	08007c24 	.word	0x08007c24
 8000988:	08007b7c 	.word	0x08007b7c
 800098c:	08007b80 	.word	0x08007b80
 8000990:	08007c38 	.word	0x08007c38
 8000994:	08007b88 	.word	0x08007b88
 8000998:	08007cd8 	.word	0x08007cd8
 800099c:	08007b90 	.word	0x08007b90
 80009a0:	08007d44 	.word	0x08007d44
 80009a4:	08007b98 	.word	0x08007b98
 80009a8:	08007d78 	.word	0x08007d78

080009ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b094      	sub	sp, #80	; 0x50
 80009b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b2:	f107 0318 	add.w	r3, r7, #24
 80009b6:	2238      	movs	r2, #56	; 0x38
 80009b8:	2100      	movs	r1, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f005 fdf8 	bl	80065b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	605a      	str	r2, [r3, #4]
 80009c8:	609a      	str	r2, [r3, #8]
 80009ca:	60da      	str	r2, [r3, #12]
 80009cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80009ce:	2000      	movs	r0, #0
 80009d0:	f000 ffd2 	bl	8001978 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009d4:	2301      	movs	r3, #1
 80009d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009dc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009de:	2302      	movs	r3, #2
 80009e0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009e2:	2303      	movs	r3, #3
 80009e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 80009e6:	2306      	movs	r3, #6
 80009e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80009ea:	2355      	movs	r3, #85	; 0x55
 80009ec:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009ee:	2302      	movs	r3, #2
 80009f0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80009f2:	2302      	movs	r3, #2
 80009f4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80009f6:	2302      	movs	r3, #2
 80009f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009fa:	f107 0318 	add.w	r3, r7, #24
 80009fe:	4618      	mov	r0, r3
 8000a00:	f001 f85e 	bl	8001ac0 <HAL_RCC_OscConfig>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000a0a:	f000 f855 	bl	8000ab8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a0e:	230f      	movs	r3, #15
 8000a10:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a12:	2303      	movs	r3, #3
 8000a14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	2104      	movs	r1, #4
 8000a26:	4618      	mov	r0, r3
 8000a28:	f001 fb62 	bl	80020f0 <HAL_RCC_ClockConfig>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000a32:	f000 f841 	bl	8000ab8 <Error_Handler>
  }
}
 8000a36:	bf00      	nop
 8000a38:	3750      	adds	r7, #80	; 0x50
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
	...

08000a40 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart){
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
	uartRxReceived = 1;
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <HAL_UART_RxCpltCallback+0x20>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8000a4e:	2201      	movs	r2, #1
 8000a50:	4904      	ldr	r1, [pc, #16]	; (8000a64 <HAL_UART_RxCpltCallback+0x24>)
 8000a52:	4805      	ldr	r0, [pc, #20]	; (8000a68 <HAL_UART_RxCpltCallback+0x28>)
 8000a54:	f003 fdee 	bl	8004634 <HAL_UART_Receive_IT>
}
 8000a58:	bf00      	nop
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	2000008c 	.word	0x2000008c
 8000a64:	20000090 	.word	0x20000090
 8000a68:	20000170 	.word	0x20000170

08000a6c <powerUpSequence>:

void powerUpSequence (void){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_SET);
 8000a70:	2201      	movs	r2, #1
 8000a72:	2108      	movs	r1, #8
 8000a74:	4806      	ldr	r0, [pc, #24]	; (8000a90 <powerUpSequence+0x24>)
 8000a76:	f000 ff43 	bl	8001900 <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 8000a7a:	2001      	movs	r0, #1
 8000a7c:	f000 fbfc 	bl	8001278 <HAL_Delay>
	  HAL_GPIO_WritePin(ISO_RESET_GPIO_Port, ISO_RESET_Pin, GPIO_PIN_RESET);
 8000a80:	2200      	movs	r2, #0
 8000a82:	2108      	movs	r1, #8
 8000a84:	4802      	ldr	r0, [pc, #8]	; (8000a90 <powerUpSequence+0x24>)
 8000a86:	f000 ff3b 	bl	8001900 <HAL_GPIO_WritePin>
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	48000800 	.word	0x48000800

08000a94 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a04      	ldr	r2, [pc, #16]	; (8000ab4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d101      	bne.n	8000aaa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000aa6:	f000 fbc9 	bl	800123c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aaa:	bf00      	nop
 8000aac:	3708      	adds	r7, #8
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	40001000 	.word	0x40001000

08000ab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000abc:	b672      	cpsid	i
}
 8000abe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <Error_Handler+0x8>
	...

08000ac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aca:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <HAL_MspInit+0x44>)
 8000acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ace:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <HAL_MspInit+0x44>)
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	6613      	str	r3, [r2, #96]	; 0x60
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	; (8000b08 <HAL_MspInit+0x44>)
 8000ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	607b      	str	r3, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae2:	4b09      	ldr	r3, [pc, #36]	; (8000b08 <HAL_MspInit+0x44>)
 8000ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ae6:	4a08      	ldr	r2, [pc, #32]	; (8000b08 <HAL_MspInit+0x44>)
 8000ae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aec:	6593      	str	r3, [r2, #88]	; 0x58
 8000aee:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <HAL_MspInit+0x44>)
 8000af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000af6:	603b      	str	r3, [r7, #0]
 8000af8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afa:	bf00      	nop
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	40021000 	.word	0x40021000

08000b0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08c      	sub	sp, #48	; 0x30
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b22:	4b2d      	ldr	r3, [pc, #180]	; (8000bd8 <HAL_InitTick+0xcc>)
 8000b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b26:	4a2c      	ldr	r2, [pc, #176]	; (8000bd8 <HAL_InitTick+0xcc>)
 8000b28:	f043 0310 	orr.w	r3, r3, #16
 8000b2c:	6593      	str	r3, [r2, #88]	; 0x58
 8000b2e:	4b2a      	ldr	r3, [pc, #168]	; (8000bd8 <HAL_InitTick+0xcc>)
 8000b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b32:	f003 0310 	and.w	r3, r3, #16
 8000b36:	60bb      	str	r3, [r7, #8]
 8000b38:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b3a:	f107 020c 	add.w	r2, r7, #12
 8000b3e:	f107 0310 	add.w	r3, r7, #16
 8000b42:	4611      	mov	r1, r2
 8000b44:	4618      	mov	r0, r3
 8000b46:	f001 fca9 	bl	800249c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b4a:	f001 fc7b 	bl	8002444 <HAL_RCC_GetPCLK1Freq>
 8000b4e:	62b8      	str	r0, [r7, #40]	; 0x28
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b52:	4a22      	ldr	r2, [pc, #136]	; (8000bdc <HAL_InitTick+0xd0>)
 8000b54:	fba2 2303 	umull	r2, r3, r2, r3
 8000b58:	0c9b      	lsrs	r3, r3, #18
 8000b5a:	3b01      	subs	r3, #1
 8000b5c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b5e:	4b20      	ldr	r3, [pc, #128]	; (8000be0 <HAL_InitTick+0xd4>)
 8000b60:	4a20      	ldr	r2, [pc, #128]	; (8000be4 <HAL_InitTick+0xd8>)
 8000b62:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b64:	4b1e      	ldr	r3, [pc, #120]	; (8000be0 <HAL_InitTick+0xd4>)
 8000b66:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b6a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b6c:	4a1c      	ldr	r2, [pc, #112]	; (8000be0 <HAL_InitTick+0xd4>)
 8000b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b70:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b72:	4b1b      	ldr	r3, [pc, #108]	; (8000be0 <HAL_InitTick+0xd4>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b78:	4b19      	ldr	r3, [pc, #100]	; (8000be0 <HAL_InitTick+0xd4>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000b7e:	4818      	ldr	r0, [pc, #96]	; (8000be0 <HAL_InitTick+0xd4>)
 8000b80:	f001 ff52 	bl	8002a28 <HAL_TIM_Base_Init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000b8a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d11b      	bne.n	8000bca <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b92:	4813      	ldr	r0, [pc, #76]	; (8000be0 <HAL_InitTick+0xd4>)
 8000b94:	f001 ffa0 	bl	8002ad8 <HAL_TIM_Base_Start_IT>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000b9e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d111      	bne.n	8000bca <HAL_InitTick+0xbe>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000ba6:	2036      	movs	r0, #54	; 0x36
 8000ba8:	f000 fc5a 	bl	8001460 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	2b0f      	cmp	r3, #15
 8000bb0:	d808      	bhi.n	8000bc4 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	6879      	ldr	r1, [r7, #4]
 8000bb6:	2036      	movs	r0, #54	; 0x36
 8000bb8:	f000 fc38 	bl	800142c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bbc:	4a0a      	ldr	r2, [pc, #40]	; (8000be8 <HAL_InitTick+0xdc>)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	6013      	str	r3, [r2, #0]
 8000bc2:	e002      	b.n	8000bca <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3730      	adds	r7, #48	; 0x30
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	431bde83 	.word	0x431bde83
 8000be0:	200000d4 	.word	0x200000d4
 8000be4:	40001000 	.word	0x40001000
 8000be8:	20000004 	.word	0x20000004

08000bec <NMI_Handler>:
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <NMI_Handler+0x4>

08000bf2 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8000bf6:	e7fe      	b.n	8000bf6 <HardFault_Handler+0x4>

08000bf8 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8000bfc:	e7fe      	b.n	8000bfc <MemManage_Handler+0x4>

08000bfe <BusFault_Handler>:

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8000c02:	e7fe      	b.n	8000c02 <BusFault_Handler+0x4>

08000c04 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8000c08:	e7fe      	b.n	8000c08 <UsageFault_Handler+0x4>

08000c0a <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8000c0a:	b480      	push	{r7}
 8000c0c:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8000c0e:	bf00      	nop
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr

08000c18 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c1c:	bf00      	nop
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr

08000c34 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
	/* USER CODE END SysTick_IRQn 0 */

	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c40:	4770      	bx	lr
	...

08000c44 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
 */
void USART2_IRQHandler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8000c48:	4802      	ldr	r0, [pc, #8]	; (8000c54 <USART2_IRQHandler+0x10>)
 8000c4a:	f003 fd49 	bl	80046e0 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	20000170 	.word	0x20000170

08000c58 <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8000c5c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000c60:	f000 fe66 	bl	8001930 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */
	powerUpSequence();
 8000c64:	f7ff ff02 	bl	8000a6c <powerUpSequence>
	/* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
 */
void TIM6_DAC_IRQHandler(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	/* USER CODE END TIM6_DAC_IRQn 0 */
	HAL_TIM_IRQHandler(&htim6);
 8000c70:	4802      	ldr	r0, [pc, #8]	; (8000c7c <TIM6_DAC_IRQHandler+0x10>)
 8000c72:	f002 f91d 	bl	8002eb0 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM6_DAC_IRQn 1 */

	/* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200000d4 	.word	0x200000d4

08000c80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
	return 1;
 8000c84:	2301      	movs	r3, #1
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <_kill>:

int _kill(int pid, int sig)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000c9a:	f005 fc5f 	bl	800655c <__errno>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2216      	movs	r2, #22
 8000ca2:	601a      	str	r2, [r3, #0]
	return -1;
 8000ca4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <_exit>:

void _exit (int status)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f7ff ffe7 	bl	8000c90 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000cc2:	e7fe      	b.n	8000cc2 <_exit+0x12>

08000cc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]
 8000cd4:	e00a      	b.n	8000cec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000cd6:	f3af 8000 	nop.w
 8000cda:	4601      	mov	r1, r0
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	1c5a      	adds	r2, r3, #1
 8000ce0:	60ba      	str	r2, [r7, #8]
 8000ce2:	b2ca      	uxtb	r2, r1
 8000ce4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce6:	697b      	ldr	r3, [r7, #20]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	617b      	str	r3, [r7, #20]
 8000cec:	697a      	ldr	r2, [r7, #20]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	dbf0      	blt.n	8000cd6 <_read+0x12>
	}

return len;
 8000cf4:	687b      	ldr	r3, [r7, #4]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3718      	adds	r7, #24
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}

08000cfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cfe:	b580      	push	{r7, lr}
 8000d00:	b086      	sub	sp, #24
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	60f8      	str	r0, [r7, #12]
 8000d06:	60b9      	str	r1, [r7, #8]
 8000d08:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	617b      	str	r3, [r7, #20]
 8000d0e:	e009      	b.n	8000d24 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	1c5a      	adds	r2, r3, #1
 8000d14:	60ba      	str	r2, [r7, #8]
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	3301      	adds	r3, #1
 8000d22:	617b      	str	r3, [r7, #20]
 8000d24:	697a      	ldr	r2, [r7, #20]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	dbf1      	blt.n	8000d10 <_write+0x12>
	}
	return len;
 8000d2c:	687b      	ldr	r3, [r7, #4]
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3718      	adds	r7, #24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <_close>:

int _close(int file)
{
 8000d36:	b480      	push	{r7}
 8000d38:	b083      	sub	sp, #12
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
	return -1;
 8000d3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	b083      	sub	sp, #12
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
 8000d56:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d5e:	605a      	str	r2, [r3, #4]
	return 0;
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	370c      	adds	r7, #12
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr

08000d6e <_isatty>:

int _isatty(int file)
{
 8000d6e:	b480      	push	{r7}
 8000d70:	b083      	sub	sp, #12
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	6078      	str	r0, [r7, #4]
	return 1;
 8000d76:	2301      	movs	r3, #1
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr

08000d84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
	return 0;
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	3714      	adds	r7, #20
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
	...

08000da0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000da8:	4a14      	ldr	r2, [pc, #80]	; (8000dfc <_sbrk+0x5c>)
 8000daa:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <_sbrk+0x60>)
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000db4:	4b13      	ldr	r3, [pc, #76]	; (8000e04 <_sbrk+0x64>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d102      	bne.n	8000dc2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dbc:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <_sbrk+0x64>)
 8000dbe:	4a12      	ldr	r2, [pc, #72]	; (8000e08 <_sbrk+0x68>)
 8000dc0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dc2:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <_sbrk+0x64>)
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4413      	add	r3, r2
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d207      	bcs.n	8000de0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dd0:	f005 fbc4 	bl	800655c <__errno>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	220c      	movs	r2, #12
 8000dd8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dda:	f04f 33ff 	mov.w	r3, #4294967295
 8000dde:	e009      	b.n	8000df4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <_sbrk+0x64>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000de6:	4b07      	ldr	r3, [pc, #28]	; (8000e04 <_sbrk+0x64>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4413      	add	r3, r2
 8000dee:	4a05      	ldr	r2, [pc, #20]	; (8000e04 <_sbrk+0x64>)
 8000df0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000df2:	68fb      	ldr	r3, [r7, #12]
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3718      	adds	r7, #24
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20020000 	.word	0x20020000
 8000e00:	00000400 	.word	0x00000400
 8000e04:	20000120 	.word	0x20000120
 8000e08:	20000218 	.word	0x20000218

08000e0c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000e10:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <SystemInit+0x20>)
 8000e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e16:	4a05      	ldr	r2, [pc, #20]	; (8000e2c <SystemInit+0x20>)
 8000e18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b09c      	sub	sp, #112	; 0x70
 8000e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e36:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	605a      	str	r2, [r3, #4]
 8000e40:	609a      	str	r2, [r3, #8]
 8000e42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e44:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e50:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
 8000e5e:	611a      	str	r2, [r3, #16]
 8000e60:	615a      	str	r2, [r3, #20]
 8000e62:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	2234      	movs	r2, #52	; 0x34
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f005 fba0 	bl	80065b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e70:	4b4d      	ldr	r3, [pc, #308]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000e72:	4a4e      	ldr	r2, [pc, #312]	; (8000fac <MX_TIM1_Init+0x17c>)
 8000e74:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8000e76:	4b4c      	ldr	r3, [pc, #304]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000e78:	2201      	movs	r2, #1
 8000e7a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e7c:	4b4a      	ldr	r3, [pc, #296]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5311;
 8000e82:	4b49      	ldr	r3, [pc, #292]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000e84:	f241 42bf 	movw	r2, #5311	; 0x14bf
 8000e88:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e8a:	4b47      	ldr	r3, [pc, #284]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e90:	4b45      	ldr	r3, [pc, #276]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e96:	4b44      	ldr	r3, [pc, #272]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000e98:	2280      	movs	r2, #128	; 0x80
 8000e9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e9c:	4842      	ldr	r0, [pc, #264]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000e9e:	f001 fdc3 	bl	8002a28 <HAL_TIM_Base_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000ea8:	f7ff fe06 	bl	8000ab8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eb0:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000eb2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	483b      	ldr	r0, [pc, #236]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000eba:	f002 fa8d 	bl	80033d8 <HAL_TIM_ConfigClockSource>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000ec4:	f7ff fdf8 	bl	8000ab8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ec8:	4837      	ldr	r0, [pc, #220]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000eca:	f001 fe7d 	bl	8002bc8 <HAL_TIM_PWM_Init>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000ed4:	f7ff fdf0 	bl	8000ab8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000edc:	2300      	movs	r3, #0
 8000ede:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ee4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000ee8:	4619      	mov	r1, r3
 8000eea:	482f      	ldr	r0, [pc, #188]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000eec:	f003 f908 	bl	8004100 <HAL_TIMEx_MasterConfigSynchronization>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000ef6:	f7ff fddf 	bl	8000ab8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000efa:	2360      	movs	r3, #96	; 0x60
 8000efc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 16383;
 8000efe:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8000f02:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f04:	2300      	movs	r3, #0
 8000f06:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f10:	2300      	movs	r3, #0
 8000f12:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f14:	2300      	movs	r3, #0
 8000f16:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f18:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4821      	ldr	r0, [pc, #132]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000f22:	f002 f945 	bl	80031b0 <HAL_TIM_PWM_ConfigChannel>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000f2c:	f7ff fdc4 	bl	8000ab8 <Error_Handler>
  }
  sConfigOC.Pulse = 32767;
 8000f30:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8000f34:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f36:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	481a      	ldr	r0, [pc, #104]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000f40:	f002 f936 	bl	80031b0 <HAL_TIM_PWM_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8000f4a:	f7ff fdb5 	bl	8000ab8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f56:	2300      	movs	r3, #0
 8000f58:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 170;
 8000f5a:	23aa      	movs	r3, #170	; 0xaa
 8000f5c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f62:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f66:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f70:	2300      	movs	r3, #0
 8000f72:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f74:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000f78:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f82:	2300      	movs	r3, #0
 8000f84:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4807      	ldr	r0, [pc, #28]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000f8c:	f003 f94e 	bl	800422c <HAL_TIMEx_ConfigBreakDeadTime>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8000f96:	f7ff fd8f 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000f9a:	4803      	ldr	r0, [pc, #12]	; (8000fa8 <MX_TIM1_Init+0x178>)
 8000f9c:	f000 f828 	bl	8000ff0 <HAL_TIM_MspPostInit>

}
 8000fa0:	bf00      	nop
 8000fa2:	3770      	adds	r7, #112	; 0x70
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000124 	.word	0x20000124
 8000fac:	40012c00 	.word	0x40012c00

08000fb0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <HAL_TIM_Base_MspInit+0x38>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d10b      	bne.n	8000fda <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <HAL_TIM_Base_MspInit+0x3c>)
 8000fc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fc6:	4a09      	ldr	r2, [pc, #36]	; (8000fec <HAL_TIM_Base_MspInit+0x3c>)
 8000fc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000fcc:	6613      	str	r3, [r2, #96]	; 0x60
 8000fce:	4b07      	ldr	r3, [pc, #28]	; (8000fec <HAL_TIM_Base_MspInit+0x3c>)
 8000fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000fda:	bf00      	nop
 8000fdc:	3714      	adds	r7, #20
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	40012c00 	.word	0x40012c00
 8000fec:	40021000 	.word	0x40021000

08000ff0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b088      	sub	sp, #32
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a12      	ldr	r2, [pc, #72]	; (8001058 <HAL_TIM_MspPostInit+0x68>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d11d      	bne.n	800104e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	4b12      	ldr	r3, [pc, #72]	; (800105c <HAL_TIM_MspPostInit+0x6c>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001016:	4a11      	ldr	r2, [pc, #68]	; (800105c <HAL_TIM_MspPostInit+0x6c>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101e:	4b0f      	ldr	r3, [pc, #60]	; (800105c <HAL_TIM_MspPostInit+0x6c>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001022:	f003 0301 	and.w	r3, r3, #1
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_12;
 800102a:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 800102e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2300      	movs	r3, #0
 800103a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800103c:	2306      	movs	r3, #6
 800103e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001040:	f107 030c 	add.w	r3, r7, #12
 8001044:	4619      	mov	r1, r3
 8001046:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800104a:	f000 fad7 	bl	80015fc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800104e:	bf00      	nop
 8001050:	3720      	adds	r7, #32
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	40012c00 	.word	0x40012c00
 800105c:	40021000 	.word	0x40021000

08001060 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001064:	4b22      	ldr	r3, [pc, #136]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 8001066:	4a23      	ldr	r2, [pc, #140]	; (80010f4 <MX_USART2_UART_Init+0x94>)
 8001068:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800106a:	4b21      	ldr	r3, [pc, #132]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 800106c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001070:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001072:	4b1f      	ldr	r3, [pc, #124]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001078:	4b1d      	ldr	r3, [pc, #116]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800107e:	4b1c      	ldr	r3, [pc, #112]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 8001080:	2200      	movs	r2, #0
 8001082:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001084:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 8001086:	220c      	movs	r2, #12
 8001088:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108a:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 800108c:	2200      	movs	r2, #0
 800108e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 8001092:	2200      	movs	r2, #0
 8001094:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001096:	4b16      	ldr	r3, [pc, #88]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 8001098:	2200      	movs	r2, #0
 800109a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800109c:	4b14      	ldr	r3, [pc, #80]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 800109e:	2200      	movs	r2, #0
 80010a0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010a2:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010a8:	4811      	ldr	r0, [pc, #68]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 80010aa:	f003 f9dc 	bl	8004466 <HAL_UART_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80010b4:	f7ff fd00 	bl	8000ab8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010b8:	2100      	movs	r1, #0
 80010ba:	480d      	ldr	r0, [pc, #52]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 80010bc:	f005 f97f 	bl	80063be <HAL_UARTEx_SetTxFifoThreshold>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80010c6:	f7ff fcf7 	bl	8000ab8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010ca:	2100      	movs	r1, #0
 80010cc:	4808      	ldr	r0, [pc, #32]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 80010ce:	f005 f9b4 	bl	800643a <HAL_UARTEx_SetRxFifoThreshold>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80010d8:	f7ff fcee 	bl	8000ab8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80010dc:	4804      	ldr	r0, [pc, #16]	; (80010f0 <MX_USART2_UART_Init+0x90>)
 80010de:	f005 f935 	bl	800634c <HAL_UARTEx_DisableFifoMode>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80010e8:	f7ff fce6 	bl	8000ab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ec:	bf00      	nop
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000170 	.word	0x20000170
 80010f4:	40004400 	.word	0x40004400

080010f8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b09e      	sub	sp, #120	; 0x78
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	2254      	movs	r2, #84	; 0x54
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f005 fa49 	bl	80065b0 <memset>
  if(uartHandle->Instance==USART2)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a23      	ldr	r2, [pc, #140]	; (80011b0 <HAL_UART_MspInit+0xb8>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d13e      	bne.n	80011a6 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001128:	2302      	movs	r3, #2
 800112a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800112c:	2300      	movs	r3, #0
 800112e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001130:	f107 0310 	add.w	r3, r7, #16
 8001134:	4618      	mov	r0, r3
 8001136:	f001 fa29 	bl	800258c <HAL_RCCEx_PeriphCLKConfig>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001140:	f7ff fcba 	bl	8000ab8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001144:	4b1b      	ldr	r3, [pc, #108]	; (80011b4 <HAL_UART_MspInit+0xbc>)
 8001146:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001148:	4a1a      	ldr	r2, [pc, #104]	; (80011b4 <HAL_UART_MspInit+0xbc>)
 800114a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800114e:	6593      	str	r3, [r2, #88]	; 0x58
 8001150:	4b18      	ldr	r3, [pc, #96]	; (80011b4 <HAL_UART_MspInit+0xbc>)
 8001152:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001154:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001158:	60fb      	str	r3, [r7, #12]
 800115a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115c:	4b15      	ldr	r3, [pc, #84]	; (80011b4 <HAL_UART_MspInit+0xbc>)
 800115e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001160:	4a14      	ldr	r2, [pc, #80]	; (80011b4 <HAL_UART_MspInit+0xbc>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001168:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <HAL_UART_MspInit+0xbc>)
 800116a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001174:	230c      	movs	r3, #12
 8001176:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001178:	2302      	movs	r3, #2
 800117a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001180:	2300      	movs	r3, #0
 8001182:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001184:	2307      	movs	r3, #7
 8001186:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001188:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800118c:	4619      	mov	r1, r3
 800118e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001192:	f000 fa33 	bl	80015fc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	2100      	movs	r1, #0
 800119a:	2026      	movs	r0, #38	; 0x26
 800119c:	f000 f946 	bl	800142c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011a0:	2026      	movs	r0, #38	; 0x26
 80011a2:	f000 f95d 	bl	8001460 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80011a6:	bf00      	nop
 80011a8:	3778      	adds	r7, #120	; 0x78
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40004400 	.word	0x40004400
 80011b4:	40021000 	.word	0x40021000

080011b8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80011b8:	480d      	ldr	r0, [pc, #52]	; (80011f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80011ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011bc:	480d      	ldr	r0, [pc, #52]	; (80011f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80011be:	490e      	ldr	r1, [pc, #56]	; (80011f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80011c0:	4a0e      	ldr	r2, [pc, #56]	; (80011fc <LoopForever+0xe>)
  movs r3, #0
 80011c2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80011c4:	e002      	b.n	80011cc <LoopCopyDataInit>

080011c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ca:	3304      	adds	r3, #4

080011cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d0:	d3f9      	bcc.n	80011c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d2:	4a0b      	ldr	r2, [pc, #44]	; (8001200 <LoopForever+0x12>)
  ldr r4, =_ebss
 80011d4:	4c0b      	ldr	r4, [pc, #44]	; (8001204 <LoopForever+0x16>)
  movs r3, #0
 80011d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011d8:	e001      	b.n	80011de <LoopFillZerobss>

080011da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011dc:	3204      	adds	r2, #4

080011de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e0:	d3fb      	bcc.n	80011da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80011e2:	f7ff fe13 	bl	8000e0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011e6:	f005 f9bf 	bl	8006568 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011ea:	f7ff fa71 	bl	80006d0 <main>

080011ee <LoopForever>:

LoopForever:
    b LoopForever
 80011ee:	e7fe      	b.n	80011ee <LoopForever>
  ldr   r0, =_estack
 80011f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80011fc:	08008044 	.word	0x08008044
  ldr r2, =_sbss
 8001200:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001204:	20000214 	.word	0x20000214

08001208 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001208:	e7fe      	b.n	8001208 <ADC1_2_IRQHandler>

0800120a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b082      	sub	sp, #8
 800120e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001210:	2300      	movs	r3, #0
 8001212:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001214:	2003      	movs	r0, #3
 8001216:	f000 f8fe 	bl	8001416 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800121a:	200f      	movs	r0, #15
 800121c:	f7ff fc76 	bl	8000b0c <HAL_InitTick>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d002      	beq.n	800122c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	71fb      	strb	r3, [r7, #7]
 800122a:	e001      	b.n	8001230 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800122c:	f7ff fc4a 	bl	8000ac4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001230:	79fb      	ldrb	r3, [r7, #7]

}
 8001232:	4618      	mov	r0, r3
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
	...

0800123c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001240:	4b05      	ldr	r3, [pc, #20]	; (8001258 <HAL_IncTick+0x1c>)
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b05      	ldr	r3, [pc, #20]	; (800125c <HAL_IncTick+0x20>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4413      	add	r3, r2
 800124a:	4a03      	ldr	r2, [pc, #12]	; (8001258 <HAL_IncTick+0x1c>)
 800124c:	6013      	str	r3, [r2, #0]
}
 800124e:	bf00      	nop
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	20000200 	.word	0x20000200
 800125c:	20000008 	.word	0x20000008

08001260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return uwTick;
 8001264:	4b03      	ldr	r3, [pc, #12]	; (8001274 <HAL_GetTick+0x14>)
 8001266:	681b      	ldr	r3, [r3, #0]
}
 8001268:	4618      	mov	r0, r3
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	20000200 	.word	0x20000200

08001278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001280:	f7ff ffee 	bl	8001260 <HAL_GetTick>
 8001284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001290:	d004      	beq.n	800129c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <HAL_Delay+0x40>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	4413      	add	r3, r2
 800129a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800129c:	bf00      	nop
 800129e:	f7ff ffdf 	bl	8001260 <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	68fa      	ldr	r2, [r7, #12]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	d8f7      	bhi.n	800129e <HAL_Delay+0x26>
  {
  }
}
 80012ae:	bf00      	nop
 80012b0:	bf00      	nop
 80012b2:	3710      	adds	r7, #16
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000008 	.word	0x20000008

080012bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012bc:	b480      	push	{r7}
 80012be:	b085      	sub	sp, #20
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f003 0307 	and.w	r3, r3, #7
 80012ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <__NVIC_SetPriorityGrouping+0x44>)
 80012ce:	68db      	ldr	r3, [r3, #12]
 80012d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012d2:	68ba      	ldr	r2, [r7, #8]
 80012d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80012d8:	4013      	ands	r3, r2
 80012da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012e0:	68bb      	ldr	r3, [r7, #8]
 80012e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80012e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ee:	4a04      	ldr	r2, [pc, #16]	; (8001300 <__NVIC_SetPriorityGrouping+0x44>)
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	60d3      	str	r3, [r2, #12]
}
 80012f4:	bf00      	nop
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fe:	4770      	bx	lr
 8001300:	e000ed00 	.word	0xe000ed00

08001304 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001308:	4b04      	ldr	r3, [pc, #16]	; (800131c <__NVIC_GetPriorityGrouping+0x18>)
 800130a:	68db      	ldr	r3, [r3, #12]
 800130c:	0a1b      	lsrs	r3, r3, #8
 800130e:	f003 0307 	and.w	r3, r3, #7
}
 8001312:	4618      	mov	r0, r3
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	e000ed00 	.word	0xe000ed00

08001320 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800132a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132e:	2b00      	cmp	r3, #0
 8001330:	db0b      	blt.n	800134a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001332:	79fb      	ldrb	r3, [r7, #7]
 8001334:	f003 021f 	and.w	r2, r3, #31
 8001338:	4907      	ldr	r1, [pc, #28]	; (8001358 <__NVIC_EnableIRQ+0x38>)
 800133a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133e:	095b      	lsrs	r3, r3, #5
 8001340:	2001      	movs	r0, #1
 8001342:	fa00 f202 	lsl.w	r2, r0, r2
 8001346:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	e000e100 	.word	0xe000e100

0800135c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	6039      	str	r1, [r7, #0]
 8001366:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	2b00      	cmp	r3, #0
 800136e:	db0a      	blt.n	8001386 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	b2da      	uxtb	r2, r3
 8001374:	490c      	ldr	r1, [pc, #48]	; (80013a8 <__NVIC_SetPriority+0x4c>)
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	0112      	lsls	r2, r2, #4
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	440b      	add	r3, r1
 8001380:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001384:	e00a      	b.n	800139c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	b2da      	uxtb	r2, r3
 800138a:	4908      	ldr	r1, [pc, #32]	; (80013ac <__NVIC_SetPriority+0x50>)
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	f003 030f 	and.w	r3, r3, #15
 8001392:	3b04      	subs	r3, #4
 8001394:	0112      	lsls	r2, r2, #4
 8001396:	b2d2      	uxtb	r2, r2
 8001398:	440b      	add	r3, r1
 800139a:	761a      	strb	r2, [r3, #24]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000e100 	.word	0xe000e100
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b089      	sub	sp, #36	; 0x24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	f1c3 0307 	rsb	r3, r3, #7
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	bf28      	it	cs
 80013ce:	2304      	movcs	r3, #4
 80013d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3304      	adds	r3, #4
 80013d6:	2b06      	cmp	r3, #6
 80013d8:	d902      	bls.n	80013e0 <NVIC_EncodePriority+0x30>
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3b03      	subs	r3, #3
 80013de:	e000      	b.n	80013e2 <NVIC_EncodePriority+0x32>
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013e4:	f04f 32ff 	mov.w	r2, #4294967295
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	43da      	mvns	r2, r3
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	401a      	ands	r2, r3
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f8:	f04f 31ff 	mov.w	r1, #4294967295
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001402:	43d9      	mvns	r1, r3
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001408:	4313      	orrs	r3, r2
         );
}
 800140a:	4618      	mov	r0, r3
 800140c:	3724      	adds	r7, #36	; 0x24
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b082      	sub	sp, #8
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ff4c 	bl	80012bc <__NVIC_SetPriorityGrouping>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
 8001438:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800143a:	f7ff ff63 	bl	8001304 <__NVIC_GetPriorityGrouping>
 800143e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	68b9      	ldr	r1, [r7, #8]
 8001444:	6978      	ldr	r0, [r7, #20]
 8001446:	f7ff ffb3 	bl	80013b0 <NVIC_EncodePriority>
 800144a:	4602      	mov	r2, r0
 800144c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001450:	4611      	mov	r1, r2
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ff82 	bl	800135c <__NVIC_SetPriority>
}
 8001458:	bf00      	nop
 800145a:	3718      	adds	r7, #24
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}

08001460 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800146a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff56 	bl	8001320 <__NVIC_EnableIRQ>
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001484:	2300      	movs	r3, #0
 8001486:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800148e:	b2db      	uxtb	r3, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d005      	beq.n	80014a0 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2204      	movs	r2, #4
 8001498:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	73fb      	strb	r3, [r7, #15]
 800149e:	e037      	b.n	8001510 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f022 020e 	bic.w	r2, r2, #14
 80014ae:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014be:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f022 0201 	bic.w	r2, r2, #1
 80014ce:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d4:	f003 021f 	and.w	r2, r3, #31
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014dc:	2101      	movs	r1, #1
 80014de:	fa01 f202 	lsl.w	r2, r1, r2
 80014e2:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80014ec:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d00c      	beq.n	8001510 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001500:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001504:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800150e:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2201      	movs	r2, #1
 8001514:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8001520:	7bfb      	ldrb	r3, [r7, #15]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr

0800152e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b084      	sub	sp, #16
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001536:	2300      	movs	r3, #0
 8001538:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001540:	b2db      	uxtb	r3, r3
 8001542:	2b02      	cmp	r3, #2
 8001544:	d00d      	beq.n	8001562 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2204      	movs	r2, #4
 800154a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	73fb      	strb	r3, [r7, #15]
 8001560:	e047      	b.n	80015f2 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f022 020e 	bic.w	r2, r2, #14
 8001570:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f022 0201 	bic.w	r2, r2, #1
 8001580:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800158c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001590:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001596:	f003 021f 	and.w	r2, r3, #31
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159e:	2101      	movs	r1, #1
 80015a0:	fa01 f202 	lsl.w	r2, r1, r2
 80015a4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80015ae:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d00c      	beq.n	80015d2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015c6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80015d0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2201      	movs	r2, #1
 80015d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	4798      	blx	r3
    }
  }
  return status;
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b087      	sub	sp, #28
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001606:	2300      	movs	r3, #0
 8001608:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800160a:	e15a      	b.n	80018c2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	2101      	movs	r1, #1
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	fa01 f303 	lsl.w	r3, r1, r3
 8001618:	4013      	ands	r3, r2
 800161a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b00      	cmp	r3, #0
 8001620:	f000 814c 	beq.w	80018bc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	2b01      	cmp	r3, #1
 800162e:	d005      	beq.n	800163c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001638:	2b02      	cmp	r3, #2
 800163a:	d130      	bne.n	800169e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	2203      	movs	r2, #3
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	4013      	ands	r3, r2
 8001652:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	68da      	ldr	r2, [r3, #12]
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	693a      	ldr	r2, [r7, #16]
 8001662:	4313      	orrs	r3, r2
 8001664:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001672:	2201      	movs	r2, #1
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	693a      	ldr	r2, [r7, #16]
 800167e:	4013      	ands	r3, r2
 8001680:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	091b      	lsrs	r3, r3, #4
 8001688:	f003 0201 	and.w	r2, r3, #1
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	693a      	ldr	r2, [r7, #16]
 8001694:	4313      	orrs	r3, r2
 8001696:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f003 0303 	and.w	r3, r3, #3
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	d017      	beq.n	80016da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	2203      	movs	r2, #3
 80016b6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ba:	43db      	mvns	r3, r3
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	4013      	ands	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	689a      	ldr	r2, [r3, #8]
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f003 0303 	and.w	r3, r3, #3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d123      	bne.n	800172e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	08da      	lsrs	r2, r3, #3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	3208      	adds	r2, #8
 80016ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	220f      	movs	r2, #15
 80016fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001702:	43db      	mvns	r3, r3
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	4013      	ands	r3, r2
 8001708:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	691a      	ldr	r2, [r3, #16]
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	4313      	orrs	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	08da      	lsrs	r2, r3, #3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3208      	adds	r2, #8
 8001728:	6939      	ldr	r1, [r7, #16]
 800172a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	2203      	movs	r2, #3
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	43db      	mvns	r3, r3
 8001740:	693a      	ldr	r2, [r7, #16]
 8001742:	4013      	ands	r3, r2
 8001744:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f003 0203 	and.w	r2, r3, #3
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	fa02 f303 	lsl.w	r3, r2, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4313      	orrs	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 80a6 	beq.w	80018bc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001770:	4b5b      	ldr	r3, [pc, #364]	; (80018e0 <HAL_GPIO_Init+0x2e4>)
 8001772:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001774:	4a5a      	ldr	r2, [pc, #360]	; (80018e0 <HAL_GPIO_Init+0x2e4>)
 8001776:	f043 0301 	orr.w	r3, r3, #1
 800177a:	6613      	str	r3, [r2, #96]	; 0x60
 800177c:	4b58      	ldr	r3, [pc, #352]	; (80018e0 <HAL_GPIO_Init+0x2e4>)
 800177e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	60bb      	str	r3, [r7, #8]
 8001786:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001788:	4a56      	ldr	r2, [pc, #344]	; (80018e4 <HAL_GPIO_Init+0x2e8>)
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	089b      	lsrs	r3, r3, #2
 800178e:	3302      	adds	r3, #2
 8001790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001794:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001796:	697b      	ldr	r3, [r7, #20]
 8001798:	f003 0303 	and.w	r3, r3, #3
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	220f      	movs	r2, #15
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	43db      	mvns	r3, r3
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4013      	ands	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017b2:	d01f      	beq.n	80017f4 <HAL_GPIO_Init+0x1f8>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a4c      	ldr	r2, [pc, #304]	; (80018e8 <HAL_GPIO_Init+0x2ec>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d019      	beq.n	80017f0 <HAL_GPIO_Init+0x1f4>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a4b      	ldr	r2, [pc, #300]	; (80018ec <HAL_GPIO_Init+0x2f0>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d013      	beq.n	80017ec <HAL_GPIO_Init+0x1f0>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a4a      	ldr	r2, [pc, #296]	; (80018f0 <HAL_GPIO_Init+0x2f4>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d00d      	beq.n	80017e8 <HAL_GPIO_Init+0x1ec>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a49      	ldr	r2, [pc, #292]	; (80018f4 <HAL_GPIO_Init+0x2f8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d007      	beq.n	80017e4 <HAL_GPIO_Init+0x1e8>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a48      	ldr	r2, [pc, #288]	; (80018f8 <HAL_GPIO_Init+0x2fc>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d101      	bne.n	80017e0 <HAL_GPIO_Init+0x1e4>
 80017dc:	2305      	movs	r3, #5
 80017de:	e00a      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017e0:	2306      	movs	r3, #6
 80017e2:	e008      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017e4:	2304      	movs	r3, #4
 80017e6:	e006      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017e8:	2303      	movs	r3, #3
 80017ea:	e004      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017ec:	2302      	movs	r3, #2
 80017ee:	e002      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017f0:	2301      	movs	r3, #1
 80017f2:	e000      	b.n	80017f6 <HAL_GPIO_Init+0x1fa>
 80017f4:	2300      	movs	r3, #0
 80017f6:	697a      	ldr	r2, [r7, #20]
 80017f8:	f002 0203 	and.w	r2, r2, #3
 80017fc:	0092      	lsls	r2, r2, #2
 80017fe:	4093      	lsls	r3, r2
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4313      	orrs	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001806:	4937      	ldr	r1, [pc, #220]	; (80018e4 <HAL_GPIO_Init+0x2e8>)
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	089b      	lsrs	r3, r3, #2
 800180c:	3302      	adds	r3, #2
 800180e:	693a      	ldr	r2, [r7, #16]
 8001810:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001814:	4b39      	ldr	r3, [pc, #228]	; (80018fc <HAL_GPIO_Init+0x300>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	43db      	mvns	r3, r3
 800181e:	693a      	ldr	r2, [r7, #16]
 8001820:	4013      	ands	r3, r2
 8001822:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d003      	beq.n	8001838 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001830:	693a      	ldr	r2, [r7, #16]
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	4313      	orrs	r3, r2
 8001836:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001838:	4a30      	ldr	r2, [pc, #192]	; (80018fc <HAL_GPIO_Init+0x300>)
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800183e:	4b2f      	ldr	r3, [pc, #188]	; (80018fc <HAL_GPIO_Init+0x300>)
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	43db      	mvns	r3, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	4313      	orrs	r3, r2
 8001860:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001862:	4a26      	ldr	r2, [pc, #152]	; (80018fc <HAL_GPIO_Init+0x300>)
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001868:	4b24      	ldr	r3, [pc, #144]	; (80018fc <HAL_GPIO_Init+0x300>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	43db      	mvns	r3, r3
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4013      	ands	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001884:	693a      	ldr	r2, [r7, #16]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	4313      	orrs	r3, r2
 800188a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800188c:	4a1b      	ldr	r2, [pc, #108]	; (80018fc <HAL_GPIO_Init+0x300>)
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001892:	4b1a      	ldr	r3, [pc, #104]	; (80018fc <HAL_GPIO_Init+0x300>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	43db      	mvns	r3, r3
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	4013      	ands	r3, r2
 80018a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018b6:	4a11      	ldr	r2, [pc, #68]	; (80018fc <HAL_GPIO_Init+0x300>)
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	3301      	adds	r3, #1
 80018c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	fa22 f303 	lsr.w	r3, r2, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	f47f ae9d 	bne.w	800160c <HAL_GPIO_Init+0x10>
  }
}
 80018d2:	bf00      	nop
 80018d4:	bf00      	nop
 80018d6:	371c      	adds	r7, #28
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr
 80018e0:	40021000 	.word	0x40021000
 80018e4:	40010000 	.word	0x40010000
 80018e8:	48000400 	.word	0x48000400
 80018ec:	48000800 	.word	0x48000800
 80018f0:	48000c00 	.word	0x48000c00
 80018f4:	48001000 	.word	0x48001000
 80018f8:	48001400 	.word	0x48001400
 80018fc:	40010400 	.word	0x40010400

08001900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	807b      	strh	r3, [r7, #2]
 800190c:	4613      	mov	r3, r2
 800190e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001910:	787b      	ldrb	r3, [r7, #1]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001916:	887a      	ldrh	r2, [r7, #2]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800191c:	e002      	b.n	8001924 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800191e:	887a      	ldrh	r2, [r7, #2]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001924:	bf00      	nop
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800193a:	4b08      	ldr	r3, [pc, #32]	; (800195c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800193c:	695a      	ldr	r2, [r3, #20]
 800193e:	88fb      	ldrh	r3, [r7, #6]
 8001940:	4013      	ands	r3, r2
 8001942:	2b00      	cmp	r3, #0
 8001944:	d006      	beq.n	8001954 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001946:	4a05      	ldr	r2, [pc, #20]	; (800195c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	4618      	mov	r0, r3
 8001950:	f000 f806 	bl	8001960 <HAL_GPIO_EXTI_Callback>
  }
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40010400 	.word	0x40010400

08001960 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
	...

08001978 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001978:	b480      	push	{r7}
 800197a:	b085      	sub	sp, #20
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d141      	bne.n	8001a0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001986:	4b4b      	ldr	r3, [pc, #300]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800198e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001992:	d131      	bne.n	80019f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001994:	4b47      	ldr	r3, [pc, #284]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001996:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800199a:	4a46      	ldr	r2, [pc, #280]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800199c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019a4:	4b43      	ldr	r3, [pc, #268]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019ac:	4a41      	ldr	r2, [pc, #260]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019b4:	4b40      	ldr	r3, [pc, #256]	; (8001ab8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2232      	movs	r2, #50	; 0x32
 80019ba:	fb02 f303 	mul.w	r3, r2, r3
 80019be:	4a3f      	ldr	r2, [pc, #252]	; (8001abc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80019c0:	fba2 2303 	umull	r2, r3, r2, r3
 80019c4:	0c9b      	lsrs	r3, r3, #18
 80019c6:	3301      	adds	r3, #1
 80019c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019ca:	e002      	b.n	80019d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019d2:	4b38      	ldr	r3, [pc, #224]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019de:	d102      	bne.n	80019e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1f2      	bne.n	80019cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80019e6:	4b33      	ldr	r3, [pc, #204]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019f2:	d158      	bne.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e057      	b.n	8001aa8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80019f8:	4b2e      	ldr	r3, [pc, #184]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019fe:	4a2d      	ldr	r2, [pc, #180]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001a08:	e04d      	b.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a10:	d141      	bne.n	8001a96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a12:	4b28      	ldr	r3, [pc, #160]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a1e:	d131      	bne.n	8001a84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a20:	4b24      	ldr	r3, [pc, #144]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a26:	4a23      	ldr	r2, [pc, #140]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a30:	4b20      	ldr	r3, [pc, #128]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a38:	4a1e      	ldr	r2, [pc, #120]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001a40:	4b1d      	ldr	r3, [pc, #116]	; (8001ab8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2232      	movs	r2, #50	; 0x32
 8001a46:	fb02 f303 	mul.w	r3, r2, r3
 8001a4a:	4a1c      	ldr	r2, [pc, #112]	; (8001abc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a50:	0c9b      	lsrs	r3, r3, #18
 8001a52:	3301      	adds	r3, #1
 8001a54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a56:	e002      	b.n	8001a5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a5e:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a6a:	d102      	bne.n	8001a72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f2      	bne.n	8001a58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a72:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a74:	695b      	ldr	r3, [r3, #20]
 8001a76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a7e:	d112      	bne.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e011      	b.n	8001aa8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a8a:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a90:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001a94:	e007      	b.n	8001aa6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a96:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a9e:	4a05      	ldr	r2, [pc, #20]	; (8001ab4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001aa0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001aa4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	40007000 	.word	0x40007000
 8001ab8:	20000000 	.word	0x20000000
 8001abc:	431bde83 	.word	0x431bde83

08001ac0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e306      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d075      	beq.n	8001bca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ade:	4b97      	ldr	r3, [pc, #604]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 030c 	and.w	r3, r3, #12
 8001ae6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ae8:	4b94      	ldr	r3, [pc, #592]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	f003 0303 	and.w	r3, r3, #3
 8001af0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	2b0c      	cmp	r3, #12
 8001af6:	d102      	bne.n	8001afe <HAL_RCC_OscConfig+0x3e>
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	2b03      	cmp	r3, #3
 8001afc:	d002      	beq.n	8001b04 <HAL_RCC_OscConfig+0x44>
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d10b      	bne.n	8001b1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b04:	4b8d      	ldr	r3, [pc, #564]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d05b      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x108>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d157      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e2e1      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b24:	d106      	bne.n	8001b34 <HAL_RCC_OscConfig+0x74>
 8001b26:	4b85      	ldr	r3, [pc, #532]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a84      	ldr	r2, [pc, #528]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	e01d      	b.n	8001b70 <HAL_RCC_OscConfig+0xb0>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b3c:	d10c      	bne.n	8001b58 <HAL_RCC_OscConfig+0x98>
 8001b3e:	4b7f      	ldr	r3, [pc, #508]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a7e      	ldr	r2, [pc, #504]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b48:	6013      	str	r3, [r2, #0]
 8001b4a:	4b7c      	ldr	r3, [pc, #496]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a7b      	ldr	r2, [pc, #492]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b54:	6013      	str	r3, [r2, #0]
 8001b56:	e00b      	b.n	8001b70 <HAL_RCC_OscConfig+0xb0>
 8001b58:	4b78      	ldr	r3, [pc, #480]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a77      	ldr	r2, [pc, #476]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b62:	6013      	str	r3, [r2, #0]
 8001b64:	4b75      	ldr	r3, [pc, #468]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a74      	ldr	r2, [pc, #464]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d013      	beq.n	8001ba0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b78:	f7ff fb72 	bl	8001260 <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b80:	f7ff fb6e 	bl	8001260 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b64      	cmp	r3, #100	; 0x64
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e2a6      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b92:	4b6a      	ldr	r3, [pc, #424]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0xc0>
 8001b9e:	e014      	b.n	8001bca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba0:	f7ff fb5e 	bl	8001260 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ba8:	f7ff fb5a 	bl	8001260 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b64      	cmp	r3, #100	; 0x64
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e292      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bba:	4b60      	ldr	r3, [pc, #384]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0xe8>
 8001bc6:	e000      	b.n	8001bca <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d075      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd6:	4b59      	ldr	r3, [pc, #356]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f003 030c 	and.w	r3, r3, #12
 8001bde:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001be0:	4b56      	ldr	r3, [pc, #344]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	f003 0303 	and.w	r3, r3, #3
 8001be8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	2b0c      	cmp	r3, #12
 8001bee:	d102      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x136>
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d002      	beq.n	8001bfc <HAL_RCC_OscConfig+0x13c>
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	2b04      	cmp	r3, #4
 8001bfa:	d11f      	bne.n	8001c3c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bfc:	4b4f      	ldr	r3, [pc, #316]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d005      	beq.n	8001c14 <HAL_RCC_OscConfig+0x154>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d101      	bne.n	8001c14 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e265      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c14:	4b49      	ldr	r3, [pc, #292]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	691b      	ldr	r3, [r3, #16]
 8001c20:	061b      	lsls	r3, r3, #24
 8001c22:	4946      	ldr	r1, [pc, #280]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c28:	4b45      	ldr	r3, [pc, #276]	; (8001d40 <HAL_RCC_OscConfig+0x280>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7fe ff6d 	bl	8000b0c <HAL_InitTick>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d043      	beq.n	8001cc0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e251      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d023      	beq.n	8001c8c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c44:	4b3d      	ldr	r3, [pc, #244]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a3c      	ldr	r2, [pc, #240]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c50:	f7ff fb06 	bl	8001260 <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c58:	f7ff fb02 	bl	8001260 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e23a      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c6a:	4b34      	ldr	r3, [pc, #208]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d0f0      	beq.n	8001c58 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c76:	4b31      	ldr	r3, [pc, #196]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	061b      	lsls	r3, r3, #24
 8001c84:	492d      	ldr	r1, [pc, #180]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	604b      	str	r3, [r1, #4]
 8001c8a:	e01a      	b.n	8001cc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a2a      	ldr	r2, [pc, #168]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001c92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c98:	f7ff fae2 	bl	8001260 <HAL_GetTick>
 8001c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c9e:	e008      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ca0:	f7ff fade 	bl	8001260 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e216      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cb2:	4b22      	ldr	r3, [pc, #136]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d1f0      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x1e0>
 8001cbe:	e000      	b.n	8001cc2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cc0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d041      	beq.n	8001d52 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d01c      	beq.n	8001d10 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cd6:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001cd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cdc:	4a17      	ldr	r2, [pc, #92]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce6:	f7ff fabb 	bl	8001260 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cee:	f7ff fab7 	bl	8001260 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e1ef      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d00:	4b0e      	ldr	r3, [pc, #56]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d0ef      	beq.n	8001cee <HAL_RCC_OscConfig+0x22e>
 8001d0e:	e020      	b.n	8001d52 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d10:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d16:	4a09      	ldr	r2, [pc, #36]	; (8001d3c <HAL_RCC_OscConfig+0x27c>)
 8001d18:	f023 0301 	bic.w	r3, r3, #1
 8001d1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d20:	f7ff fa9e 	bl	8001260 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d26:	e00d      	b.n	8001d44 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d28:	f7ff fa9a 	bl	8001260 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d906      	bls.n	8001d44 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e1d2      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d44:	4b8c      	ldr	r3, [pc, #560]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1ea      	bne.n	8001d28 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0304 	and.w	r3, r3, #4
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f000 80a6 	beq.w	8001eac <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d60:	2300      	movs	r3, #0
 8001d62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d64:	4b84      	ldr	r3, [pc, #528]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d101      	bne.n	8001d74 <HAL_RCC_OscConfig+0x2b4>
 8001d70:	2301      	movs	r3, #1
 8001d72:	e000      	b.n	8001d76 <HAL_RCC_OscConfig+0x2b6>
 8001d74:	2300      	movs	r3, #0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00d      	beq.n	8001d96 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d7a:	4b7f      	ldr	r3, [pc, #508]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001d7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d7e:	4a7e      	ldr	r2, [pc, #504]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d84:	6593      	str	r3, [r2, #88]	; 0x58
 8001d86:	4b7c      	ldr	r3, [pc, #496]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d92:	2301      	movs	r3, #1
 8001d94:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d96:	4b79      	ldr	r3, [pc, #484]	; (8001f7c <HAL_RCC_OscConfig+0x4bc>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d118      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001da2:	4b76      	ldr	r3, [pc, #472]	; (8001f7c <HAL_RCC_OscConfig+0x4bc>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a75      	ldr	r2, [pc, #468]	; (8001f7c <HAL_RCC_OscConfig+0x4bc>)
 8001da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dae:	f7ff fa57 	bl	8001260 <HAL_GetTick>
 8001db2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001db4:	e008      	b.n	8001dc8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001db6:	f7ff fa53 	bl	8001260 <HAL_GetTick>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e18b      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dc8:	4b6c      	ldr	r3, [pc, #432]	; (8001f7c <HAL_RCC_OscConfig+0x4bc>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d0f0      	beq.n	8001db6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	2b01      	cmp	r3, #1
 8001dda:	d108      	bne.n	8001dee <HAL_RCC_OscConfig+0x32e>
 8001ddc:	4b66      	ldr	r3, [pc, #408]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001de2:	4a65      	ldr	r2, [pc, #404]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dec:	e024      	b.n	8001e38 <HAL_RCC_OscConfig+0x378>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	2b05      	cmp	r3, #5
 8001df4:	d110      	bne.n	8001e18 <HAL_RCC_OscConfig+0x358>
 8001df6:	4b60      	ldr	r3, [pc, #384]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dfc:	4a5e      	ldr	r2, [pc, #376]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001dfe:	f043 0304 	orr.w	r3, r3, #4
 8001e02:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e06:	4b5c      	ldr	r3, [pc, #368]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e0c:	4a5a      	ldr	r2, [pc, #360]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001e0e:	f043 0301 	orr.w	r3, r3, #1
 8001e12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e16:	e00f      	b.n	8001e38 <HAL_RCC_OscConfig+0x378>
 8001e18:	4b57      	ldr	r3, [pc, #348]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e1e:	4a56      	ldr	r2, [pc, #344]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001e20:	f023 0301 	bic.w	r3, r3, #1
 8001e24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001e28:	4b53      	ldr	r3, [pc, #332]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e2e:	4a52      	ldr	r2, [pc, #328]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001e30:	f023 0304 	bic.w	r3, r3, #4
 8001e34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d016      	beq.n	8001e6e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e40:	f7ff fa0e 	bl	8001260 <HAL_GetTick>
 8001e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e46:	e00a      	b.n	8001e5e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e48:	f7ff fa0a 	bl	8001260 <HAL_GetTick>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	1ad3      	subs	r3, r2, r3
 8001e52:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d901      	bls.n	8001e5e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e140      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e5e:	4b46      	ldr	r3, [pc, #280]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d0ed      	beq.n	8001e48 <HAL_RCC_OscConfig+0x388>
 8001e6c:	e015      	b.n	8001e9a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e6e:	f7ff f9f7 	bl	8001260 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e74:	e00a      	b.n	8001e8c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e76:	f7ff f9f3 	bl	8001260 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e129      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e8c:	4b3a      	ldr	r3, [pc, #232]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1ed      	bne.n	8001e76 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e9a:	7ffb      	ldrb	r3, [r7, #31]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d105      	bne.n	8001eac <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ea0:	4b35      	ldr	r3, [pc, #212]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea4:	4a34      	ldr	r2, [pc, #208]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001ea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eaa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0320 	and.w	r3, r3, #32
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d03c      	beq.n	8001f32 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	699b      	ldr	r3, [r3, #24]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d01c      	beq.n	8001efa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ec0:	4b2d      	ldr	r3, [pc, #180]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001ec2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ec6:	4a2c      	ldr	r2, [pc, #176]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ed0:	f7ff f9c6 	bl	8001260 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ed8:	f7ff f9c2 	bl	8001260 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e0fa      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001eea:	4b23      	ldr	r3, [pc, #140]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001eec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d0ef      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x418>
 8001ef8:	e01b      	b.n	8001f32 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001efa:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001efc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001f00:	4a1d      	ldr	r2, [pc, #116]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001f02:	f023 0301 	bic.w	r3, r3, #1
 8001f06:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f0a:	f7ff f9a9 	bl	8001260 <HAL_GetTick>
 8001f0e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f10:	e008      	b.n	8001f24 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f12:	f7ff f9a5 	bl	8001260 <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d901      	bls.n	8001f24 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001f20:	2303      	movs	r3, #3
 8001f22:	e0dd      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001f24:	4b14      	ldr	r3, [pc, #80]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001f26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1ef      	bne.n	8001f12 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	f000 80d1 	beq.w	80020de <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f3c:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f003 030c 	and.w	r3, r3, #12
 8001f44:	2b0c      	cmp	r3, #12
 8001f46:	f000 808b 	beq.w	8002060 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d15e      	bne.n	8002010 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f52:	4b09      	ldr	r3, [pc, #36]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a08      	ldr	r2, [pc, #32]	; (8001f78 <HAL_RCC_OscConfig+0x4b8>)
 8001f58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f5e:	f7ff f97f 	bl	8001260 <HAL_GetTick>
 8001f62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f64:	e00c      	b.n	8001f80 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f66:	f7ff f97b 	bl	8001260 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d905      	bls.n	8001f80 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e0b3      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f80:	4b59      	ldr	r3, [pc, #356]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1ec      	bne.n	8001f66 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f8c:	4b56      	ldr	r3, [pc, #344]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	4b56      	ldr	r3, [pc, #344]	; (80020ec <HAL_RCC_OscConfig+0x62c>)
 8001f92:	4013      	ands	r3, r2
 8001f94:	687a      	ldr	r2, [r7, #4]
 8001f96:	6a11      	ldr	r1, [r2, #32]
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f9c:	3a01      	subs	r2, #1
 8001f9e:	0112      	lsls	r2, r2, #4
 8001fa0:	4311      	orrs	r1, r2
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001fa6:	0212      	lsls	r2, r2, #8
 8001fa8:	4311      	orrs	r1, r2
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fae:	0852      	lsrs	r2, r2, #1
 8001fb0:	3a01      	subs	r2, #1
 8001fb2:	0552      	lsls	r2, r2, #21
 8001fb4:	4311      	orrs	r1, r2
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001fba:	0852      	lsrs	r2, r2, #1
 8001fbc:	3a01      	subs	r2, #1
 8001fbe:	0652      	lsls	r2, r2, #25
 8001fc0:	4311      	orrs	r1, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001fc6:	06d2      	lsls	r2, r2, #27
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	4947      	ldr	r1, [pc, #284]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fd0:	4b45      	ldr	r3, [pc, #276]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a44      	ldr	r2, [pc, #272]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8001fd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fda:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fdc:	4b42      	ldr	r3, [pc, #264]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	4a41      	ldr	r2, [pc, #260]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8001fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fe6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fe8:	f7ff f93a 	bl	8001260 <HAL_GetTick>
 8001fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fee:	e008      	b.n	8002002 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff0:	f7ff f936 	bl	8001260 <HAL_GetTick>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	2b02      	cmp	r3, #2
 8001ffc:	d901      	bls.n	8002002 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e06e      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002002:	4b39      	ldr	r3, [pc, #228]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d0f0      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x530>
 800200e:	e066      	b.n	80020de <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002010:	4b35      	ldr	r3, [pc, #212]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a34      	ldr	r2, [pc, #208]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8002016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800201a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800201c:	4b32      	ldr	r3, [pc, #200]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	4a31      	ldr	r2, [pc, #196]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8002022:	f023 0303 	bic.w	r3, r3, #3
 8002026:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002028:	4b2f      	ldr	r3, [pc, #188]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	4a2e      	ldr	r2, [pc, #184]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 800202e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002036:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002038:	f7ff f912 	bl	8001260 <HAL_GetTick>
 800203c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800203e:	e008      	b.n	8002052 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002040:	f7ff f90e 	bl	8001260 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d901      	bls.n	8002052 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e046      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002052:	4b25      	ldr	r3, [pc, #148]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1f0      	bne.n	8002040 <HAL_RCC_OscConfig+0x580>
 800205e:	e03e      	b.n	80020de <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	69db      	ldr	r3, [r3, #28]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d101      	bne.n	800206c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e039      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800206c:	4b1e      	ldr	r3, [pc, #120]	; (80020e8 <HAL_RCC_OscConfig+0x628>)
 800206e:	68db      	ldr	r3, [r3, #12]
 8002070:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	f003 0203 	and.w	r2, r3, #3
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	429a      	cmp	r2, r3
 800207e:	d12c      	bne.n	80020da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208a:	3b01      	subs	r3, #1
 800208c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800208e:	429a      	cmp	r2, r3
 8002090:	d123      	bne.n	80020da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800209c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800209e:	429a      	cmp	r2, r3
 80020a0:	d11b      	bne.n	80020da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d113      	bne.n	80020da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020bc:	085b      	lsrs	r3, r3, #1
 80020be:	3b01      	subs	r3, #1
 80020c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d109      	bne.n	80020da <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020d0:	085b      	lsrs	r3, r3, #1
 80020d2:	3b01      	subs	r3, #1
 80020d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d001      	beq.n	80020de <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e000      	b.n	80020e0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80020de:	2300      	movs	r3, #0
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3720      	adds	r7, #32
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40021000 	.word	0x40021000
 80020ec:	019f800c 	.word	0x019f800c

080020f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d101      	bne.n	8002108 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e11e      	b.n	8002346 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002108:	4b91      	ldr	r3, [pc, #580]	; (8002350 <HAL_RCC_ClockConfig+0x260>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f003 030f 	and.w	r3, r3, #15
 8002110:	683a      	ldr	r2, [r7, #0]
 8002112:	429a      	cmp	r2, r3
 8002114:	d910      	bls.n	8002138 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002116:	4b8e      	ldr	r3, [pc, #568]	; (8002350 <HAL_RCC_ClockConfig+0x260>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f023 020f 	bic.w	r2, r3, #15
 800211e:	498c      	ldr	r1, [pc, #560]	; (8002350 <HAL_RCC_ClockConfig+0x260>)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	4313      	orrs	r3, r2
 8002124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002126:	4b8a      	ldr	r3, [pc, #552]	; (8002350 <HAL_RCC_ClockConfig+0x260>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 030f 	and.w	r3, r3, #15
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	429a      	cmp	r2, r3
 8002132:	d001      	beq.n	8002138 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e106      	b.n	8002346 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0301 	and.w	r3, r3, #1
 8002140:	2b00      	cmp	r3, #0
 8002142:	d073      	beq.n	800222c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	2b03      	cmp	r3, #3
 800214a:	d129      	bne.n	80021a0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800214c:	4b81      	ldr	r3, [pc, #516]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d101      	bne.n	800215c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002158:	2301      	movs	r3, #1
 800215a:	e0f4      	b.n	8002346 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800215c:	f000 f9d0 	bl	8002500 <RCC_GetSysClockFreqFromPLLSource>
 8002160:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	4a7c      	ldr	r2, [pc, #496]	; (8002358 <HAL_RCC_ClockConfig+0x268>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d93f      	bls.n	80021ea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800216a:	4b7a      	ldr	r3, [pc, #488]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d009      	beq.n	800218a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800217e:	2b00      	cmp	r3, #0
 8002180:	d033      	beq.n	80021ea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002186:	2b00      	cmp	r3, #0
 8002188:	d12f      	bne.n	80021ea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800218a:	4b72      	ldr	r3, [pc, #456]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002192:	4a70      	ldr	r2, [pc, #448]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 8002194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002198:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	617b      	str	r3, [r7, #20]
 800219e:	e024      	b.n	80021ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d107      	bne.n	80021b8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80021a8:	4b6a      	ldr	r3, [pc, #424]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d109      	bne.n	80021c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e0c6      	b.n	8002346 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021b8:	4b66      	ldr	r3, [pc, #408]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e0be      	b.n	8002346 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80021c8:	f000 f8ce 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 80021cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	4a61      	ldr	r2, [pc, #388]	; (8002358 <HAL_RCC_ClockConfig+0x268>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d909      	bls.n	80021ea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80021d6:	4b5f      	ldr	r3, [pc, #380]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80021de:	4a5d      	ldr	r2, [pc, #372]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 80021e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80021e6:	2380      	movs	r3, #128	; 0x80
 80021e8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021ea:	4b5a      	ldr	r3, [pc, #360]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f023 0203 	bic.w	r2, r3, #3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	4957      	ldr	r1, [pc, #348]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80021fc:	f7ff f830 	bl	8001260 <HAL_GetTick>
 8002200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002202:	e00a      	b.n	800221a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002204:	f7ff f82c 	bl	8001260 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002212:	4293      	cmp	r3, r2
 8002214:	d901      	bls.n	800221a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e095      	b.n	8002346 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800221a:	4b4e      	ldr	r3, [pc, #312]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f003 020c 	and.w	r2, r3, #12
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	429a      	cmp	r2, r3
 800222a:	d1eb      	bne.n	8002204 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0302 	and.w	r3, r3, #2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d023      	beq.n	8002280 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	2b00      	cmp	r3, #0
 8002242:	d005      	beq.n	8002250 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002244:	4b43      	ldr	r3, [pc, #268]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	4a42      	ldr	r2, [pc, #264]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800224a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800224e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0308 	and.w	r3, r3, #8
 8002258:	2b00      	cmp	r3, #0
 800225a:	d007      	beq.n	800226c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800225c:	4b3d      	ldr	r3, [pc, #244]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002264:	4a3b      	ldr	r2, [pc, #236]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 8002266:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800226a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800226c:	4b39      	ldr	r3, [pc, #228]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	4936      	ldr	r1, [pc, #216]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800227a:	4313      	orrs	r3, r2
 800227c:	608b      	str	r3, [r1, #8]
 800227e:	e008      	b.n	8002292 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	2b80      	cmp	r3, #128	; 0x80
 8002284:	d105      	bne.n	8002292 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002286:	4b33      	ldr	r3, [pc, #204]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	4a32      	ldr	r2, [pc, #200]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 800228c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002290:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002292:	4b2f      	ldr	r3, [pc, #188]	; (8002350 <HAL_RCC_ClockConfig+0x260>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 030f 	and.w	r3, r3, #15
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	429a      	cmp	r2, r3
 800229e:	d21d      	bcs.n	80022dc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022a0:	4b2b      	ldr	r3, [pc, #172]	; (8002350 <HAL_RCC_ClockConfig+0x260>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f023 020f 	bic.w	r2, r3, #15
 80022a8:	4929      	ldr	r1, [pc, #164]	; (8002350 <HAL_RCC_ClockConfig+0x260>)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80022b0:	f7fe ffd6 	bl	8001260 <HAL_GetTick>
 80022b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b6:	e00a      	b.n	80022ce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b8:	f7fe ffd2 	bl	8001260 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d901      	bls.n	80022ce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80022ca:	2303      	movs	r3, #3
 80022cc:	e03b      	b.n	8002346 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ce:	4b20      	ldr	r3, [pc, #128]	; (8002350 <HAL_RCC_ClockConfig+0x260>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	429a      	cmp	r2, r3
 80022da:	d1ed      	bne.n	80022b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0304 	and.w	r3, r3, #4
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d008      	beq.n	80022fa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022e8:	4b1a      	ldr	r3, [pc, #104]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	4917      	ldr	r1, [pc, #92]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0308 	and.w	r3, r3, #8
 8002302:	2b00      	cmp	r3, #0
 8002304:	d009      	beq.n	800231a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002306:	4b13      	ldr	r3, [pc, #76]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	691b      	ldr	r3, [r3, #16]
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	490f      	ldr	r1, [pc, #60]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 8002316:	4313      	orrs	r3, r2
 8002318:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800231a:	f000 f825 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 800231e:	4602      	mov	r2, r0
 8002320:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <HAL_RCC_ClockConfig+0x264>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	091b      	lsrs	r3, r3, #4
 8002326:	f003 030f 	and.w	r3, r3, #15
 800232a:	490c      	ldr	r1, [pc, #48]	; (800235c <HAL_RCC_ClockConfig+0x26c>)
 800232c:	5ccb      	ldrb	r3, [r1, r3]
 800232e:	f003 031f 	and.w	r3, r3, #31
 8002332:	fa22 f303 	lsr.w	r3, r2, r3
 8002336:	4a0a      	ldr	r2, [pc, #40]	; (8002360 <HAL_RCC_ClockConfig+0x270>)
 8002338:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800233a:	4b0a      	ldr	r3, [pc, #40]	; (8002364 <HAL_RCC_ClockConfig+0x274>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f7fe fbe4 	bl	8000b0c <HAL_InitTick>
 8002344:	4603      	mov	r3, r0
}
 8002346:	4618      	mov	r0, r3
 8002348:	3718      	adds	r7, #24
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40022000 	.word	0x40022000
 8002354:	40021000 	.word	0x40021000
 8002358:	04c4b400 	.word	0x04c4b400
 800235c:	08007dac 	.word	0x08007dac
 8002360:	20000000 	.word	0x20000000
 8002364:	20000004 	.word	0x20000004

08002368 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800236e:	4b2c      	ldr	r3, [pc, #176]	; (8002420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 030c 	and.w	r3, r3, #12
 8002376:	2b04      	cmp	r3, #4
 8002378:	d102      	bne.n	8002380 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800237a:	4b2a      	ldr	r3, [pc, #168]	; (8002424 <HAL_RCC_GetSysClockFreq+0xbc>)
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	e047      	b.n	8002410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002380:	4b27      	ldr	r3, [pc, #156]	; (8002420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 030c 	and.w	r3, r3, #12
 8002388:	2b08      	cmp	r3, #8
 800238a:	d102      	bne.n	8002392 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800238c:	4b26      	ldr	r3, [pc, #152]	; (8002428 <HAL_RCC_GetSysClockFreq+0xc0>)
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	e03e      	b.n	8002410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002392:	4b23      	ldr	r3, [pc, #140]	; (8002420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002394:	689b      	ldr	r3, [r3, #8]
 8002396:	f003 030c 	and.w	r3, r3, #12
 800239a:	2b0c      	cmp	r3, #12
 800239c:	d136      	bne.n	800240c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800239e:	4b20      	ldr	r3, [pc, #128]	; (8002420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	f003 0303 	and.w	r3, r3, #3
 80023a6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023a8:	4b1d      	ldr	r3, [pc, #116]	; (8002420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	091b      	lsrs	r3, r3, #4
 80023ae:	f003 030f 	and.w	r3, r3, #15
 80023b2:	3301      	adds	r3, #1
 80023b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2b03      	cmp	r3, #3
 80023ba:	d10c      	bne.n	80023d6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023bc:	4a1a      	ldr	r2, [pc, #104]	; (8002428 <HAL_RCC_GetSysClockFreq+0xc0>)
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c4:	4a16      	ldr	r2, [pc, #88]	; (8002420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023c6:	68d2      	ldr	r2, [r2, #12]
 80023c8:	0a12      	lsrs	r2, r2, #8
 80023ca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023ce:	fb02 f303 	mul.w	r3, r2, r3
 80023d2:	617b      	str	r3, [r7, #20]
      break;
 80023d4:	e00c      	b.n	80023f0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023d6:	4a13      	ldr	r2, [pc, #76]	; (8002424 <HAL_RCC_GetSysClockFreq+0xbc>)
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	fbb2 f3f3 	udiv	r3, r2, r3
 80023de:	4a10      	ldr	r2, [pc, #64]	; (8002420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023e0:	68d2      	ldr	r2, [r2, #12]
 80023e2:	0a12      	lsrs	r2, r2, #8
 80023e4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023e8:	fb02 f303 	mul.w	r3, r2, r3
 80023ec:	617b      	str	r3, [r7, #20]
      break;
 80023ee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80023f0:	4b0b      	ldr	r3, [pc, #44]	; (8002420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	0e5b      	lsrs	r3, r3, #25
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	3301      	adds	r3, #1
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002400:	697a      	ldr	r2, [r7, #20]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	fbb2 f3f3 	udiv	r3, r2, r3
 8002408:	613b      	str	r3, [r7, #16]
 800240a:	e001      	b.n	8002410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800240c:	2300      	movs	r3, #0
 800240e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002410:	693b      	ldr	r3, [r7, #16]
}
 8002412:	4618      	mov	r0, r3
 8002414:	371c      	adds	r7, #28
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	40021000 	.word	0x40021000
 8002424:	00f42400 	.word	0x00f42400
 8002428:	016e3600 	.word	0x016e3600

0800242c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002430:	4b03      	ldr	r3, [pc, #12]	; (8002440 <HAL_RCC_GetHCLKFreq+0x14>)
 8002432:	681b      	ldr	r3, [r3, #0]
}
 8002434:	4618      	mov	r0, r3
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	20000000 	.word	0x20000000

08002444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002448:	f7ff fff0 	bl	800242c <HAL_RCC_GetHCLKFreq>
 800244c:	4602      	mov	r2, r0
 800244e:	4b06      	ldr	r3, [pc, #24]	; (8002468 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	0a1b      	lsrs	r3, r3, #8
 8002454:	f003 0307 	and.w	r3, r3, #7
 8002458:	4904      	ldr	r1, [pc, #16]	; (800246c <HAL_RCC_GetPCLK1Freq+0x28>)
 800245a:	5ccb      	ldrb	r3, [r1, r3]
 800245c:	f003 031f 	and.w	r3, r3, #31
 8002460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002464:	4618      	mov	r0, r3
 8002466:	bd80      	pop	{r7, pc}
 8002468:	40021000 	.word	0x40021000
 800246c:	08007dbc 	.word	0x08007dbc

08002470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002474:	f7ff ffda 	bl	800242c <HAL_RCC_GetHCLKFreq>
 8002478:	4602      	mov	r2, r0
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_RCC_GetPCLK2Freq+0x24>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	0adb      	lsrs	r3, r3, #11
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	4904      	ldr	r1, [pc, #16]	; (8002498 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002486:	5ccb      	ldrb	r3, [r1, r3]
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002490:	4618      	mov	r0, r3
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40021000 	.word	0x40021000
 8002498:	08007dbc 	.word	0x08007dbc

0800249c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	220f      	movs	r2, #15
 80024aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80024ac:	4b12      	ldr	r3, [pc, #72]	; (80024f8 <HAL_RCC_GetClockConfig+0x5c>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f003 0203 	and.w	r2, r3, #3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80024b8:	4b0f      	ldr	r3, [pc, #60]	; (80024f8 <HAL_RCC_GetClockConfig+0x5c>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <HAL_RCC_GetClockConfig+0x5c>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80024d0:	4b09      	ldr	r3, [pc, #36]	; (80024f8 <HAL_RCC_GetClockConfig+0x5c>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	08db      	lsrs	r3, r3, #3
 80024d6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80024de:	4b07      	ldr	r3, [pc, #28]	; (80024fc <HAL_RCC_GetClockConfig+0x60>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 020f 	and.w	r2, r3, #15
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	601a      	str	r2, [r3, #0]
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40022000 	.word	0x40022000

08002500 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002500:	b480      	push	{r7}
 8002502:	b087      	sub	sp, #28
 8002504:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002506:	4b1e      	ldr	r3, [pc, #120]	; (8002580 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	f003 0303 	and.w	r3, r3, #3
 800250e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002510:	4b1b      	ldr	r3, [pc, #108]	; (8002580 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	091b      	lsrs	r3, r3, #4
 8002516:	f003 030f 	and.w	r3, r3, #15
 800251a:	3301      	adds	r3, #1
 800251c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	2b03      	cmp	r3, #3
 8002522:	d10c      	bne.n	800253e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002524:	4a17      	ldr	r2, [pc, #92]	; (8002584 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	fbb2 f3f3 	udiv	r3, r2, r3
 800252c:	4a14      	ldr	r2, [pc, #80]	; (8002580 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800252e:	68d2      	ldr	r2, [r2, #12]
 8002530:	0a12      	lsrs	r2, r2, #8
 8002532:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002536:	fb02 f303 	mul.w	r3, r2, r3
 800253a:	617b      	str	r3, [r7, #20]
    break;
 800253c:	e00c      	b.n	8002558 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800253e:	4a12      	ldr	r2, [pc, #72]	; (8002588 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	fbb2 f3f3 	udiv	r3, r2, r3
 8002546:	4a0e      	ldr	r2, [pc, #56]	; (8002580 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002548:	68d2      	ldr	r2, [r2, #12]
 800254a:	0a12      	lsrs	r2, r2, #8
 800254c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002550:	fb02 f303 	mul.w	r3, r2, r3
 8002554:	617b      	str	r3, [r7, #20]
    break;
 8002556:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002558:	4b09      	ldr	r3, [pc, #36]	; (8002580 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	0e5b      	lsrs	r3, r3, #25
 800255e:	f003 0303 	and.w	r3, r3, #3
 8002562:	3301      	adds	r3, #1
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002568:	697a      	ldr	r2, [r7, #20]
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002570:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002572:	687b      	ldr	r3, [r7, #4]
}
 8002574:	4618      	mov	r0, r3
 8002576:	371c      	adds	r7, #28
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	40021000 	.word	0x40021000
 8002584:	016e3600 	.word	0x016e3600
 8002588:	00f42400 	.word	0x00f42400

0800258c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002594:	2300      	movs	r3, #0
 8002596:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002598:	2300      	movs	r3, #0
 800259a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f000 8098 	beq.w	80026da <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025aa:	2300      	movs	r3, #0
 80025ac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ae:	4b43      	ldr	r3, [pc, #268]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10d      	bne.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ba:	4b40      	ldr	r3, [pc, #256]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025be:	4a3f      	ldr	r2, [pc, #252]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025c4:	6593      	str	r3, [r2, #88]	; 0x58
 80025c6:	4b3d      	ldr	r3, [pc, #244]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80025c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ce:	60bb      	str	r3, [r7, #8]
 80025d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025d2:	2301      	movs	r3, #1
 80025d4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025d6:	4b3a      	ldr	r3, [pc, #232]	; (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a39      	ldr	r2, [pc, #228]	; (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80025dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025e2:	f7fe fe3d 	bl	8001260 <HAL_GetTick>
 80025e6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025e8:	e009      	b.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ea:	f7fe fe39 	bl	8001260 <HAL_GetTick>
 80025ee:	4602      	mov	r2, r0
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	1ad3      	subs	r3, r2, r3
 80025f4:	2b02      	cmp	r3, #2
 80025f6:	d902      	bls.n	80025fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80025f8:	2303      	movs	r3, #3
 80025fa:	74fb      	strb	r3, [r7, #19]
        break;
 80025fc:	e005      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025fe:	4b30      	ldr	r3, [pc, #192]	; (80026c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002606:	2b00      	cmp	r3, #0
 8002608:	d0ef      	beq.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800260a:	7cfb      	ldrb	r3, [r7, #19]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d159      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002610:	4b2a      	ldr	r3, [pc, #168]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002612:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002616:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800261a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d01e      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	429a      	cmp	r2, r3
 800262a:	d019      	beq.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800262c:	4b23      	ldr	r3, [pc, #140]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800262e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002632:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002636:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002638:	4b20      	ldr	r3, [pc, #128]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800263a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800263e:	4a1f      	ldr	r2, [pc, #124]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002640:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002644:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002648:	4b1c      	ldr	r3, [pc, #112]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800264a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800264e:	4a1b      	ldr	r2, [pc, #108]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002650:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002654:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002658:	4a18      	ldr	r2, [pc, #96]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	2b00      	cmp	r3, #0
 8002668:	d016      	beq.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266a:	f7fe fdf9 	bl	8001260 <HAL_GetTick>
 800266e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002670:	e00b      	b.n	800268a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002672:	f7fe fdf5 	bl	8001260 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002680:	4293      	cmp	r3, r2
 8002682:	d902      	bls.n	800268a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	74fb      	strb	r3, [r7, #19]
            break;
 8002688:	e006      	b.n	8002698 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800268a:	4b0c      	ldr	r3, [pc, #48]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800268c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d0ec      	beq.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002698:	7cfb      	ldrb	r3, [r7, #19]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10b      	bne.n	80026b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800269e:	4b07      	ldr	r3, [pc, #28]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026ac:	4903      	ldr	r1, [pc, #12]	; (80026bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80026b4:	e008      	b.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026b6:	7cfb      	ldrb	r3, [r7, #19]
 80026b8:	74bb      	strb	r3, [r7, #18]
 80026ba:	e005      	b.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026c4:	7cfb      	ldrb	r3, [r7, #19]
 80026c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026c8:	7c7b      	ldrb	r3, [r7, #17]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d105      	bne.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ce:	4ba7      	ldr	r3, [pc, #668]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026d2:	4aa6      	ldr	r2, [pc, #664]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026d8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0301 	and.w	r3, r3, #1
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00a      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026e6:	4ba1      	ldr	r3, [pc, #644]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026ec:	f023 0203 	bic.w	r2, r3, #3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	499d      	ldr	r1, [pc, #628]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80026f6:	4313      	orrs	r3, r2
 80026f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0302 	and.w	r3, r3, #2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d00a      	beq.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002708:	4b98      	ldr	r3, [pc, #608]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800270a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800270e:	f023 020c 	bic.w	r2, r3, #12
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	4995      	ldr	r1, [pc, #596]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002718:	4313      	orrs	r3, r2
 800271a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0304 	and.w	r3, r3, #4
 8002726:	2b00      	cmp	r3, #0
 8002728:	d00a      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800272a:	4b90      	ldr	r3, [pc, #576]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800272c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002730:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	498c      	ldr	r1, [pc, #560]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800273a:	4313      	orrs	r3, r2
 800273c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0308 	and.w	r3, r3, #8
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00a      	beq.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800274c:	4b87      	ldr	r3, [pc, #540]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800274e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002752:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	4984      	ldr	r1, [pc, #528]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800275c:	4313      	orrs	r3, r2
 800275e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0310 	and.w	r3, r3, #16
 800276a:	2b00      	cmp	r3, #0
 800276c:	d00a      	beq.n	8002784 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800276e:	4b7f      	ldr	r3, [pc, #508]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002770:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002774:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	497b      	ldr	r1, [pc, #492]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800277e:	4313      	orrs	r3, r2
 8002780:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 0320 	and.w	r3, r3, #32
 800278c:	2b00      	cmp	r3, #0
 800278e:	d00a      	beq.n	80027a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002790:	4b76      	ldr	r3, [pc, #472]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002796:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	4973      	ldr	r1, [pc, #460]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027b2:	4b6e      	ldr	r3, [pc, #440]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	496a      	ldr	r1, [pc, #424]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d00a      	beq.n	80027ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80027d4:	4b65      	ldr	r3, [pc, #404]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	4962      	ldr	r1, [pc, #392]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00a      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80027f6:	4b5d      	ldr	r3, [pc, #372]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80027f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002804:	4959      	ldr	r1, [pc, #356]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002806:	4313      	orrs	r3, r2
 8002808:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002818:	4b54      	ldr	r3, [pc, #336]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800281a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800281e:	f023 0203 	bic.w	r2, r3, #3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002826:	4951      	ldr	r1, [pc, #324]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002828:	4313      	orrs	r3, r2
 800282a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00a      	beq.n	8002850 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800283a:	4b4c      	ldr	r3, [pc, #304]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800283c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002840:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002848:	4948      	ldr	r1, [pc, #288]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800284a:	4313      	orrs	r3, r2
 800284c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002858:	2b00      	cmp	r3, #0
 800285a:	d015      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800285c:	4b43      	ldr	r3, [pc, #268]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800285e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002862:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286a:	4940      	ldr	r1, [pc, #256]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800286c:	4313      	orrs	r3, r2
 800286e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800287a:	d105      	bne.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800287c:	4b3b      	ldr	r3, [pc, #236]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	4a3a      	ldr	r2, [pc, #232]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002882:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002886:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002890:	2b00      	cmp	r3, #0
 8002892:	d015      	beq.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002894:	4b35      	ldr	r3, [pc, #212]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028a2:	4932      	ldr	r1, [pc, #200]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028a4:	4313      	orrs	r3, r2
 80028a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028b2:	d105      	bne.n	80028c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028b4:	4b2d      	ldr	r3, [pc, #180]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4a2c      	ldr	r2, [pc, #176]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028be:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d015      	beq.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80028cc:	4b27      	ldr	r3, [pc, #156]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028da:	4924      	ldr	r1, [pc, #144]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028e6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028ea:	d105      	bne.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028ec:	4b1f      	ldr	r3, [pc, #124]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	4a1e      	ldr	r2, [pc, #120]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80028f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028f6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002900:	2b00      	cmp	r3, #0
 8002902:	d015      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002904:	4b19      	ldr	r3, [pc, #100]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800290a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002912:	4916      	ldr	r1, [pc, #88]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002914:	4313      	orrs	r3, r2
 8002916:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800291e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002922:	d105      	bne.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002924:	4b11      	ldr	r3, [pc, #68]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	4a10      	ldr	r2, [pc, #64]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800292a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800292e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d019      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800293c:	4b0b      	ldr	r3, [pc, #44]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800293e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002942:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800294a:	4908      	ldr	r1, [pc, #32]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800294c:	4313      	orrs	r3, r2
 800294e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002956:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800295a:	d109      	bne.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800295c:	4b03      	ldr	r3, [pc, #12]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	4a02      	ldr	r2, [pc, #8]	; (800296c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002962:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002966:	60d3      	str	r3, [r2, #12]
 8002968:	e002      	b.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800296a:	bf00      	nop
 800296c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d015      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800297c:	4b29      	ldr	r3, [pc, #164]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800297e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002982:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298a:	4926      	ldr	r1, [pc, #152]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800298c:	4313      	orrs	r3, r2
 800298e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002996:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800299a:	d105      	bne.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800299c:	4b21      	ldr	r3, [pc, #132]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	4a20      	ldr	r2, [pc, #128]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d015      	beq.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80029b4:	4b1b      	ldr	r3, [pc, #108]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ba:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029c2:	4918      	ldr	r1, [pc, #96]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029d2:	d105      	bne.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80029d4:	4b13      	ldr	r3, [pc, #76]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	4a12      	ldr	r2, [pc, #72]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029de:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d015      	beq.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80029ec:	4b0d      	ldr	r3, [pc, #52]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80029f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fa:	490a      	ldr	r1, [pc, #40]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a0a:	d105      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a0c:	4b05      	ldr	r3, [pc, #20]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	4a04      	ldr	r2, [pc, #16]	; (8002a24 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002a12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a16:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002a18:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40021000 	.word	0x40021000

08002a28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e049      	b.n	8002ace <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d106      	bne.n	8002a54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7fe faae 	bl	8000fb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2202      	movs	r2, #2
 8002a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3304      	adds	r3, #4
 8002a64:	4619      	mov	r1, r3
 8002a66:	4610      	mov	r0, r2
 8002a68:	f000 fdf4 	bl	8003654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
	...

08002ad8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d001      	beq.n	8002af0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e054      	b.n	8002b9a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2202      	movs	r2, #2
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68da      	ldr	r2, [r3, #12]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f042 0201 	orr.w	r2, r2, #1
 8002b06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a26      	ldr	r2, [pc, #152]	; (8002ba8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d022      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x80>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b1a:	d01d      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x80>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a22      	ldr	r2, [pc, #136]	; (8002bac <HAL_TIM_Base_Start_IT+0xd4>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d018      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x80>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a21      	ldr	r2, [pc, #132]	; (8002bb0 <HAL_TIM_Base_Start_IT+0xd8>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d013      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x80>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a1f      	ldr	r2, [pc, #124]	; (8002bb4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d00e      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x80>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a1e      	ldr	r2, [pc, #120]	; (8002bb8 <HAL_TIM_Base_Start_IT+0xe0>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d009      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x80>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a1c      	ldr	r2, [pc, #112]	; (8002bbc <HAL_TIM_Base_Start_IT+0xe4>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d004      	beq.n	8002b58 <HAL_TIM_Base_Start_IT+0x80>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a1b      	ldr	r2, [pc, #108]	; (8002bc0 <HAL_TIM_Base_Start_IT+0xe8>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d115      	bne.n	8002b84 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	689a      	ldr	r2, [r3, #8]
 8002b5e:	4b19      	ldr	r3, [pc, #100]	; (8002bc4 <HAL_TIM_Base_Start_IT+0xec>)
 8002b60:	4013      	ands	r3, r2
 8002b62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d015      	beq.n	8002b96 <HAL_TIM_Base_Start_IT+0xbe>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b70:	d011      	beq.n	8002b96 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f042 0201 	orr.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b82:	e008      	b.n	8002b96 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0201 	orr.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	e000      	b.n	8002b98 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b96:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3714      	adds	r7, #20
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40012c00 	.word	0x40012c00
 8002bac:	40000400 	.word	0x40000400
 8002bb0:	40000800 	.word	0x40000800
 8002bb4:	40000c00 	.word	0x40000c00
 8002bb8:	40013400 	.word	0x40013400
 8002bbc:	40014000 	.word	0x40014000
 8002bc0:	40015000 	.word	0x40015000
 8002bc4:	00010007 	.word	0x00010007

08002bc8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e049      	b.n	8002c6e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d106      	bne.n	8002bf4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f000 f841 	bl	8002c76 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3304      	adds	r3, #4
 8002c04:	4619      	mov	r1, r3
 8002c06:	4610      	mov	r0, r2
 8002c08:	f000 fd24 	bl	8003654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}

08002c76 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002c76:	b480      	push	{r7}
 8002c78:	b083      	sub	sp, #12
 8002c7a:	af00      	add	r7, sp, #0
 8002c7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
	...

08002c8c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b084      	sub	sp, #16
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d109      	bne.n	8002cb0 <HAL_TIM_PWM_Start+0x24>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	bf14      	ite	ne
 8002ca8:	2301      	movne	r3, #1
 8002caa:	2300      	moveq	r3, #0
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	e03c      	b.n	8002d2a <HAL_TIM_PWM_Start+0x9e>
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	2b04      	cmp	r3, #4
 8002cb4:	d109      	bne.n	8002cca <HAL_TIM_PWM_Start+0x3e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	bf14      	ite	ne
 8002cc2:	2301      	movne	r3, #1
 8002cc4:	2300      	moveq	r3, #0
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	e02f      	b.n	8002d2a <HAL_TIM_PWM_Start+0x9e>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	2b08      	cmp	r3, #8
 8002cce:	d109      	bne.n	8002ce4 <HAL_TIM_PWM_Start+0x58>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	bf14      	ite	ne
 8002cdc:	2301      	movne	r3, #1
 8002cde:	2300      	moveq	r3, #0
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	e022      	b.n	8002d2a <HAL_TIM_PWM_Start+0x9e>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	2b0c      	cmp	r3, #12
 8002ce8:	d109      	bne.n	8002cfe <HAL_TIM_PWM_Start+0x72>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	bf14      	ite	ne
 8002cf6:	2301      	movne	r3, #1
 8002cf8:	2300      	moveq	r3, #0
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	e015      	b.n	8002d2a <HAL_TIM_PWM_Start+0x9e>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b10      	cmp	r3, #16
 8002d02:	d109      	bne.n	8002d18 <HAL_TIM_PWM_Start+0x8c>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	bf14      	ite	ne
 8002d10:	2301      	movne	r3, #1
 8002d12:	2300      	moveq	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	e008      	b.n	8002d2a <HAL_TIM_PWM_Start+0x9e>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	bf14      	ite	ne
 8002d24:	2301      	movne	r3, #1
 8002d26:	2300      	moveq	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e0a6      	b.n	8002e80 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d104      	bne.n	8002d42 <HAL_TIM_PWM_Start+0xb6>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d40:	e023      	b.n	8002d8a <HAL_TIM_PWM_Start+0xfe>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	2b04      	cmp	r3, #4
 8002d46:	d104      	bne.n	8002d52 <HAL_TIM_PWM_Start+0xc6>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d50:	e01b      	b.n	8002d8a <HAL_TIM_PWM_Start+0xfe>
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	2b08      	cmp	r3, #8
 8002d56:	d104      	bne.n	8002d62 <HAL_TIM_PWM_Start+0xd6>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2202      	movs	r2, #2
 8002d5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d60:	e013      	b.n	8002d8a <HAL_TIM_PWM_Start+0xfe>
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	2b0c      	cmp	r3, #12
 8002d66:	d104      	bne.n	8002d72 <HAL_TIM_PWM_Start+0xe6>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002d70:	e00b      	b.n	8002d8a <HAL_TIM_PWM_Start+0xfe>
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	2b10      	cmp	r3, #16
 8002d76:	d104      	bne.n	8002d82 <HAL_TIM_PWM_Start+0xf6>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d80:	e003      	b.n	8002d8a <HAL_TIM_PWM_Start+0xfe>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2202      	movs	r2, #2
 8002d86:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	6839      	ldr	r1, [r7, #0]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f001 f8cc 	bl	8003f30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a3a      	ldr	r2, [pc, #232]	; (8002e88 <HAL_TIM_PWM_Start+0x1fc>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d018      	beq.n	8002dd4 <HAL_TIM_PWM_Start+0x148>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a39      	ldr	r2, [pc, #228]	; (8002e8c <HAL_TIM_PWM_Start+0x200>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d013      	beq.n	8002dd4 <HAL_TIM_PWM_Start+0x148>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a37      	ldr	r2, [pc, #220]	; (8002e90 <HAL_TIM_PWM_Start+0x204>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d00e      	beq.n	8002dd4 <HAL_TIM_PWM_Start+0x148>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a36      	ldr	r2, [pc, #216]	; (8002e94 <HAL_TIM_PWM_Start+0x208>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d009      	beq.n	8002dd4 <HAL_TIM_PWM_Start+0x148>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a34      	ldr	r2, [pc, #208]	; (8002e98 <HAL_TIM_PWM_Start+0x20c>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d004      	beq.n	8002dd4 <HAL_TIM_PWM_Start+0x148>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a33      	ldr	r2, [pc, #204]	; (8002e9c <HAL_TIM_PWM_Start+0x210>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d101      	bne.n	8002dd8 <HAL_TIM_PWM_Start+0x14c>
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	e000      	b.n	8002dda <HAL_TIM_PWM_Start+0x14e>
 8002dd8:	2300      	movs	r3, #0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d007      	beq.n	8002dee <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a25      	ldr	r2, [pc, #148]	; (8002e88 <HAL_TIM_PWM_Start+0x1fc>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d022      	beq.n	8002e3e <HAL_TIM_PWM_Start+0x1b2>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e00:	d01d      	beq.n	8002e3e <HAL_TIM_PWM_Start+0x1b2>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a26      	ldr	r2, [pc, #152]	; (8002ea0 <HAL_TIM_PWM_Start+0x214>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d018      	beq.n	8002e3e <HAL_TIM_PWM_Start+0x1b2>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a24      	ldr	r2, [pc, #144]	; (8002ea4 <HAL_TIM_PWM_Start+0x218>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d013      	beq.n	8002e3e <HAL_TIM_PWM_Start+0x1b2>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a23      	ldr	r2, [pc, #140]	; (8002ea8 <HAL_TIM_PWM_Start+0x21c>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d00e      	beq.n	8002e3e <HAL_TIM_PWM_Start+0x1b2>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a19      	ldr	r2, [pc, #100]	; (8002e8c <HAL_TIM_PWM_Start+0x200>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d009      	beq.n	8002e3e <HAL_TIM_PWM_Start+0x1b2>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a18      	ldr	r2, [pc, #96]	; (8002e90 <HAL_TIM_PWM_Start+0x204>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d004      	beq.n	8002e3e <HAL_TIM_PWM_Start+0x1b2>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a18      	ldr	r2, [pc, #96]	; (8002e9c <HAL_TIM_PWM_Start+0x210>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d115      	bne.n	8002e6a <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	4b19      	ldr	r3, [pc, #100]	; (8002eac <HAL_TIM_PWM_Start+0x220>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2b06      	cmp	r3, #6
 8002e4e:	d015      	beq.n	8002e7c <HAL_TIM_PWM_Start+0x1f0>
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e56:	d011      	beq.n	8002e7c <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 0201 	orr.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e68:	e008      	b.n	8002e7c <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f042 0201 	orr.w	r2, r2, #1
 8002e78:	601a      	str	r2, [r3, #0]
 8002e7a:	e000      	b.n	8002e7e <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e7c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40012c00 	.word	0x40012c00
 8002e8c:	40013400 	.word	0x40013400
 8002e90:	40014000 	.word	0x40014000
 8002e94:	40014400 	.word	0x40014400
 8002e98:	40014800 	.word	0x40014800
 8002e9c:	40015000 	.word	0x40015000
 8002ea0:	40000400 	.word	0x40000400
 8002ea4:	40000800 	.word	0x40000800
 8002ea8:	40000c00 	.word	0x40000c00
 8002eac:	00010007 	.word	0x00010007

08002eb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d122      	bne.n	8002f0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	f003 0302 	and.w	r3, r3, #2
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d11b      	bne.n	8002f0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f06f 0202 	mvn.w	r2, #2
 8002edc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	f003 0303 	and.w	r3, r3, #3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 fb90 	bl	8003618 <HAL_TIM_IC_CaptureCallback>
 8002ef8:	e005      	b.n	8002f06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 fb82 	bl	8003604 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 fb93 	bl	800362c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	d122      	bne.n	8002f60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	d11b      	bne.n	8002f60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f06f 0204 	mvn.w	r2, #4
 8002f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2202      	movs	r2, #2
 8002f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 fb66 	bl	8003618 <HAL_TIM_IC_CaptureCallback>
 8002f4c:	e005      	b.n	8002f5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 fb58 	bl	8003604 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 fb69 	bl	800362c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f003 0308 	and.w	r3, r3, #8
 8002f6a:	2b08      	cmp	r3, #8
 8002f6c:	d122      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f003 0308 	and.w	r3, r3, #8
 8002f78:	2b08      	cmp	r3, #8
 8002f7a:	d11b      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f06f 0208 	mvn.w	r2, #8
 8002f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2204      	movs	r2, #4
 8002f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 fb3c 	bl	8003618 <HAL_TIM_IC_CaptureCallback>
 8002fa0:	e005      	b.n	8002fae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 fb2e 	bl	8003604 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 fb3f 	bl	800362c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	f003 0310 	and.w	r3, r3, #16
 8002fbe:	2b10      	cmp	r3, #16
 8002fc0:	d122      	bne.n	8003008 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	f003 0310 	and.w	r3, r3, #16
 8002fcc:	2b10      	cmp	r3, #16
 8002fce:	d11b      	bne.n	8003008 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0210 	mvn.w	r2, #16
 8002fd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2208      	movs	r2, #8
 8002fde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d003      	beq.n	8002ff6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f000 fb12 	bl	8003618 <HAL_TIM_IC_CaptureCallback>
 8002ff4:	e005      	b.n	8003002 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fb04 	bl	8003604 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 fb15 	bl	800362c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	2b01      	cmp	r3, #1
 8003014:	d10e      	bne.n	8003034 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	f003 0301 	and.w	r3, r3, #1
 8003020:	2b01      	cmp	r3, #1
 8003022:	d107      	bne.n	8003034 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f06f 0201 	mvn.w	r2, #1
 800302c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7fd fd30 	bl	8000a94 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	691b      	ldr	r3, [r3, #16]
 800303a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800303e:	2b80      	cmp	r3, #128	; 0x80
 8003040:	d10e      	bne.n	8003060 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68db      	ldr	r3, [r3, #12]
 8003048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304c:	2b80      	cmp	r3, #128	; 0x80
 800304e:	d107      	bne.n	8003060 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f001 f9a2 	bl	80043a4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	691b      	ldr	r3, [r3, #16]
 8003066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800306e:	d10e      	bne.n	800308e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
 8003076:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800307a:	2b80      	cmp	r3, #128	; 0x80
 800307c:	d107      	bne.n	800308e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003088:	6878      	ldr	r0, [r7, #4]
 800308a:	f001 f995 	bl	80043b8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003098:	2b40      	cmp	r3, #64	; 0x40
 800309a:	d10e      	bne.n	80030ba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030a6:	2b40      	cmp	r3, #64	; 0x40
 80030a8:	d107      	bne.n	80030ba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 fac3 	bl	8003640 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d10e      	bne.n	80030e6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	f003 0320 	and.w	r3, r3, #32
 80030d2:	2b20      	cmp	r3, #32
 80030d4:	d107      	bne.n	80030e6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f06f 0220 	mvn.w	r2, #32
 80030de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f001 f955 	bl	8004390 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	691b      	ldr	r3, [r3, #16]
 80030ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030f4:	d10f      	bne.n	8003116 <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003100:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003104:	d107      	bne.n	8003116 <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800310e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f001 f95b 	bl	80043cc <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	691b      	ldr	r3, [r3, #16]
 800311c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003120:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003124:	d10f      	bne.n	8003146 <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003130:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003134:	d107      	bne.n	8003146 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800313e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f001 f94d 	bl	80043e0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003150:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003154:	d10f      	bne.n	8003176 <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003160:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003164:	d107      	bne.n	8003176 <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800316e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f001 f93f 	bl	80043f4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003180:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003184:	d10f      	bne.n	80031a6 <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003190:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003194:	d107      	bne.n	80031a6 <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800319e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f001 f931 	bl	8004408 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80031a6:	bf00      	nop
 80031a8:	3708      	adds	r7, #8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
	...

080031b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031bc:	2300      	movs	r3, #0
 80031be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031c6:	2b01      	cmp	r3, #1
 80031c8:	d101      	bne.n	80031ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80031ca:	2302      	movs	r3, #2
 80031cc:	e0ff      	b.n	80033ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2201      	movs	r2, #1
 80031d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b14      	cmp	r3, #20
 80031da:	f200 80f0 	bhi.w	80033be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80031de:	a201      	add	r2, pc, #4	; (adr r2, 80031e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80031e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e4:	08003239 	.word	0x08003239
 80031e8:	080033bf 	.word	0x080033bf
 80031ec:	080033bf 	.word	0x080033bf
 80031f0:	080033bf 	.word	0x080033bf
 80031f4:	08003279 	.word	0x08003279
 80031f8:	080033bf 	.word	0x080033bf
 80031fc:	080033bf 	.word	0x080033bf
 8003200:	080033bf 	.word	0x080033bf
 8003204:	080032bb 	.word	0x080032bb
 8003208:	080033bf 	.word	0x080033bf
 800320c:	080033bf 	.word	0x080033bf
 8003210:	080033bf 	.word	0x080033bf
 8003214:	080032fb 	.word	0x080032fb
 8003218:	080033bf 	.word	0x080033bf
 800321c:	080033bf 	.word	0x080033bf
 8003220:	080033bf 	.word	0x080033bf
 8003224:	0800333d 	.word	0x0800333d
 8003228:	080033bf 	.word	0x080033bf
 800322c:	080033bf 	.word	0x080033bf
 8003230:	080033bf 	.word	0x080033bf
 8003234:	0800337d 	.word	0x0800337d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68b9      	ldr	r1, [r7, #8]
 800323e:	4618      	mov	r0, r3
 8003240:	f000 fab0 	bl	80037a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0208 	orr.w	r2, r2, #8
 8003252:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	699a      	ldr	r2, [r3, #24]
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0204 	bic.w	r2, r2, #4
 8003262:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6999      	ldr	r1, [r3, #24]
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	691a      	ldr	r2, [r3, #16]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	619a      	str	r2, [r3, #24]
      break;
 8003276:	e0a5      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68b9      	ldr	r1, [r7, #8]
 800327e:	4618      	mov	r0, r3
 8003280:	f000 fb2a 	bl	80038d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	699a      	ldr	r2, [r3, #24]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	699a      	ldr	r2, [r3, #24]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6999      	ldr	r1, [r3, #24]
 80032aa:	68bb      	ldr	r3, [r7, #8]
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	021a      	lsls	r2, r3, #8
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	619a      	str	r2, [r3, #24]
      break;
 80032b8:	e084      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fb9d 	bl	8003a00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	69da      	ldr	r2, [r3, #28]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f042 0208 	orr.w	r2, r2, #8
 80032d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	69da      	ldr	r2, [r3, #28]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0204 	bic.w	r2, r2, #4
 80032e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	69d9      	ldr	r1, [r3, #28]
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	691a      	ldr	r2, [r3, #16]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	61da      	str	r2, [r3, #28]
      break;
 80032f8:	e064      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68b9      	ldr	r1, [r7, #8]
 8003300:	4618      	mov	r0, r3
 8003302:	f000 fc0f 	bl	8003b24 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	69da      	ldr	r2, [r3, #28]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69da      	ldr	r2, [r3, #28]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	69d9      	ldr	r1, [r3, #28]
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	691b      	ldr	r3, [r3, #16]
 8003330:	021a      	lsls	r2, r3, #8
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	61da      	str	r2, [r3, #28]
      break;
 800333a:	e043      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68b9      	ldr	r1, [r7, #8]
 8003342:	4618      	mov	r0, r3
 8003344:	f000 fc82 	bl	8003c4c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 0208 	orr.w	r2, r2, #8
 8003356:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0204 	bic.w	r2, r2, #4
 8003366:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	691a      	ldr	r2, [r3, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	430a      	orrs	r2, r1
 8003378:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800337a:	e023      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68b9      	ldr	r1, [r7, #8]
 8003382:	4618      	mov	r0, r3
 8003384:	f000 fccc 	bl	8003d20 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003396:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033a6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	021a      	lsls	r2, r3, #8
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	430a      	orrs	r2, r1
 80033ba:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80033bc:	e002      	b.n	80033c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	75fb      	strb	r3, [r7, #23]
      break;
 80033c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80033cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3718      	adds	r7, #24
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop

080033d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b084      	sub	sp, #16
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033e2:	2300      	movs	r3, #0
 80033e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d101      	bne.n	80033f4 <HAL_TIM_ConfigClockSource+0x1c>
 80033f0:	2302      	movs	r3, #2
 80033f2:	e0f6      	b.n	80035e2 <HAL_TIM_ConfigClockSource+0x20a>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2202      	movs	r2, #2
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8003412:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003416:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800341e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a6f      	ldr	r2, [pc, #444]	; (80035ec <HAL_TIM_ConfigClockSource+0x214>)
 800342e:	4293      	cmp	r3, r2
 8003430:	f000 80c1 	beq.w	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 8003434:	4a6d      	ldr	r2, [pc, #436]	; (80035ec <HAL_TIM_ConfigClockSource+0x214>)
 8003436:	4293      	cmp	r3, r2
 8003438:	f200 80c6 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 800343c:	4a6c      	ldr	r2, [pc, #432]	; (80035f0 <HAL_TIM_ConfigClockSource+0x218>)
 800343e:	4293      	cmp	r3, r2
 8003440:	f000 80b9 	beq.w	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 8003444:	4a6a      	ldr	r2, [pc, #424]	; (80035f0 <HAL_TIM_ConfigClockSource+0x218>)
 8003446:	4293      	cmp	r3, r2
 8003448:	f200 80be 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 800344c:	4a69      	ldr	r2, [pc, #420]	; (80035f4 <HAL_TIM_ConfigClockSource+0x21c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	f000 80b1 	beq.w	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 8003454:	4a67      	ldr	r2, [pc, #412]	; (80035f4 <HAL_TIM_ConfigClockSource+0x21c>)
 8003456:	4293      	cmp	r3, r2
 8003458:	f200 80b6 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 800345c:	4a66      	ldr	r2, [pc, #408]	; (80035f8 <HAL_TIM_ConfigClockSource+0x220>)
 800345e:	4293      	cmp	r3, r2
 8003460:	f000 80a9 	beq.w	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 8003464:	4a64      	ldr	r2, [pc, #400]	; (80035f8 <HAL_TIM_ConfigClockSource+0x220>)
 8003466:	4293      	cmp	r3, r2
 8003468:	f200 80ae 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 800346c:	4a63      	ldr	r2, [pc, #396]	; (80035fc <HAL_TIM_ConfigClockSource+0x224>)
 800346e:	4293      	cmp	r3, r2
 8003470:	f000 80a1 	beq.w	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 8003474:	4a61      	ldr	r2, [pc, #388]	; (80035fc <HAL_TIM_ConfigClockSource+0x224>)
 8003476:	4293      	cmp	r3, r2
 8003478:	f200 80a6 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 800347c:	4a60      	ldr	r2, [pc, #384]	; (8003600 <HAL_TIM_ConfigClockSource+0x228>)
 800347e:	4293      	cmp	r3, r2
 8003480:	f000 8099 	beq.w	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 8003484:	4a5e      	ldr	r2, [pc, #376]	; (8003600 <HAL_TIM_ConfigClockSource+0x228>)
 8003486:	4293      	cmp	r3, r2
 8003488:	f200 809e 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 800348c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003490:	f000 8091 	beq.w	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 8003494:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003498:	f200 8096 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 800349c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034a0:	f000 8089 	beq.w	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 80034a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034a8:	f200 808e 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034b0:	d03e      	beq.n	8003530 <HAL_TIM_ConfigClockSource+0x158>
 80034b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034b6:	f200 8087 	bhi.w	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034be:	f000 8086 	beq.w	80035ce <HAL_TIM_ConfigClockSource+0x1f6>
 80034c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034c6:	d87f      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034c8:	2b70      	cmp	r3, #112	; 0x70
 80034ca:	d01a      	beq.n	8003502 <HAL_TIM_ConfigClockSource+0x12a>
 80034cc:	2b70      	cmp	r3, #112	; 0x70
 80034ce:	d87b      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034d0:	2b60      	cmp	r3, #96	; 0x60
 80034d2:	d050      	beq.n	8003576 <HAL_TIM_ConfigClockSource+0x19e>
 80034d4:	2b60      	cmp	r3, #96	; 0x60
 80034d6:	d877      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034d8:	2b50      	cmp	r3, #80	; 0x50
 80034da:	d03c      	beq.n	8003556 <HAL_TIM_ConfigClockSource+0x17e>
 80034dc:	2b50      	cmp	r3, #80	; 0x50
 80034de:	d873      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034e0:	2b40      	cmp	r3, #64	; 0x40
 80034e2:	d058      	beq.n	8003596 <HAL_TIM_ConfigClockSource+0x1be>
 80034e4:	2b40      	cmp	r3, #64	; 0x40
 80034e6:	d86f      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034e8:	2b30      	cmp	r3, #48	; 0x30
 80034ea:	d064      	beq.n	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 80034ec:	2b30      	cmp	r3, #48	; 0x30
 80034ee:	d86b      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034f0:	2b20      	cmp	r3, #32
 80034f2:	d060      	beq.n	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 80034f4:	2b20      	cmp	r3, #32
 80034f6:	d867      	bhi.n	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d05c      	beq.n	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 80034fc:	2b10      	cmp	r3, #16
 80034fe:	d05a      	beq.n	80035b6 <HAL_TIM_ConfigClockSource+0x1de>
 8003500:	e062      	b.n	80035c8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6818      	ldr	r0, [r3, #0]
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	6899      	ldr	r1, [r3, #8]
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f000 fced 	bl	8003ef0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003524:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68ba      	ldr	r2, [r7, #8]
 800352c:	609a      	str	r2, [r3, #8]
      break;
 800352e:	e04f      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6818      	ldr	r0, [r3, #0]
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	6899      	ldr	r1, [r3, #8]
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	f000 fcd6 	bl	8003ef0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003552:	609a      	str	r2, [r3, #8]
      break;
 8003554:	e03c      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6818      	ldr	r0, [r3, #0]
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	6859      	ldr	r1, [r3, #4]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	461a      	mov	r2, r3
 8003564:	f000 fc48 	bl	8003df8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2150      	movs	r1, #80	; 0x50
 800356e:	4618      	mov	r0, r3
 8003570:	f000 fca1 	bl	8003eb6 <TIM_ITRx_SetConfig>
      break;
 8003574:	e02c      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6818      	ldr	r0, [r3, #0]
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	6859      	ldr	r1, [r3, #4]
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	461a      	mov	r2, r3
 8003584:	f000 fc67 	bl	8003e56 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2160      	movs	r1, #96	; 0x60
 800358e:	4618      	mov	r0, r3
 8003590:	f000 fc91 	bl	8003eb6 <TIM_ITRx_SetConfig>
      break;
 8003594:	e01c      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6818      	ldr	r0, [r3, #0]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	6859      	ldr	r1, [r3, #4]
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	461a      	mov	r2, r3
 80035a4:	f000 fc28 	bl	8003df8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2140      	movs	r1, #64	; 0x40
 80035ae:	4618      	mov	r0, r3
 80035b0:	f000 fc81 	bl	8003eb6 <TIM_ITRx_SetConfig>
      break;
 80035b4:	e00c      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681a      	ldr	r2, [r3, #0]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4619      	mov	r1, r3
 80035c0:	4610      	mov	r0, r2
 80035c2:	f000 fc78 	bl	8003eb6 <TIM_ITRx_SetConfig>
      break;
 80035c6:	e003      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	73fb      	strb	r3, [r7, #15]
      break;
 80035cc:	e000      	b.n	80035d0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80035ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	bf00      	nop
 80035ec:	00100070 	.word	0x00100070
 80035f0:	00100060 	.word	0x00100060
 80035f4:	00100050 	.word	0x00100050
 80035f8:	00100040 	.word	0x00100040
 80035fc:	00100030 	.word	0x00100030
 8003600:	00100020 	.word	0x00100020

08003604 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	4a46      	ldr	r2, [pc, #280]	; (8003780 <TIM_Base_SetConfig+0x12c>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d017      	beq.n	800369c <TIM_Base_SetConfig+0x48>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003672:	d013      	beq.n	800369c <TIM_Base_SetConfig+0x48>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	4a43      	ldr	r2, [pc, #268]	; (8003784 <TIM_Base_SetConfig+0x130>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d00f      	beq.n	800369c <TIM_Base_SetConfig+0x48>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	4a42      	ldr	r2, [pc, #264]	; (8003788 <TIM_Base_SetConfig+0x134>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d00b      	beq.n	800369c <TIM_Base_SetConfig+0x48>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a41      	ldr	r2, [pc, #260]	; (800378c <TIM_Base_SetConfig+0x138>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d007      	beq.n	800369c <TIM_Base_SetConfig+0x48>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a40      	ldr	r2, [pc, #256]	; (8003790 <TIM_Base_SetConfig+0x13c>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d003      	beq.n	800369c <TIM_Base_SetConfig+0x48>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a3f      	ldr	r2, [pc, #252]	; (8003794 <TIM_Base_SetConfig+0x140>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d108      	bne.n	80036ae <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a33      	ldr	r2, [pc, #204]	; (8003780 <TIM_Base_SetConfig+0x12c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d023      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036bc:	d01f      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a30      	ldr	r2, [pc, #192]	; (8003784 <TIM_Base_SetConfig+0x130>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d01b      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a2f      	ldr	r2, [pc, #188]	; (8003788 <TIM_Base_SetConfig+0x134>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d017      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a2e      	ldr	r2, [pc, #184]	; (800378c <TIM_Base_SetConfig+0x138>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d013      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a2d      	ldr	r2, [pc, #180]	; (8003790 <TIM_Base_SetConfig+0x13c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d00f      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a2d      	ldr	r2, [pc, #180]	; (8003798 <TIM_Base_SetConfig+0x144>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d00b      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a2c      	ldr	r2, [pc, #176]	; (800379c <TIM_Base_SetConfig+0x148>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d007      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a2b      	ldr	r2, [pc, #172]	; (80037a0 <TIM_Base_SetConfig+0x14c>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d003      	beq.n	80036fe <TIM_Base_SetConfig+0xaa>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a26      	ldr	r2, [pc, #152]	; (8003794 <TIM_Base_SetConfig+0x140>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d108      	bne.n	8003710 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	4313      	orrs	r3, r2
 800370e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	4313      	orrs	r3, r2
 800371c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a12      	ldr	r2, [pc, #72]	; (8003780 <TIM_Base_SetConfig+0x12c>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d013      	beq.n	8003764 <TIM_Base_SetConfig+0x110>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a14      	ldr	r2, [pc, #80]	; (8003790 <TIM_Base_SetConfig+0x13c>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d00f      	beq.n	8003764 <TIM_Base_SetConfig+0x110>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a14      	ldr	r2, [pc, #80]	; (8003798 <TIM_Base_SetConfig+0x144>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d00b      	beq.n	8003764 <TIM_Base_SetConfig+0x110>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a13      	ldr	r2, [pc, #76]	; (800379c <TIM_Base_SetConfig+0x148>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d007      	beq.n	8003764 <TIM_Base_SetConfig+0x110>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a12      	ldr	r2, [pc, #72]	; (80037a0 <TIM_Base_SetConfig+0x14c>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d003      	beq.n	8003764 <TIM_Base_SetConfig+0x110>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a0d      	ldr	r2, [pc, #52]	; (8003794 <TIM_Base_SetConfig+0x140>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d103      	bne.n	800376c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	691a      	ldr	r2, [r3, #16]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	615a      	str	r2, [r3, #20]
}
 8003772:	bf00      	nop
 8003774:	3714      	adds	r7, #20
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr
 800377e:	bf00      	nop
 8003780:	40012c00 	.word	0x40012c00
 8003784:	40000400 	.word	0x40000400
 8003788:	40000800 	.word	0x40000800
 800378c:	40000c00 	.word	0x40000c00
 8003790:	40013400 	.word	0x40013400
 8003794:	40015000 	.word	0x40015000
 8003798:	40014000 	.word	0x40014000
 800379c:	40014400 	.word	0x40014400
 80037a0:	40014800 	.word	0x40014800

080037a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b087      	sub	sp, #28
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
 80037ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	f023 0201 	bic.w	r2, r3, #1
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6a1b      	ldr	r3, [r3, #32]
 80037be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	f023 0303 	bic.w	r3, r3, #3
 80037de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	f023 0302 	bic.w	r3, r3, #2
 80037f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	4a30      	ldr	r2, [pc, #192]	; (80038c0 <TIM_OC1_SetConfig+0x11c>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d013      	beq.n	800382c <TIM_OC1_SetConfig+0x88>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4a2f      	ldr	r2, [pc, #188]	; (80038c4 <TIM_OC1_SetConfig+0x120>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d00f      	beq.n	800382c <TIM_OC1_SetConfig+0x88>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a2e      	ldr	r2, [pc, #184]	; (80038c8 <TIM_OC1_SetConfig+0x124>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d00b      	beq.n	800382c <TIM_OC1_SetConfig+0x88>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a2d      	ldr	r2, [pc, #180]	; (80038cc <TIM_OC1_SetConfig+0x128>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d007      	beq.n	800382c <TIM_OC1_SetConfig+0x88>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	4a2c      	ldr	r2, [pc, #176]	; (80038d0 <TIM_OC1_SetConfig+0x12c>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d003      	beq.n	800382c <TIM_OC1_SetConfig+0x88>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a2b      	ldr	r2, [pc, #172]	; (80038d4 <TIM_OC1_SetConfig+0x130>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d10c      	bne.n	8003846 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	f023 0308 	bic.w	r3, r3, #8
 8003832:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	697a      	ldr	r2, [r7, #20]
 800383a:	4313      	orrs	r3, r2
 800383c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f023 0304 	bic.w	r3, r3, #4
 8003844:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a1d      	ldr	r2, [pc, #116]	; (80038c0 <TIM_OC1_SetConfig+0x11c>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d013      	beq.n	8003876 <TIM_OC1_SetConfig+0xd2>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a1c      	ldr	r2, [pc, #112]	; (80038c4 <TIM_OC1_SetConfig+0x120>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d00f      	beq.n	8003876 <TIM_OC1_SetConfig+0xd2>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a1b      	ldr	r2, [pc, #108]	; (80038c8 <TIM_OC1_SetConfig+0x124>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d00b      	beq.n	8003876 <TIM_OC1_SetConfig+0xd2>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a1a      	ldr	r2, [pc, #104]	; (80038cc <TIM_OC1_SetConfig+0x128>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d007      	beq.n	8003876 <TIM_OC1_SetConfig+0xd2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a19      	ldr	r2, [pc, #100]	; (80038d0 <TIM_OC1_SetConfig+0x12c>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d003      	beq.n	8003876 <TIM_OC1_SetConfig+0xd2>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a18      	ldr	r2, [pc, #96]	; (80038d4 <TIM_OC1_SetConfig+0x130>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d111      	bne.n	800389a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800387c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003884:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	4313      	orrs	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	699b      	ldr	r3, [r3, #24]
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	4313      	orrs	r3, r2
 8003898:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	693a      	ldr	r2, [r7, #16]
 800389e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	68fa      	ldr	r2, [r7, #12]
 80038a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685a      	ldr	r2, [r3, #4]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	621a      	str	r2, [r3, #32]
}
 80038b4:	bf00      	nop
 80038b6:	371c      	adds	r7, #28
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	40012c00 	.word	0x40012c00
 80038c4:	40013400 	.word	0x40013400
 80038c8:	40014000 	.word	0x40014000
 80038cc:	40014400 	.word	0x40014400
 80038d0:	40014800 	.word	0x40014800
 80038d4:	40015000 	.word	0x40015000

080038d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038d8:	b480      	push	{r7}
 80038da:	b087      	sub	sp, #28
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1b      	ldr	r3, [r3, #32]
 80038e6:	f023 0210 	bic.w	r2, r3, #16
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003906:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800390a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	021b      	lsls	r3, r3, #8
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	4313      	orrs	r3, r2
 800391e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	f023 0320 	bic.w	r3, r3, #32
 8003926:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	011b      	lsls	r3, r3, #4
 800392e:	697a      	ldr	r2, [r7, #20]
 8003930:	4313      	orrs	r3, r2
 8003932:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a2c      	ldr	r2, [pc, #176]	; (80039e8 <TIM_OC2_SetConfig+0x110>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d007      	beq.n	800394c <TIM_OC2_SetConfig+0x74>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a2b      	ldr	r2, [pc, #172]	; (80039ec <TIM_OC2_SetConfig+0x114>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d003      	beq.n	800394c <TIM_OC2_SetConfig+0x74>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a2a      	ldr	r2, [pc, #168]	; (80039f0 <TIM_OC2_SetConfig+0x118>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d10d      	bne.n	8003968 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003952:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	011b      	lsls	r3, r3, #4
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	4313      	orrs	r3, r2
 800395e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003966:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a1f      	ldr	r2, [pc, #124]	; (80039e8 <TIM_OC2_SetConfig+0x110>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d013      	beq.n	8003998 <TIM_OC2_SetConfig+0xc0>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a1e      	ldr	r2, [pc, #120]	; (80039ec <TIM_OC2_SetConfig+0x114>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d00f      	beq.n	8003998 <TIM_OC2_SetConfig+0xc0>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a1e      	ldr	r2, [pc, #120]	; (80039f4 <TIM_OC2_SetConfig+0x11c>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d00b      	beq.n	8003998 <TIM_OC2_SetConfig+0xc0>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a1d      	ldr	r2, [pc, #116]	; (80039f8 <TIM_OC2_SetConfig+0x120>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d007      	beq.n	8003998 <TIM_OC2_SetConfig+0xc0>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a1c      	ldr	r2, [pc, #112]	; (80039fc <TIM_OC2_SetConfig+0x124>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d003      	beq.n	8003998 <TIM_OC2_SetConfig+0xc0>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a17      	ldr	r2, [pc, #92]	; (80039f0 <TIM_OC2_SetConfig+0x118>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d113      	bne.n	80039c0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800399e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80039a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	4313      	orrs	r3, r2
 80039b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	4313      	orrs	r3, r2
 80039be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	693a      	ldr	r2, [r7, #16]
 80039c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	621a      	str	r2, [r3, #32]
}
 80039da:	bf00      	nop
 80039dc:	371c      	adds	r7, #28
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	40012c00 	.word	0x40012c00
 80039ec:	40013400 	.word	0x40013400
 80039f0:	40015000 	.word	0x40015000
 80039f4:	40014000 	.word	0x40014000
 80039f8:	40014400 	.word	0x40014400
 80039fc:	40014800 	.word	0x40014800

08003a00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b087      	sub	sp, #28
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	69db      	ldr	r3, [r3, #28]
 8003a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f023 0303 	bic.w	r3, r3, #3
 8003a3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003a4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	021b      	lsls	r3, r3, #8
 8003a54:	697a      	ldr	r2, [r7, #20]
 8003a56:	4313      	orrs	r3, r2
 8003a58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a2b      	ldr	r2, [pc, #172]	; (8003b0c <TIM_OC3_SetConfig+0x10c>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d007      	beq.n	8003a72 <TIM_OC3_SetConfig+0x72>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a2a      	ldr	r2, [pc, #168]	; (8003b10 <TIM_OC3_SetConfig+0x110>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d003      	beq.n	8003a72 <TIM_OC3_SetConfig+0x72>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a29      	ldr	r2, [pc, #164]	; (8003b14 <TIM_OC3_SetConfig+0x114>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d10d      	bne.n	8003a8e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	021b      	lsls	r3, r3, #8
 8003a80:	697a      	ldr	r2, [r7, #20]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a1e      	ldr	r2, [pc, #120]	; (8003b0c <TIM_OC3_SetConfig+0x10c>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d013      	beq.n	8003abe <TIM_OC3_SetConfig+0xbe>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a1d      	ldr	r2, [pc, #116]	; (8003b10 <TIM_OC3_SetConfig+0x110>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d00f      	beq.n	8003abe <TIM_OC3_SetConfig+0xbe>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	4a1d      	ldr	r2, [pc, #116]	; (8003b18 <TIM_OC3_SetConfig+0x118>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d00b      	beq.n	8003abe <TIM_OC3_SetConfig+0xbe>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a1c      	ldr	r2, [pc, #112]	; (8003b1c <TIM_OC3_SetConfig+0x11c>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d007      	beq.n	8003abe <TIM_OC3_SetConfig+0xbe>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a1b      	ldr	r2, [pc, #108]	; (8003b20 <TIM_OC3_SetConfig+0x120>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d003      	beq.n	8003abe <TIM_OC3_SetConfig+0xbe>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a16      	ldr	r2, [pc, #88]	; (8003b14 <TIM_OC3_SetConfig+0x114>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d113      	bne.n	8003ae6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003acc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	011b      	lsls	r3, r3, #4
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	621a      	str	r2, [r3, #32]
}
 8003b00:	bf00      	nop
 8003b02:	371c      	adds	r7, #28
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	40012c00 	.word	0x40012c00
 8003b10:	40013400 	.word	0x40013400
 8003b14:	40015000 	.word	0x40015000
 8003b18:	40014000 	.word	0x40014000
 8003b1c:	40014400 	.word	0x40014400
 8003b20:	40014800 	.word	0x40014800

08003b24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b087      	sub	sp, #28
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	021b      	lsls	r3, r3, #8
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	031b      	lsls	r3, r3, #12
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a2c      	ldr	r2, [pc, #176]	; (8003c34 <TIM_OC4_SetConfig+0x110>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d007      	beq.n	8003b98 <TIM_OC4_SetConfig+0x74>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a2b      	ldr	r2, [pc, #172]	; (8003c38 <TIM_OC4_SetConfig+0x114>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d003      	beq.n	8003b98 <TIM_OC4_SetConfig+0x74>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a2a      	ldr	r2, [pc, #168]	; (8003c3c <TIM_OC4_SetConfig+0x118>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d10d      	bne.n	8003bb4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003b9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	031b      	lsls	r3, r3, #12
 8003ba6:	697a      	ldr	r2, [r7, #20]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bb2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a1f      	ldr	r2, [pc, #124]	; (8003c34 <TIM_OC4_SetConfig+0x110>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d013      	beq.n	8003be4 <TIM_OC4_SetConfig+0xc0>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a1e      	ldr	r2, [pc, #120]	; (8003c38 <TIM_OC4_SetConfig+0x114>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d00f      	beq.n	8003be4 <TIM_OC4_SetConfig+0xc0>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a1e      	ldr	r2, [pc, #120]	; (8003c40 <TIM_OC4_SetConfig+0x11c>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d00b      	beq.n	8003be4 <TIM_OC4_SetConfig+0xc0>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a1d      	ldr	r2, [pc, #116]	; (8003c44 <TIM_OC4_SetConfig+0x120>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d007      	beq.n	8003be4 <TIM_OC4_SetConfig+0xc0>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a1c      	ldr	r2, [pc, #112]	; (8003c48 <TIM_OC4_SetConfig+0x124>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d003      	beq.n	8003be4 <TIM_OC4_SetConfig+0xc0>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	4a17      	ldr	r2, [pc, #92]	; (8003c3c <TIM_OC4_SetConfig+0x118>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d113      	bne.n	8003c0c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bea:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003bf2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	019b      	lsls	r3, r3, #6
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	699b      	ldr	r3, [r3, #24]
 8003c04:	019b      	lsls	r3, r3, #6
 8003c06:	693a      	ldr	r2, [r7, #16]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	621a      	str	r2, [r3, #32]
}
 8003c26:	bf00      	nop
 8003c28:	371c      	adds	r7, #28
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop
 8003c34:	40012c00 	.word	0x40012c00
 8003c38:	40013400 	.word	0x40013400
 8003c3c:	40015000 	.word	0x40015000
 8003c40:	40014000 	.word	0x40014000
 8003c44:	40014400 	.word	0x40014400
 8003c48:	40014800 	.word	0x40014800

08003c4c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b087      	sub	sp, #28
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a1b      	ldr	r3, [r3, #32]
 8003c5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003c90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	041b      	lsls	r3, r3, #16
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a19      	ldr	r2, [pc, #100]	; (8003d08 <TIM_OC5_SetConfig+0xbc>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d013      	beq.n	8003cce <TIM_OC5_SetConfig+0x82>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	4a18      	ldr	r2, [pc, #96]	; (8003d0c <TIM_OC5_SetConfig+0xc0>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d00f      	beq.n	8003cce <TIM_OC5_SetConfig+0x82>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a17      	ldr	r2, [pc, #92]	; (8003d10 <TIM_OC5_SetConfig+0xc4>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d00b      	beq.n	8003cce <TIM_OC5_SetConfig+0x82>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a16      	ldr	r2, [pc, #88]	; (8003d14 <TIM_OC5_SetConfig+0xc8>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d007      	beq.n	8003cce <TIM_OC5_SetConfig+0x82>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a15      	ldr	r2, [pc, #84]	; (8003d18 <TIM_OC5_SetConfig+0xcc>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d003      	beq.n	8003cce <TIM_OC5_SetConfig+0x82>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a14      	ldr	r2, [pc, #80]	; (8003d1c <TIM_OC5_SetConfig+0xd0>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d109      	bne.n	8003ce2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cd4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	021b      	lsls	r3, r3, #8
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	68fa      	ldr	r2, [r7, #12]
 8003cec:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685a      	ldr	r2, [r3, #4]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	621a      	str	r2, [r3, #32]
}
 8003cfc:	bf00      	nop
 8003cfe:	371c      	adds	r7, #28
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	40012c00 	.word	0x40012c00
 8003d0c:	40013400 	.word	0x40013400
 8003d10:	40014000 	.word	0x40014000
 8003d14:	40014400 	.word	0x40014400
 8003d18:	40014800 	.word	0x40014800
 8003d1c:	40015000 	.word	0x40015000

08003d20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b087      	sub	sp, #28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
 8003d3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	021b      	lsls	r3, r3, #8
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003d66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	051b      	lsls	r3, r3, #20
 8003d6e:	693a      	ldr	r2, [r7, #16]
 8003d70:	4313      	orrs	r3, r2
 8003d72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a1a      	ldr	r2, [pc, #104]	; (8003de0 <TIM_OC6_SetConfig+0xc0>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d013      	beq.n	8003da4 <TIM_OC6_SetConfig+0x84>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a19      	ldr	r2, [pc, #100]	; (8003de4 <TIM_OC6_SetConfig+0xc4>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d00f      	beq.n	8003da4 <TIM_OC6_SetConfig+0x84>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4a18      	ldr	r2, [pc, #96]	; (8003de8 <TIM_OC6_SetConfig+0xc8>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d00b      	beq.n	8003da4 <TIM_OC6_SetConfig+0x84>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a17      	ldr	r2, [pc, #92]	; (8003dec <TIM_OC6_SetConfig+0xcc>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d007      	beq.n	8003da4 <TIM_OC6_SetConfig+0x84>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a16      	ldr	r2, [pc, #88]	; (8003df0 <TIM_OC6_SetConfig+0xd0>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d003      	beq.n	8003da4 <TIM_OC6_SetConfig+0x84>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a15      	ldr	r2, [pc, #84]	; (8003df4 <TIM_OC6_SetConfig+0xd4>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d109      	bne.n	8003db8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003daa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	695b      	ldr	r3, [r3, #20]
 8003db0:	029b      	lsls	r3, r3, #10
 8003db2:	697a      	ldr	r2, [r7, #20]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	685a      	ldr	r2, [r3, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	621a      	str	r2, [r3, #32]
}
 8003dd2:	bf00      	nop
 8003dd4:	371c      	adds	r7, #28
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	40012c00 	.word	0x40012c00
 8003de4:	40013400 	.word	0x40013400
 8003de8:	40014000 	.word	0x40014000
 8003dec:	40014400 	.word	0x40014400
 8003df0:	40014800 	.word	0x40014800
 8003df4:	40015000 	.word	0x40015000

08003df8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b087      	sub	sp, #28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	f023 0201 	bic.w	r2, r3, #1
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	699b      	ldr	r3, [r3, #24]
 8003e1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	011b      	lsls	r3, r3, #4
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f023 030a 	bic.w	r3, r3, #10
 8003e34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	621a      	str	r2, [r3, #32]
}
 8003e4a:	bf00      	nop
 8003e4c:	371c      	adds	r7, #28
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr

08003e56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e56:	b480      	push	{r7}
 8003e58:	b087      	sub	sp, #28
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	60f8      	str	r0, [r7, #12]
 8003e5e:	60b9      	str	r1, [r7, #8]
 8003e60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	f023 0210 	bic.w	r2, r3, #16
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	031b      	lsls	r3, r3, #12
 8003e86:	697a      	ldr	r2, [r7, #20]
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e92:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	011b      	lsls	r3, r3, #4
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	bf00      	nop
 8003eac:	371c      	adds	r7, #28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr

08003eb6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	b085      	sub	sp, #20
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	6078      	str	r0, [r7, #4]
 8003ebe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003ecc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ed0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	f043 0307 	orr.w	r3, r3, #7
 8003edc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	609a      	str	r2, [r3, #8]
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
 8003efc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	021a      	lsls	r2, r3, #8
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	431a      	orrs	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	697a      	ldr	r2, [r7, #20]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	697a      	ldr	r2, [r7, #20]
 8003f22:	609a      	str	r2, [r3, #8]
}
 8003f24:	bf00      	nop
 8003f26:	371c      	adds	r7, #28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b087      	sub	sp, #28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	60f8      	str	r0, [r7, #12]
 8003f38:	60b9      	str	r1, [r7, #8]
 8003f3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	f003 031f 	and.w	r3, r3, #31
 8003f42:	2201      	movs	r2, #1
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6a1a      	ldr	r2, [r3, #32]
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	43db      	mvns	r3, r3
 8003f52:	401a      	ands	r2, r3
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6a1a      	ldr	r2, [r3, #32]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	f003 031f 	and.w	r3, r3, #31
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	fa01 f303 	lsl.w	r3, r1, r3
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	621a      	str	r2, [r3, #32]
}
 8003f6e:	bf00      	nop
 8003f70:	371c      	adds	r7, #28
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr
	...

08003f7c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d109      	bne.n	8003fa0 <HAL_TIMEx_PWMN_Start+0x24>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	bf14      	ite	ne
 8003f98:	2301      	movne	r3, #1
 8003f9a:	2300      	moveq	r3, #0
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	e022      	b.n	8003fe6 <HAL_TIMEx_PWMN_Start+0x6a>
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	d109      	bne.n	8003fba <HAL_TIMEx_PWMN_Start+0x3e>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	2b01      	cmp	r3, #1
 8003fb0:	bf14      	ite	ne
 8003fb2:	2301      	movne	r3, #1
 8003fb4:	2300      	moveq	r3, #0
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	e015      	b.n	8003fe6 <HAL_TIMEx_PWMN_Start+0x6a>
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	2b08      	cmp	r3, #8
 8003fbe:	d109      	bne.n	8003fd4 <HAL_TIMEx_PWMN_Start+0x58>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	bf14      	ite	ne
 8003fcc:	2301      	movne	r3, #1
 8003fce:	2300      	moveq	r3, #0
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	e008      	b.n	8003fe6 <HAL_TIMEx_PWMN_Start+0x6a>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	bf14      	ite	ne
 8003fe0:	2301      	movne	r3, #1
 8003fe2:	2300      	moveq	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e073      	b.n	80040d6 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d104      	bne.n	8003ffe <HAL_TIMEx_PWMN_Start+0x82>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ffc:	e013      	b.n	8004026 <HAL_TIMEx_PWMN_Start+0xaa>
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b04      	cmp	r3, #4
 8004002:	d104      	bne.n	800400e <HAL_TIMEx_PWMN_Start+0x92>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2202      	movs	r2, #2
 8004008:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800400c:	e00b      	b.n	8004026 <HAL_TIMEx_PWMN_Start+0xaa>
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b08      	cmp	r3, #8
 8004012:	d104      	bne.n	800401e <HAL_TIMEx_PWMN_Start+0xa2>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2202      	movs	r2, #2
 8004018:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800401c:	e003      	b.n	8004026 <HAL_TIMEx_PWMN_Start+0xaa>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2202      	movs	r2, #2
 8004022:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2204      	movs	r2, #4
 800402c:	6839      	ldr	r1, [r7, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f000 f9f4 	bl	800441c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004042:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a25      	ldr	r2, [pc, #148]	; (80040e0 <HAL_TIMEx_PWMN_Start+0x164>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d022      	beq.n	8004094 <HAL_TIMEx_PWMN_Start+0x118>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004056:	d01d      	beq.n	8004094 <HAL_TIMEx_PWMN_Start+0x118>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a21      	ldr	r2, [pc, #132]	; (80040e4 <HAL_TIMEx_PWMN_Start+0x168>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d018      	beq.n	8004094 <HAL_TIMEx_PWMN_Start+0x118>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a20      	ldr	r2, [pc, #128]	; (80040e8 <HAL_TIMEx_PWMN_Start+0x16c>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d013      	beq.n	8004094 <HAL_TIMEx_PWMN_Start+0x118>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1e      	ldr	r2, [pc, #120]	; (80040ec <HAL_TIMEx_PWMN_Start+0x170>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d00e      	beq.n	8004094 <HAL_TIMEx_PWMN_Start+0x118>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1d      	ldr	r2, [pc, #116]	; (80040f0 <HAL_TIMEx_PWMN_Start+0x174>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d009      	beq.n	8004094 <HAL_TIMEx_PWMN_Start+0x118>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a1b      	ldr	r2, [pc, #108]	; (80040f4 <HAL_TIMEx_PWMN_Start+0x178>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d004      	beq.n	8004094 <HAL_TIMEx_PWMN_Start+0x118>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a1a      	ldr	r2, [pc, #104]	; (80040f8 <HAL_TIMEx_PWMN_Start+0x17c>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d115      	bne.n	80040c0 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689a      	ldr	r2, [r3, #8]
 800409a:	4b18      	ldr	r3, [pc, #96]	; (80040fc <HAL_TIMEx_PWMN_Start+0x180>)
 800409c:	4013      	ands	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2b06      	cmp	r3, #6
 80040a4:	d015      	beq.n	80040d2 <HAL_TIMEx_PWMN_Start+0x156>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040ac:	d011      	beq.n	80040d2 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f042 0201 	orr.w	r2, r2, #1
 80040bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040be:	e008      	b.n	80040d2 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f042 0201 	orr.w	r2, r2, #1
 80040ce:	601a      	str	r2, [r3, #0]
 80040d0:	e000      	b.n	80040d4 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40012c00 	.word	0x40012c00
 80040e4:	40000400 	.word	0x40000400
 80040e8:	40000800 	.word	0x40000800
 80040ec:	40000c00 	.word	0x40000c00
 80040f0:	40013400 	.word	0x40013400
 80040f4:	40014000 	.word	0x40014000
 80040f8:	40015000 	.word	0x40015000
 80040fc:	00010007 	.word	0x00010007

08004100 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004110:	2b01      	cmp	r3, #1
 8004112:	d101      	bne.n	8004118 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004114:	2302      	movs	r3, #2
 8004116:	e074      	b.n	8004202 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a34      	ldr	r2, [pc, #208]	; (8004210 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d009      	beq.n	8004156 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a33      	ldr	r2, [pc, #204]	; (8004214 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d004      	beq.n	8004156 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a31      	ldr	r2, [pc, #196]	; (8004218 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d108      	bne.n	8004168 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800415c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	4313      	orrs	r3, r2
 8004166:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800416e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004172:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a21      	ldr	r2, [pc, #132]	; (8004210 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d022      	beq.n	80041d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004198:	d01d      	beq.n	80041d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a1f      	ldr	r2, [pc, #124]	; (800421c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d018      	beq.n	80041d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a1d      	ldr	r2, [pc, #116]	; (8004220 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d013      	beq.n	80041d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a1c      	ldr	r2, [pc, #112]	; (8004224 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d00e      	beq.n	80041d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a15      	ldr	r2, [pc, #84]	; (8004214 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d009      	beq.n	80041d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a18      	ldr	r2, [pc, #96]	; (8004228 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d004      	beq.n	80041d6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a11      	ldr	r2, [pc, #68]	; (8004218 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d10c      	bne.n	80041f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68ba      	ldr	r2, [r7, #8]
 80041ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2201      	movs	r2, #1
 80041f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3714      	adds	r7, #20
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	40012c00 	.word	0x40012c00
 8004214:	40013400 	.word	0x40013400
 8004218:	40015000 	.word	0x40015000
 800421c:	40000400 	.word	0x40000400
 8004220:	40000800 	.word	0x40000800
 8004224:	40000c00 	.word	0x40000c00
 8004228:	40014000 	.word	0x40014000

0800422c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800422c:	b480      	push	{r7}
 800422e:	b085      	sub	sp, #20
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004240:	2b01      	cmp	r3, #1
 8004242:	d101      	bne.n	8004248 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004244:	2302      	movs	r3, #2
 8004246:	e096      	b.n	8004376 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	4313      	orrs	r3, r2
 800425c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	4313      	orrs	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	4313      	orrs	r3, r2
 8004278:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4313      	orrs	r3, r2
 8004286:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	4313      	orrs	r3, r2
 8004294:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ae:	4313      	orrs	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	041b      	lsls	r3, r3, #16
 80042be:	4313      	orrs	r3, r2
 80042c0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a2f      	ldr	r2, [pc, #188]	; (8004384 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d009      	beq.n	80042e0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a2d      	ldr	r2, [pc, #180]	; (8004388 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d004      	beq.n	80042e0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a2c      	ldr	r2, [pc, #176]	; (800438c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d106      	bne.n	80042ee <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	69db      	ldr	r3, [r3, #28]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a24      	ldr	r2, [pc, #144]	; (8004384 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d009      	beq.n	800430c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a22      	ldr	r2, [pc, #136]	; (8004388 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d004      	beq.n	800430c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a21      	ldr	r2, [pc, #132]	; (800438c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d12b      	bne.n	8004364 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004316:	051b      	lsls	r3, r3, #20
 8004318:	4313      	orrs	r3, r2
 800431a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	4313      	orrs	r3, r2
 8004328:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004334:	4313      	orrs	r3, r2
 8004336:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a11      	ldr	r2, [pc, #68]	; (8004384 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d009      	beq.n	8004356 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a10      	ldr	r2, [pc, #64]	; (8004388 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d004      	beq.n	8004356 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a0e      	ldr	r2, [pc, #56]	; (800438c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d106      	bne.n	8004364 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004360:	4313      	orrs	r3, r2
 8004362:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3714      	adds	r7, #20
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	40012c00 	.word	0x40012c00
 8004388:	40013400 	.word	0x40013400
 800438c:	40015000 	.word	0x40015000

08004390 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004398:	bf00      	nop
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr

080043a4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b083      	sub	sp, #12
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043ac:	bf00      	nop
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80043c0:	bf00      	nop
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80043e8:	bf00      	nop
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800441c:	b480      	push	{r7}
 800441e:	b087      	sub	sp, #28
 8004420:	af00      	add	r7, sp, #0
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	f003 031f 	and.w	r3, r3, #31
 800442e:	2204      	movs	r2, #4
 8004430:	fa02 f303 	lsl.w	r3, r2, r3
 8004434:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6a1a      	ldr	r2, [r3, #32]
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	43db      	mvns	r3, r3
 800443e:	401a      	ands	r2, r3
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6a1a      	ldr	r2, [r3, #32]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	f003 031f 	and.w	r3, r3, #31
 800444e:	6879      	ldr	r1, [r7, #4]
 8004450:	fa01 f303 	lsl.w	r3, r1, r3
 8004454:	431a      	orrs	r2, r3
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	621a      	str	r2, [r3, #32]
}
 800445a:	bf00      	nop
 800445c:	371c      	adds	r7, #28
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr

08004466 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004466:	b580      	push	{r7, lr}
 8004468:	b082      	sub	sp, #8
 800446a:	af00      	add	r7, sp, #0
 800446c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d101      	bne.n	8004478 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e042      	b.n	80044fe <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7fc fe34 	bl	80010f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2224      	movs	r2, #36	; 0x24
 8004494:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0201 	bic.w	r2, r2, #1
 80044a6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f000 fc51 	bl	8004d50 <UART_SetConfig>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d101      	bne.n	80044b8 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80044b4:	2301      	movs	r3, #1
 80044b6:	e022      	b.n	80044fe <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 ff41 	bl	8005348 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80044d4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689a      	ldr	r2, [r3, #8]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80044e4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f042 0201 	orr.w	r2, r2, #1
 80044f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 ffc8 	bl	800548c <UART_CheckIdleState>
 80044fc:	4603      	mov	r3, r0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3708      	adds	r7, #8
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b08a      	sub	sp, #40	; 0x28
 800450a:	af02      	add	r7, sp, #8
 800450c:	60f8      	str	r0, [r7, #12]
 800450e:	60b9      	str	r1, [r7, #8]
 8004510:	603b      	str	r3, [r7, #0]
 8004512:	4613      	mov	r3, r2
 8004514:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800451c:	2b20      	cmp	r3, #32
 800451e:	f040 8083 	bne.w	8004628 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <HAL_UART_Transmit+0x28>
 8004528:	88fb      	ldrh	r3, [r7, #6]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d101      	bne.n	8004532 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e07b      	b.n	800462a <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <HAL_UART_Transmit+0x3a>
 800453c:	2302      	movs	r3, #2
 800453e:	e074      	b.n	800462a <HAL_UART_Transmit+0x124>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2221      	movs	r2, #33	; 0x21
 8004554:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004558:	f7fc fe82 	bl	8001260 <HAL_GetTick>
 800455c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	88fa      	ldrh	r2, [r7, #6]
 8004562:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	88fa      	ldrh	r2, [r7, #6]
 800456a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004576:	d108      	bne.n	800458a <HAL_UART_Transmit+0x84>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	691b      	ldr	r3, [r3, #16]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d104      	bne.n	800458a <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004580:	2300      	movs	r3, #0
 8004582:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	61bb      	str	r3, [r7, #24]
 8004588:	e003      	b.n	8004592 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800458e:	2300      	movs	r3, #0
 8004590:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800459a:	e02c      	b.n	80045f6 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	9300      	str	r3, [sp, #0]
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	2200      	movs	r2, #0
 80045a4:	2180      	movs	r1, #128	; 0x80
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 ffbb 	bl	8005522 <UART_WaitOnFlagUntilTimeout>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d001      	beq.n	80045b6 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80045b2:	2303      	movs	r3, #3
 80045b4:	e039      	b.n	800462a <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d10b      	bne.n	80045d4 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	881b      	ldrh	r3, [r3, #0]
 80045c0:	461a      	mov	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ca:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	3302      	adds	r3, #2
 80045d0:	61bb      	str	r3, [r7, #24]
 80045d2:	e007      	b.n	80045e4 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	781a      	ldrb	r2, [r3, #0]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	3301      	adds	r3, #1
 80045e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	3b01      	subs	r3, #1
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1cc      	bne.n	800459c <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	9300      	str	r3, [sp, #0]
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	2200      	movs	r2, #0
 800460a:	2140      	movs	r1, #64	; 0x40
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 ff88 	bl	8005522 <UART_WaitOnFlagUntilTimeout>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e006      	b.n	800462a <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2220      	movs	r2, #32
 8004620:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004624:	2300      	movs	r3, #0
 8004626:	e000      	b.n	800462a <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8004628:	2302      	movs	r3, #2
  }
}
 800462a:	4618      	mov	r0, r3
 800462c:	3720      	adds	r7, #32
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
	...

08004634 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b08a      	sub	sp, #40	; 0x28
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	4613      	mov	r3, r2
 8004640:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004648:	2b20      	cmp	r3, #32
 800464a:	d142      	bne.n	80046d2 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d002      	beq.n	8004658 <HAL_UART_Receive_IT+0x24>
 8004652:	88fb      	ldrh	r3, [r7, #6]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e03b      	b.n	80046d4 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004662:	2b01      	cmp	r3, #1
 8004664:	d101      	bne.n	800466a <HAL_UART_Receive_IT+0x36>
 8004666:	2302      	movs	r3, #2
 8004668:	e034      	b.n	80046d4 <HAL_UART_Receive_IT+0xa0>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2201      	movs	r2, #1
 800466e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a17      	ldr	r2, [pc, #92]	; (80046dc <HAL_UART_Receive_IT+0xa8>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d01f      	beq.n	80046c2 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d018      	beq.n	80046c2 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	e853 3f00 	ldrex	r3, [r3]
 800469c:	613b      	str	r3, [r7, #16]
   return(result);
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80046a4:	627b      	str	r3, [r7, #36]	; 0x24
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	461a      	mov	r2, r3
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	623b      	str	r3, [r7, #32]
 80046b0:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b2:	69f9      	ldr	r1, [r7, #28]
 80046b4:	6a3a      	ldr	r2, [r7, #32]
 80046b6:	e841 2300 	strex	r3, r2, [r1]
 80046ba:	61bb      	str	r3, [r7, #24]
   return(result);
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1e6      	bne.n	8004690 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80046c2:	88fb      	ldrh	r3, [r7, #6]
 80046c4:	461a      	mov	r2, r3
 80046c6:	68b9      	ldr	r1, [r7, #8]
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 fff3 	bl	80056b4 <UART_Start_Receive_IT>
 80046ce:	4603      	mov	r3, r0
 80046d0:	e000      	b.n	80046d4 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80046d2:	2302      	movs	r3, #2
  }
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3728      	adds	r7, #40	; 0x28
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	40008000 	.word	0x40008000

080046e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b0ba      	sub	sp, #232	; 0xe8
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	69db      	ldr	r3, [r3, #28]
 80046ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004706:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800470a:	f640 030f 	movw	r3, #2063	; 0x80f
 800470e:	4013      	ands	r3, r2
 8004710:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004714:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004718:	2b00      	cmp	r3, #0
 800471a:	d11b      	bne.n	8004754 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800471c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004720:	f003 0320 	and.w	r3, r3, #32
 8004724:	2b00      	cmp	r3, #0
 8004726:	d015      	beq.n	8004754 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004728:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800472c:	f003 0320 	and.w	r3, r3, #32
 8004730:	2b00      	cmp	r3, #0
 8004732:	d105      	bne.n	8004740 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800473c:	2b00      	cmp	r3, #0
 800473e:	d009      	beq.n	8004754 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 82d6 	beq.w	8004cf6 <HAL_UART_IRQHandler+0x616>
      {
        huart->RxISR(huart);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	4798      	blx	r3
      }
      return;
 8004752:	e2d0      	b.n	8004cf6 <HAL_UART_IRQHandler+0x616>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004754:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 811f 	beq.w	800499c <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800475e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004762:	4b8b      	ldr	r3, [pc, #556]	; (8004990 <HAL_UART_IRQHandler+0x2b0>)
 8004764:	4013      	ands	r3, r2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800476a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800476e:	4b89      	ldr	r3, [pc, #548]	; (8004994 <HAL_UART_IRQHandler+0x2b4>)
 8004770:	4013      	ands	r3, r2
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 8112 	beq.w	800499c <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800477c:	f003 0301 	and.w	r3, r3, #1
 8004780:	2b00      	cmp	r3, #0
 8004782:	d011      	beq.n	80047a8 <HAL_UART_IRQHandler+0xc8>
 8004784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800478c:	2b00      	cmp	r3, #0
 800478e:	d00b      	beq.n	80047a8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2201      	movs	r2, #1
 8004796:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800479e:	f043 0201 	orr.w	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d011      	beq.n	80047d8 <HAL_UART_IRQHandler+0xf8>
 80047b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047b8:	f003 0301 	and.w	r3, r3, #1
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00b      	beq.n	80047d8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2202      	movs	r2, #2
 80047c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047ce:	f043 0204 	orr.w	r2, r3, #4
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d011      	beq.n	8004808 <HAL_UART_IRQHandler+0x128>
 80047e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00b      	beq.n	8004808 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2204      	movs	r2, #4
 80047f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047fe:	f043 0202 	orr.w	r2, r3, #2
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800480c:	f003 0308 	and.w	r3, r3, #8
 8004810:	2b00      	cmp	r3, #0
 8004812:	d017      	beq.n	8004844 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004818:	f003 0320 	and.w	r3, r3, #32
 800481c:	2b00      	cmp	r3, #0
 800481e:	d105      	bne.n	800482c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004820:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004824:	4b5a      	ldr	r3, [pc, #360]	; (8004990 <HAL_UART_IRQHandler+0x2b0>)
 8004826:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00b      	beq.n	8004844 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2208      	movs	r2, #8
 8004832:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800483a:	f043 0208 	orr.w	r2, r3, #8
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004848:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800484c:	2b00      	cmp	r3, #0
 800484e:	d012      	beq.n	8004876 <HAL_UART_IRQHandler+0x196>
 8004850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004854:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00c      	beq.n	8004876 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004864:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800486c:	f043 0220 	orr.w	r2, r3, #32
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 823c 	beq.w	8004cfa <HAL_UART_IRQHandler+0x61a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004886:	f003 0320 	and.w	r3, r3, #32
 800488a:	2b00      	cmp	r3, #0
 800488c:	d013      	beq.n	80048b6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800488e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004892:	f003 0320 	and.w	r3, r3, #32
 8004896:	2b00      	cmp	r3, #0
 8004898:	d105      	bne.n	80048a6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800489a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800489e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d007      	beq.n	80048b6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d003      	beq.n	80048b6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80048bc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ca:	2b40      	cmp	r3, #64	; 0x40
 80048cc:	d005      	beq.n	80048da <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80048ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80048d2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d04f      	beq.n	800497a <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f001 f814 	bl	8005908 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ea:	2b40      	cmp	r3, #64	; 0x40
 80048ec:	d141      	bne.n	8004972 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	3308      	adds	r3, #8
 80048f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80048fc:	e853 3f00 	ldrex	r3, [r3]
 8004900:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004904:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004908:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800490c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	3308      	adds	r3, #8
 8004916:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800491a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800491e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004922:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004926:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800492a:	e841 2300 	strex	r3, r2, [r1]
 800492e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d1d9      	bne.n	80048ee <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800493e:	2b00      	cmp	r3, #0
 8004940:	d013      	beq.n	800496a <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004946:	4a14      	ldr	r2, [pc, #80]	; (8004998 <HAL_UART_IRQHandler+0x2b8>)
 8004948:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800494e:	4618      	mov	r0, r3
 8004950:	f7fc fded 	bl	800152e <HAL_DMA_Abort_IT>
 8004954:	4603      	mov	r3, r0
 8004956:	2b00      	cmp	r3, #0
 8004958:	d017      	beq.n	800498a <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800495e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8004964:	4610      	mov	r0, r2
 8004966:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004968:	e00f      	b.n	800498a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f9da 	bl	8004d24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004970:	e00b      	b.n	800498a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f9d6 	bl	8004d24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004978:	e007      	b.n	800498a <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f9d2 	bl	8004d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8004988:	e1b7      	b.n	8004cfa <HAL_UART_IRQHandler+0x61a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800498a:	bf00      	nop
    return;
 800498c:	e1b5      	b.n	8004cfa <HAL_UART_IRQHandler+0x61a>
 800498e:	bf00      	nop
 8004990:	10000001 	.word	0x10000001
 8004994:	04000120 	.word	0x04000120
 8004998:	080059d5 	.word	0x080059d5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	f040 814a 	bne.w	8004c3a <HAL_UART_IRQHandler+0x55a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80049a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80049aa:	f003 0310 	and.w	r3, r3, #16
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f000 8143 	beq.w	8004c3a <HAL_UART_IRQHandler+0x55a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80049b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80049b8:	f003 0310 	and.w	r3, r3, #16
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 813c 	beq.w	8004c3a <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2210      	movs	r2, #16
 80049c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d4:	2b40      	cmp	r3, #64	; 0x40
 80049d6:	f040 80b5 	bne.w	8004b44 <HAL_UART_IRQHandler+0x464>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049e6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f000 8187 	beq.w	8004cfe <HAL_UART_IRQHandler+0x61e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80049f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80049fa:	429a      	cmp	r2, r3
 80049fc:	f080 817f 	bcs.w	8004cfe <HAL_UART_IRQHandler+0x61e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004a06:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0320 	and.w	r3, r3, #32
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f040 8086 	bne.w	8004b28 <HAL_UART_IRQHandler+0x448>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004a28:	e853 3f00 	ldrex	r3, [r3]
 8004a2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004a30:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	461a      	mov	r2, r3
 8004a42:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004a46:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004a4a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004a52:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004a56:	e841 2300 	strex	r3, r2, [r1]
 8004a5a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004a5e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1da      	bne.n	8004a1c <HAL_UART_IRQHandler+0x33c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	3308      	adds	r3, #8
 8004a6c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a70:	e853 3f00 	ldrex	r3, [r3]
 8004a74:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004a76:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	3308      	adds	r3, #8
 8004a86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004a8a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004a8e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a90:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8004a92:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004a96:	e841 2300 	strex	r3, r2, [r1]
 8004a9a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004a9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1e1      	bne.n	8004a66 <HAL_UART_IRQHandler+0x386>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	3308      	adds	r3, #8
 8004aa8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aaa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004aac:	e853 3f00 	ldrex	r3, [r3]
 8004ab0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8004ab2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ab4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ab8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	3308      	adds	r3, #8
 8004ac2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004ac6:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004ac8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aca:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004acc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004ace:	e841 2300 	strex	r3, r2, [r1]
 8004ad2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004ad4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1e3      	bne.n	8004aa2 <HAL_UART_IRQHandler+0x3c2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2220      	movs	r2, #32
 8004ade:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004af0:	e853 3f00 	ldrex	r3, [r3]
 8004af4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004af6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004af8:	f023 0310 	bic.w	r3, r3, #16
 8004afc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	461a      	mov	r2, r3
 8004b06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b0a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b0c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b0e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004b10:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b12:	e841 2300 	strex	r3, r2, [r1]
 8004b16:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004b18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1e4      	bne.n	8004ae8 <HAL_UART_IRQHandler+0x408>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7fc fcaa 	bl	800147c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f8fb 	bl	8004d38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004b42:	e0dc      	b.n	8004cfe <HAL_UART_IRQHandler+0x61e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f000 80ce 	beq.w	8004d02 <HAL_UART_IRQHandler+0x622>
          && (nb_rx_data > 0U))
 8004b66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f000 80c9 	beq.w	8004d02 <HAL_UART_IRQHandler+0x622>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004b92:	647b      	str	r3, [r7, #68]	; 0x44
 8004b94:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b9a:	e841 2300 	strex	r3, r2, [r1]
 8004b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1e4      	bne.n	8004b70 <HAL_UART_IRQHandler+0x490>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	3308      	adds	r3, #8
 8004bac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	623b      	str	r3, [r7, #32]
   return(result);
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bbc:	f023 0301 	bic.w	r3, r3, #1
 8004bc0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	3308      	adds	r3, #8
 8004bca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004bce:	633a      	str	r2, [r7, #48]	; 0x30
 8004bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bd6:	e841 2300 	strex	r3, r2, [r1]
 8004bda:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1e1      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x4c6>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2220      	movs	r2, #32
 8004be6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	e853 3f00 	ldrex	r3, [r3]
 8004c02:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0310 	bic.w	r3, r3, #16
 8004c0a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	461a      	mov	r2, r3
 8004c14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004c18:	61fb      	str	r3, [r7, #28]
 8004c1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1c:	69b9      	ldr	r1, [r7, #24]
 8004c1e:	69fa      	ldr	r2, [r7, #28]
 8004c20:	e841 2300 	strex	r3, r2, [r1]
 8004c24:	617b      	str	r3, [r7, #20]
   return(result);
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1e4      	bne.n	8004bf6 <HAL_UART_IRQHandler+0x516>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004c30:	4619      	mov	r1, r3
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f000 f880 	bl	8004d38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c38:	e063      	b.n	8004d02 <HAL_UART_IRQHandler+0x622>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004c3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d00e      	beq.n	8004c64 <HAL_UART_IRQHandler+0x584>
 8004c46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d008      	beq.n	8004c64 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004c5a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f001 fb57 	bl	8006310 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c62:	e051      	b.n	8004d08 <HAL_UART_IRQHandler+0x628>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004c64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d014      	beq.n	8004c9a <HAL_UART_IRQHandler+0x5ba>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004c70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d105      	bne.n	8004c88 <HAL_UART_IRQHandler+0x5a8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004c7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d008      	beq.n	8004c9a <HAL_UART_IRQHandler+0x5ba>
  {
    if (huart->TxISR != NULL)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d03a      	beq.n	8004d06 <HAL_UART_IRQHandler+0x626>
    {
      huart->TxISR(huart);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	4798      	blx	r3
    }
    return;
 8004c98:	e035      	b.n	8004d06 <HAL_UART_IRQHandler+0x626>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d009      	beq.n	8004cba <HAL_UART_IRQHandler+0x5da>
 8004ca6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d003      	beq.n	8004cba <HAL_UART_IRQHandler+0x5da>
  {
    UART_EndTransmit_IT(huart);
 8004cb2:	6878      	ldr	r0, [r7, #4]
 8004cb4:	f000 fea4 	bl	8005a00 <UART_EndTransmit_IT>
    return;
 8004cb8:	e026      	b.n	8004d08 <HAL_UART_IRQHandler+0x628>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004cba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d009      	beq.n	8004cda <HAL_UART_IRQHandler+0x5fa>
 8004cc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cca:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <HAL_UART_IRQHandler+0x5fa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f001 fb30 	bl	8006338 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004cd8:	e016      	b.n	8004d08 <HAL_UART_IRQHandler+0x628>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004cda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d010      	beq.n	8004d08 <HAL_UART_IRQHandler+0x628>
 8004ce6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	da0c      	bge.n	8004d08 <HAL_UART_IRQHandler+0x628>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004cee:	6878      	ldr	r0, [r7, #4]
 8004cf0:	f001 fb18 	bl	8006324 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004cf4:	e008      	b.n	8004d08 <HAL_UART_IRQHandler+0x628>
      return;
 8004cf6:	bf00      	nop
 8004cf8:	e006      	b.n	8004d08 <HAL_UART_IRQHandler+0x628>
    return;
 8004cfa:	bf00      	nop
 8004cfc:	e004      	b.n	8004d08 <HAL_UART_IRQHandler+0x628>
      return;
 8004cfe:	bf00      	nop
 8004d00:	e002      	b.n	8004d08 <HAL_UART_IRQHandler+0x628>
      return;
 8004d02:	bf00      	nop
 8004d04:	e000      	b.n	8004d08 <HAL_UART_IRQHandler+0x628>
    return;
 8004d06:	bf00      	nop
  }
}
 8004d08:	37e8      	adds	r7, #232	; 0xe8
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop

08004d10 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	460b      	mov	r3, r1
 8004d42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d54:	b08c      	sub	sp, #48	; 0x30
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	431a      	orrs	r2, r3
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	69db      	ldr	r3, [r3, #28]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	4baa      	ldr	r3, [pc, #680]	; (8005028 <UART_SetConfig+0x2d8>)
 8004d80:	4013      	ands	r3, r2
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	6812      	ldr	r2, [r2, #0]
 8004d86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d88:	430b      	orrs	r3, r1
 8004d8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a9f      	ldr	r2, [pc, #636]	; (800502c <UART_SetConfig+0x2dc>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d004      	beq.n	8004dbc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004db8:	4313      	orrs	r3, r2
 8004dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004dc6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	6812      	ldr	r2, [r2, #0]
 8004dce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dda:	f023 010f 	bic.w	r1, r3, #15
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a90      	ldr	r2, [pc, #576]	; (8005030 <UART_SetConfig+0x2e0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d125      	bne.n	8004e40 <UART_SetConfig+0xf0>
 8004df4:	4b8f      	ldr	r3, [pc, #572]	; (8005034 <UART_SetConfig+0x2e4>)
 8004df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	2b03      	cmp	r3, #3
 8004e00:	d81a      	bhi.n	8004e38 <UART_SetConfig+0xe8>
 8004e02:	a201      	add	r2, pc, #4	; (adr r2, 8004e08 <UART_SetConfig+0xb8>)
 8004e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e08:	08004e19 	.word	0x08004e19
 8004e0c:	08004e29 	.word	0x08004e29
 8004e10:	08004e21 	.word	0x08004e21
 8004e14:	08004e31 	.word	0x08004e31
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e1e:	e116      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e20:	2302      	movs	r3, #2
 8004e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e26:	e112      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e28:	2304      	movs	r3, #4
 8004e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e2e:	e10e      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e30:	2308      	movs	r3, #8
 8004e32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e36:	e10a      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e38:	2310      	movs	r3, #16
 8004e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e3e:	e106      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a7c      	ldr	r2, [pc, #496]	; (8005038 <UART_SetConfig+0x2e8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d138      	bne.n	8004ebc <UART_SetConfig+0x16c>
 8004e4a:	4b7a      	ldr	r3, [pc, #488]	; (8005034 <UART_SetConfig+0x2e4>)
 8004e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e50:	f003 030c 	and.w	r3, r3, #12
 8004e54:	2b0c      	cmp	r3, #12
 8004e56:	d82d      	bhi.n	8004eb4 <UART_SetConfig+0x164>
 8004e58:	a201      	add	r2, pc, #4	; (adr r2, 8004e60 <UART_SetConfig+0x110>)
 8004e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5e:	bf00      	nop
 8004e60:	08004e95 	.word	0x08004e95
 8004e64:	08004eb5 	.word	0x08004eb5
 8004e68:	08004eb5 	.word	0x08004eb5
 8004e6c:	08004eb5 	.word	0x08004eb5
 8004e70:	08004ea5 	.word	0x08004ea5
 8004e74:	08004eb5 	.word	0x08004eb5
 8004e78:	08004eb5 	.word	0x08004eb5
 8004e7c:	08004eb5 	.word	0x08004eb5
 8004e80:	08004e9d 	.word	0x08004e9d
 8004e84:	08004eb5 	.word	0x08004eb5
 8004e88:	08004eb5 	.word	0x08004eb5
 8004e8c:	08004eb5 	.word	0x08004eb5
 8004e90:	08004ead 	.word	0x08004ead
 8004e94:	2300      	movs	r3, #0
 8004e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004e9a:	e0d8      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ea2:	e0d4      	b.n	800504e <UART_SetConfig+0x2fe>
 8004ea4:	2304      	movs	r3, #4
 8004ea6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eaa:	e0d0      	b.n	800504e <UART_SetConfig+0x2fe>
 8004eac:	2308      	movs	r3, #8
 8004eae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eb2:	e0cc      	b.n	800504e <UART_SetConfig+0x2fe>
 8004eb4:	2310      	movs	r3, #16
 8004eb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004eba:	e0c8      	b.n	800504e <UART_SetConfig+0x2fe>
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a5e      	ldr	r2, [pc, #376]	; (800503c <UART_SetConfig+0x2ec>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d125      	bne.n	8004f12 <UART_SetConfig+0x1c2>
 8004ec6:	4b5b      	ldr	r3, [pc, #364]	; (8005034 <UART_SetConfig+0x2e4>)
 8004ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ecc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004ed0:	2b30      	cmp	r3, #48	; 0x30
 8004ed2:	d016      	beq.n	8004f02 <UART_SetConfig+0x1b2>
 8004ed4:	2b30      	cmp	r3, #48	; 0x30
 8004ed6:	d818      	bhi.n	8004f0a <UART_SetConfig+0x1ba>
 8004ed8:	2b20      	cmp	r3, #32
 8004eda:	d00a      	beq.n	8004ef2 <UART_SetConfig+0x1a2>
 8004edc:	2b20      	cmp	r3, #32
 8004ede:	d814      	bhi.n	8004f0a <UART_SetConfig+0x1ba>
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d002      	beq.n	8004eea <UART_SetConfig+0x19a>
 8004ee4:	2b10      	cmp	r3, #16
 8004ee6:	d008      	beq.n	8004efa <UART_SetConfig+0x1aa>
 8004ee8:	e00f      	b.n	8004f0a <UART_SetConfig+0x1ba>
 8004eea:	2300      	movs	r3, #0
 8004eec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ef0:	e0ad      	b.n	800504e <UART_SetConfig+0x2fe>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004ef8:	e0a9      	b.n	800504e <UART_SetConfig+0x2fe>
 8004efa:	2304      	movs	r3, #4
 8004efc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f00:	e0a5      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f02:	2308      	movs	r3, #8
 8004f04:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f08:	e0a1      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f0a:	2310      	movs	r3, #16
 8004f0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f10:	e09d      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a4a      	ldr	r2, [pc, #296]	; (8005040 <UART_SetConfig+0x2f0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d125      	bne.n	8004f68 <UART_SetConfig+0x218>
 8004f1c:	4b45      	ldr	r3, [pc, #276]	; (8005034 <UART_SetConfig+0x2e4>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f22:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004f26:	2bc0      	cmp	r3, #192	; 0xc0
 8004f28:	d016      	beq.n	8004f58 <UART_SetConfig+0x208>
 8004f2a:	2bc0      	cmp	r3, #192	; 0xc0
 8004f2c:	d818      	bhi.n	8004f60 <UART_SetConfig+0x210>
 8004f2e:	2b80      	cmp	r3, #128	; 0x80
 8004f30:	d00a      	beq.n	8004f48 <UART_SetConfig+0x1f8>
 8004f32:	2b80      	cmp	r3, #128	; 0x80
 8004f34:	d814      	bhi.n	8004f60 <UART_SetConfig+0x210>
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d002      	beq.n	8004f40 <UART_SetConfig+0x1f0>
 8004f3a:	2b40      	cmp	r3, #64	; 0x40
 8004f3c:	d008      	beq.n	8004f50 <UART_SetConfig+0x200>
 8004f3e:	e00f      	b.n	8004f60 <UART_SetConfig+0x210>
 8004f40:	2300      	movs	r3, #0
 8004f42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f46:	e082      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f48:	2302      	movs	r3, #2
 8004f4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f4e:	e07e      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f50:	2304      	movs	r3, #4
 8004f52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f56:	e07a      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f58:	2308      	movs	r3, #8
 8004f5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f5e:	e076      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f60:	2310      	movs	r3, #16
 8004f62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004f66:	e072      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a35      	ldr	r2, [pc, #212]	; (8005044 <UART_SetConfig+0x2f4>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d12a      	bne.n	8004fc8 <UART_SetConfig+0x278>
 8004f72:	4b30      	ldr	r3, [pc, #192]	; (8005034 <UART_SetConfig+0x2e4>)
 8004f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f80:	d01a      	beq.n	8004fb8 <UART_SetConfig+0x268>
 8004f82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f86:	d81b      	bhi.n	8004fc0 <UART_SetConfig+0x270>
 8004f88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f8c:	d00c      	beq.n	8004fa8 <UART_SetConfig+0x258>
 8004f8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f92:	d815      	bhi.n	8004fc0 <UART_SetConfig+0x270>
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d003      	beq.n	8004fa0 <UART_SetConfig+0x250>
 8004f98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f9c:	d008      	beq.n	8004fb0 <UART_SetConfig+0x260>
 8004f9e:	e00f      	b.n	8004fc0 <UART_SetConfig+0x270>
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fa6:	e052      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fae:	e04e      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fb0:	2304      	movs	r3, #4
 8004fb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fb6:	e04a      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fb8:	2308      	movs	r3, #8
 8004fba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fbe:	e046      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fc0:	2310      	movs	r3, #16
 8004fc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004fc6:	e042      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a17      	ldr	r2, [pc, #92]	; (800502c <UART_SetConfig+0x2dc>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d13a      	bne.n	8005048 <UART_SetConfig+0x2f8>
 8004fd2:	4b18      	ldr	r3, [pc, #96]	; (8005034 <UART_SetConfig+0x2e4>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fd8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004fdc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fe0:	d01a      	beq.n	8005018 <UART_SetConfig+0x2c8>
 8004fe2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004fe6:	d81b      	bhi.n	8005020 <UART_SetConfig+0x2d0>
 8004fe8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fec:	d00c      	beq.n	8005008 <UART_SetConfig+0x2b8>
 8004fee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ff2:	d815      	bhi.n	8005020 <UART_SetConfig+0x2d0>
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d003      	beq.n	8005000 <UART_SetConfig+0x2b0>
 8004ff8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ffc:	d008      	beq.n	8005010 <UART_SetConfig+0x2c0>
 8004ffe:	e00f      	b.n	8005020 <UART_SetConfig+0x2d0>
 8005000:	2300      	movs	r3, #0
 8005002:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005006:	e022      	b.n	800504e <UART_SetConfig+0x2fe>
 8005008:	2302      	movs	r3, #2
 800500a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800500e:	e01e      	b.n	800504e <UART_SetConfig+0x2fe>
 8005010:	2304      	movs	r3, #4
 8005012:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005016:	e01a      	b.n	800504e <UART_SetConfig+0x2fe>
 8005018:	2308      	movs	r3, #8
 800501a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800501e:	e016      	b.n	800504e <UART_SetConfig+0x2fe>
 8005020:	2310      	movs	r3, #16
 8005022:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005026:	e012      	b.n	800504e <UART_SetConfig+0x2fe>
 8005028:	cfff69f3 	.word	0xcfff69f3
 800502c:	40008000 	.word	0x40008000
 8005030:	40013800 	.word	0x40013800
 8005034:	40021000 	.word	0x40021000
 8005038:	40004400 	.word	0x40004400
 800503c:	40004800 	.word	0x40004800
 8005040:	40004c00 	.word	0x40004c00
 8005044:	40005000 	.word	0x40005000
 8005048:	2310      	movs	r3, #16
 800504a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4aae      	ldr	r2, [pc, #696]	; (800530c <UART_SetConfig+0x5bc>)
 8005054:	4293      	cmp	r3, r2
 8005056:	f040 8097 	bne.w	8005188 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800505a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800505e:	2b08      	cmp	r3, #8
 8005060:	d823      	bhi.n	80050aa <UART_SetConfig+0x35a>
 8005062:	a201      	add	r2, pc, #4	; (adr r2, 8005068 <UART_SetConfig+0x318>)
 8005064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005068:	0800508d 	.word	0x0800508d
 800506c:	080050ab 	.word	0x080050ab
 8005070:	08005095 	.word	0x08005095
 8005074:	080050ab 	.word	0x080050ab
 8005078:	0800509b 	.word	0x0800509b
 800507c:	080050ab 	.word	0x080050ab
 8005080:	080050ab 	.word	0x080050ab
 8005084:	080050ab 	.word	0x080050ab
 8005088:	080050a3 	.word	0x080050a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800508c:	f7fd f9da 	bl	8002444 <HAL_RCC_GetPCLK1Freq>
 8005090:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005092:	e010      	b.n	80050b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005094:	4b9e      	ldr	r3, [pc, #632]	; (8005310 <UART_SetConfig+0x5c0>)
 8005096:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005098:	e00d      	b.n	80050b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800509a:	f7fd f965 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 800509e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80050a0:	e009      	b.n	80050b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80050a8:	e005      	b.n	80050b6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80050b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 8130 	beq.w	800531e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c2:	4a94      	ldr	r2, [pc, #592]	; (8005314 <UART_SetConfig+0x5c4>)
 80050c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050c8:	461a      	mov	r2, r3
 80050ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80050d0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	4613      	mov	r3, r2
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	4413      	add	r3, r2
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d305      	bcc.n	80050ee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050e8:	69ba      	ldr	r2, [r7, #24]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d903      	bls.n	80050f6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80050f4:	e113      	b.n	800531e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f8:	2200      	movs	r2, #0
 80050fa:	60bb      	str	r3, [r7, #8]
 80050fc:	60fa      	str	r2, [r7, #12]
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	4a84      	ldr	r2, [pc, #528]	; (8005314 <UART_SetConfig+0x5c4>)
 8005104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005108:	b29b      	uxth	r3, r3
 800510a:	2200      	movs	r2, #0
 800510c:	603b      	str	r3, [r7, #0]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005114:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005118:	f7fb f8e2 	bl	80002e0 <__aeabi_uldivmod>
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	4610      	mov	r0, r2
 8005122:	4619      	mov	r1, r3
 8005124:	f04f 0200 	mov.w	r2, #0
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	020b      	lsls	r3, r1, #8
 800512e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005132:	0202      	lsls	r2, r0, #8
 8005134:	6979      	ldr	r1, [r7, #20]
 8005136:	6849      	ldr	r1, [r1, #4]
 8005138:	0849      	lsrs	r1, r1, #1
 800513a:	2000      	movs	r0, #0
 800513c:	460c      	mov	r4, r1
 800513e:	4605      	mov	r5, r0
 8005140:	eb12 0804 	adds.w	r8, r2, r4
 8005144:	eb43 0905 	adc.w	r9, r3, r5
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	469a      	mov	sl, r3
 8005150:	4693      	mov	fp, r2
 8005152:	4652      	mov	r2, sl
 8005154:	465b      	mov	r3, fp
 8005156:	4640      	mov	r0, r8
 8005158:	4649      	mov	r1, r9
 800515a:	f7fb f8c1 	bl	80002e0 <__aeabi_uldivmod>
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	4613      	mov	r3, r2
 8005164:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800516c:	d308      	bcc.n	8005180 <UART_SetConfig+0x430>
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005174:	d204      	bcs.n	8005180 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6a3a      	ldr	r2, [r7, #32]
 800517c:	60da      	str	r2, [r3, #12]
 800517e:	e0ce      	b.n	800531e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005186:	e0ca      	b.n	800531e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	69db      	ldr	r3, [r3, #28]
 800518c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005190:	d166      	bne.n	8005260 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005192:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005196:	2b08      	cmp	r3, #8
 8005198:	d827      	bhi.n	80051ea <UART_SetConfig+0x49a>
 800519a:	a201      	add	r2, pc, #4	; (adr r2, 80051a0 <UART_SetConfig+0x450>)
 800519c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a0:	080051c5 	.word	0x080051c5
 80051a4:	080051cd 	.word	0x080051cd
 80051a8:	080051d5 	.word	0x080051d5
 80051ac:	080051eb 	.word	0x080051eb
 80051b0:	080051db 	.word	0x080051db
 80051b4:	080051eb 	.word	0x080051eb
 80051b8:	080051eb 	.word	0x080051eb
 80051bc:	080051eb 	.word	0x080051eb
 80051c0:	080051e3 	.word	0x080051e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051c4:	f7fd f93e 	bl	8002444 <HAL_RCC_GetPCLK1Freq>
 80051c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051ca:	e014      	b.n	80051f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051cc:	f7fd f950 	bl	8002470 <HAL_RCC_GetPCLK2Freq>
 80051d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051d2:	e010      	b.n	80051f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051d4:	4b4e      	ldr	r3, [pc, #312]	; (8005310 <UART_SetConfig+0x5c0>)
 80051d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80051d8:	e00d      	b.n	80051f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051da:	f7fd f8c5 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 80051de:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80051e0:	e009      	b.n	80051f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80051e8:	e005      	b.n	80051f6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80051ea:	2300      	movs	r3, #0
 80051ec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80051f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 8090 	beq.w	800531e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005202:	4a44      	ldr	r2, [pc, #272]	; (8005314 <UART_SetConfig+0x5c4>)
 8005204:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005208:	461a      	mov	r2, r3
 800520a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800520c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005210:	005a      	lsls	r2, r3, #1
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	085b      	lsrs	r3, r3, #1
 8005218:	441a      	add	r2, r3
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005222:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005224:	6a3b      	ldr	r3, [r7, #32]
 8005226:	2b0f      	cmp	r3, #15
 8005228:	d916      	bls.n	8005258 <UART_SetConfig+0x508>
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005230:	d212      	bcs.n	8005258 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005232:	6a3b      	ldr	r3, [r7, #32]
 8005234:	b29b      	uxth	r3, r3
 8005236:	f023 030f 	bic.w	r3, r3, #15
 800523a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800523c:	6a3b      	ldr	r3, [r7, #32]
 800523e:	085b      	lsrs	r3, r3, #1
 8005240:	b29b      	uxth	r3, r3
 8005242:	f003 0307 	and.w	r3, r3, #7
 8005246:	b29a      	uxth	r2, r3
 8005248:	8bfb      	ldrh	r3, [r7, #30]
 800524a:	4313      	orrs	r3, r2
 800524c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	8bfa      	ldrh	r2, [r7, #30]
 8005254:	60da      	str	r2, [r3, #12]
 8005256:	e062      	b.n	800531e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800525e:	e05e      	b.n	800531e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005260:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005264:	2b08      	cmp	r3, #8
 8005266:	d828      	bhi.n	80052ba <UART_SetConfig+0x56a>
 8005268:	a201      	add	r2, pc, #4	; (adr r2, 8005270 <UART_SetConfig+0x520>)
 800526a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526e:	bf00      	nop
 8005270:	08005295 	.word	0x08005295
 8005274:	0800529d 	.word	0x0800529d
 8005278:	080052a5 	.word	0x080052a5
 800527c:	080052bb 	.word	0x080052bb
 8005280:	080052ab 	.word	0x080052ab
 8005284:	080052bb 	.word	0x080052bb
 8005288:	080052bb 	.word	0x080052bb
 800528c:	080052bb 	.word	0x080052bb
 8005290:	080052b3 	.word	0x080052b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005294:	f7fd f8d6 	bl	8002444 <HAL_RCC_GetPCLK1Freq>
 8005298:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800529a:	e014      	b.n	80052c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800529c:	f7fd f8e8 	bl	8002470 <HAL_RCC_GetPCLK2Freq>
 80052a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052a2:	e010      	b.n	80052c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052a4:	4b1a      	ldr	r3, [pc, #104]	; (8005310 <UART_SetConfig+0x5c0>)
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052a8:	e00d      	b.n	80052c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052aa:	f7fd f85d 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 80052ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80052b0:	e009      	b.n	80052c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80052b8:	e005      	b.n	80052c6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80052c4:	bf00      	nop
    }

    if (pclk != 0U)
 80052c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d028      	beq.n	800531e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d0:	4a10      	ldr	r2, [pc, #64]	; (8005314 <UART_SetConfig+0x5c4>)
 80052d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052d6:	461a      	mov	r2, r3
 80052d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052da:	fbb3 f2f2 	udiv	r2, r3, r2
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	085b      	lsrs	r3, r3, #1
 80052e4:	441a      	add	r2, r3
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	2b0f      	cmp	r3, #15
 80052f4:	d910      	bls.n	8005318 <UART_SetConfig+0x5c8>
 80052f6:	6a3b      	ldr	r3, [r7, #32]
 80052f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052fc:	d20c      	bcs.n	8005318 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	b29a      	uxth	r2, r3
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	60da      	str	r2, [r3, #12]
 8005308:	e009      	b.n	800531e <UART_SetConfig+0x5ce>
 800530a:	bf00      	nop
 800530c:	40008000 	.word	0x40008000
 8005310:	00f42400 	.word	0x00f42400
 8005314:	08007dc4 	.word	0x08007dc4
      }
      else
      {
        ret = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	2201      	movs	r2, #1
 8005322:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	2201      	movs	r2, #1
 800532a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2200      	movs	r2, #0
 8005332:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2200      	movs	r2, #0
 8005338:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800533a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800533e:	4618      	mov	r0, r3
 8005340:	3730      	adds	r7, #48	; 0x30
 8005342:	46bd      	mov	sp, r7
 8005344:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005348 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00a      	beq.n	8005372 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	430a      	orrs	r2, r1
 8005370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005376:	f003 0302 	and.w	r3, r3, #2
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00a      	beq.n	8005394 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005398:	f003 0304 	and.w	r3, r3, #4
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00a      	beq.n	80053b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00a      	beq.n	80053d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053dc:	f003 0310 	and.w	r3, r3, #16
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00a      	beq.n	80053fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053fe:	f003 0320 	and.w	r3, r3, #32
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00a      	beq.n	800541c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005424:	2b00      	cmp	r3, #0
 8005426:	d01a      	beq.n	800545e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005442:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005446:	d10a      	bne.n	800545e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	605a      	str	r2, [r3, #4]
  }
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b086      	sub	sp, #24
 8005490:	af02      	add	r7, sp, #8
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800549c:	f7fb fee0 	bl	8001260 <HAL_GetTick>
 80054a0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0308 	and.w	r3, r3, #8
 80054ac:	2b08      	cmp	r3, #8
 80054ae:	d10e      	bne.n	80054ce <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 f82f 	bl	8005522 <UART_WaitOnFlagUntilTimeout>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e025      	b.n	800551a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0304 	and.w	r3, r3, #4
 80054d8:	2b04      	cmp	r3, #4
 80054da:	d10e      	bne.n	80054fa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 f819 	bl	8005522 <UART_WaitOnFlagUntilTimeout>
 80054f0:	4603      	mov	r3, r0
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d001      	beq.n	80054fa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e00f      	b.n	800551a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2220      	movs	r2, #32
 80054fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2220      	movs	r2, #32
 8005506:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b09c      	sub	sp, #112	; 0x70
 8005526:	af00      	add	r7, sp, #0
 8005528:	60f8      	str	r0, [r7, #12]
 800552a:	60b9      	str	r1, [r7, #8]
 800552c:	603b      	str	r3, [r7, #0]
 800552e:	4613      	mov	r3, r2
 8005530:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005532:	e0a9      	b.n	8005688 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005534:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553a:	f000 80a5 	beq.w	8005688 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800553e:	f7fb fe8f 	bl	8001260 <HAL_GetTick>
 8005542:	4602      	mov	r2, r0
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800554a:	429a      	cmp	r2, r3
 800554c:	d302      	bcc.n	8005554 <UART_WaitOnFlagUntilTimeout+0x32>
 800554e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005550:	2b00      	cmp	r3, #0
 8005552:	d140      	bne.n	80055d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800555c:	e853 3f00 	ldrex	r3, [r3]
 8005560:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005562:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005564:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005568:	667b      	str	r3, [r7, #100]	; 0x64
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	461a      	mov	r2, r3
 8005570:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005572:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005574:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005576:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005578:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800557a:	e841 2300 	strex	r3, r2, [r1]
 800557e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005580:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1e6      	bne.n	8005554 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3308      	adds	r3, #8
 800558c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005590:	e853 3f00 	ldrex	r3, [r3]
 8005594:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005598:	f023 0301 	bic.w	r3, r3, #1
 800559c:	663b      	str	r3, [r7, #96]	; 0x60
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	3308      	adds	r3, #8
 80055a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80055a6:	64ba      	str	r2, [r7, #72]	; 0x48
 80055a8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055aa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80055ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80055ae:	e841 2300 	strex	r3, r2, [r1]
 80055b2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80055b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1e5      	bne.n	8005586 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2220      	movs	r2, #32
 80055be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2220      	movs	r2, #32
 80055c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e069      	b.n	80056aa <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d051      	beq.n	8005688 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	69db      	ldr	r3, [r3, #28]
 80055ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055f2:	d149      	bne.n	8005688 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80055fc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005606:	e853 3f00 	ldrex	r3, [r3]
 800560a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800560c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800560e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005612:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	461a      	mov	r2, r3
 800561a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800561c:	637b      	str	r3, [r7, #52]	; 0x34
 800561e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005620:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005622:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005624:	e841 2300 	strex	r3, r2, [r1]
 8005628:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800562a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800562c:	2b00      	cmp	r3, #0
 800562e:	d1e6      	bne.n	80055fe <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	3308      	adds	r3, #8
 8005636:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	e853 3f00 	ldrex	r3, [r3]
 800563e:	613b      	str	r3, [r7, #16]
   return(result);
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	f023 0301 	bic.w	r3, r3, #1
 8005646:	66bb      	str	r3, [r7, #104]	; 0x68
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	3308      	adds	r3, #8
 800564e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005650:	623a      	str	r2, [r7, #32]
 8005652:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005654:	69f9      	ldr	r1, [r7, #28]
 8005656:	6a3a      	ldr	r2, [r7, #32]
 8005658:	e841 2300 	strex	r3, r2, [r1]
 800565c:	61bb      	str	r3, [r7, #24]
   return(result);
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d1e5      	bne.n	8005630 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2220      	movs	r2, #32
 8005668:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2220      	movs	r2, #32
 8005670:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2220      	movs	r2, #32
 8005678:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e010      	b.n	80056aa <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	69da      	ldr	r2, [r3, #28]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	4013      	ands	r3, r2
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	429a      	cmp	r2, r3
 8005696:	bf0c      	ite	eq
 8005698:	2301      	moveq	r3, #1
 800569a:	2300      	movne	r3, #0
 800569c:	b2db      	uxtb	r3, r3
 800569e:	461a      	mov	r2, r3
 80056a0:	79fb      	ldrb	r3, [r7, #7]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	f43f af46 	beq.w	8005534 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056a8:	2300      	movs	r3, #0
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3770      	adds	r7, #112	; 0x70
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
	...

080056b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b0a3      	sub	sp, #140	; 0x8c
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	4613      	mov	r3, r2
 80056c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	88fa      	ldrh	r2, [r7, #6]
 80056cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	88fa      	ldrh	r2, [r7, #6]
 80056d4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2200      	movs	r2, #0
 80056dc:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056e6:	d10e      	bne.n	8005706 <UART_Start_Receive_IT+0x52>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d105      	bne.n	80056fc <UART_Start_Receive_IT+0x48>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80056f6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80056fa:	e02d      	b.n	8005758 <UART_Start_Receive_IT+0xa4>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	22ff      	movs	r2, #255	; 0xff
 8005700:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005704:	e028      	b.n	8005758 <UART_Start_Receive_IT+0xa4>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d10d      	bne.n	800572a <UART_Start_Receive_IT+0x76>
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d104      	bne.n	8005720 <UART_Start_Receive_IT+0x6c>
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	22ff      	movs	r2, #255	; 0xff
 800571a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800571e:	e01b      	b.n	8005758 <UART_Start_Receive_IT+0xa4>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	227f      	movs	r2, #127	; 0x7f
 8005724:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005728:	e016      	b.n	8005758 <UART_Start_Receive_IT+0xa4>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005732:	d10d      	bne.n	8005750 <UART_Start_Receive_IT+0x9c>
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d104      	bne.n	8005746 <UART_Start_Receive_IT+0x92>
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	227f      	movs	r2, #127	; 0x7f
 8005740:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005744:	e008      	b.n	8005758 <UART_Start_Receive_IT+0xa4>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	223f      	movs	r2, #63	; 0x3f
 800574a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800574e:	e003      	b.n	8005758 <UART_Start_Receive_IT+0xa4>
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	2200      	movs	r2, #0
 800575c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2222      	movs	r2, #34	; 0x22
 8005764:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	3308      	adds	r3, #8
 800576e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005770:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005772:	e853 3f00 	ldrex	r3, [r3]
 8005776:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8005778:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800577a:	f043 0301 	orr.w	r3, r3, #1
 800577e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3308      	adds	r3, #8
 8005788:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800578c:	673a      	str	r2, [r7, #112]	; 0x70
 800578e:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005790:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005792:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005794:	e841 2300 	strex	r3, r2, [r1]
 8005798:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800579a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1e3      	bne.n	8005768 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80057a8:	d153      	bne.n	8005852 <UART_Start_Receive_IT+0x19e>
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80057b0:	88fa      	ldrh	r2, [r7, #6]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d34d      	bcc.n	8005852 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057be:	d107      	bne.n	80057d0 <UART_Start_Receive_IT+0x11c>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d103      	bne.n	80057d0 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	4a4b      	ldr	r2, [pc, #300]	; (80058f8 <UART_Start_Receive_IT+0x244>)
 80057cc:	671a      	str	r2, [r3, #112]	; 0x70
 80057ce:	e002      	b.n	80057d6 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	4a4a      	ldr	r2, [pc, #296]	; (80058fc <UART_Start_Receive_IT+0x248>)
 80057d4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	691b      	ldr	r3, [r3, #16]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01a      	beq.n	800581c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057ee:	e853 3f00 	ldrex	r3, [r3]
 80057f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80057f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	461a      	mov	r2, r3
 8005804:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005808:	65fb      	str	r3, [r7, #92]	; 0x5c
 800580a:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800580e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005810:	e841 2300 	strex	r3, r2, [r1]
 8005814:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005816:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1e4      	bne.n	80057e6 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	3308      	adds	r3, #8
 8005822:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005826:	e853 3f00 	ldrex	r3, [r3]
 800582a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800582c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800582e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005832:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	3308      	adds	r3, #8
 800583a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800583c:	64ba      	str	r2, [r7, #72]	; 0x48
 800583e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005840:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005842:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005844:	e841 2300 	strex	r3, r2, [r1]
 8005848:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800584a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1e5      	bne.n	800581c <UART_Start_Receive_IT+0x168>
 8005850:	e04a      	b.n	80058e8 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800585a:	d107      	bne.n	800586c <UART_Start_Receive_IT+0x1b8>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	691b      	ldr	r3, [r3, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d103      	bne.n	800586c <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4a26      	ldr	r2, [pc, #152]	; (8005900 <UART_Start_Receive_IT+0x24c>)
 8005868:	671a      	str	r2, [r3, #112]	; 0x70
 800586a:	e002      	b.n	8005872 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	4a25      	ldr	r2, [pc, #148]	; (8005904 <UART_Start_Receive_IT+0x250>)
 8005870:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d019      	beq.n	80058b6 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800588a:	e853 3f00 	ldrex	r3, [r3]
 800588e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005892:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005896:	677b      	str	r3, [r7, #116]	; 0x74
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	461a      	mov	r2, r3
 800589e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80058a0:	637b      	str	r3, [r7, #52]	; 0x34
 80058a2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058a8:	e841 2300 	strex	r3, r2, [r1]
 80058ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80058ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1e6      	bne.n	8005882 <UART_Start_Receive_IT+0x1ce>
 80058b4:	e018      	b.n	80058e8 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	e853 3f00 	ldrex	r3, [r3]
 80058c2:	613b      	str	r3, [r7, #16]
   return(result);
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	f043 0320 	orr.w	r3, r3, #32
 80058ca:	67bb      	str	r3, [r7, #120]	; 0x78
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	461a      	mov	r2, r3
 80058d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80058d4:	623b      	str	r3, [r7, #32]
 80058d6:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058d8:	69f9      	ldr	r1, [r7, #28]
 80058da:	6a3a      	ldr	r2, [r7, #32]
 80058dc:	e841 2300 	strex	r3, r2, [r1]
 80058e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1e6      	bne.n	80058b6 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	378c      	adds	r7, #140	; 0x8c
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
 80058f6:	bf00      	nop
 80058f8:	08006011 	.word	0x08006011
 80058fc:	08005d19 	.word	0x08005d19
 8005900:	08005bb7 	.word	0x08005bb7
 8005904:	08005a57 	.word	0x08005a57

08005908 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005908:	b480      	push	{r7}
 800590a:	b095      	sub	sp, #84	; 0x54
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800591e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005920:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005924:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	461a      	mov	r2, r3
 800592c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800592e:	643b      	str	r3, [r7, #64]	; 0x40
 8005930:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005934:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800593c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e6      	bne.n	8005910 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3308      	adds	r3, #8
 8005948:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6a3b      	ldr	r3, [r7, #32]
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	61fb      	str	r3, [r7, #28]
   return(result);
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005958:	f023 0301 	bic.w	r3, r3, #1
 800595c:	64bb      	str	r3, [r7, #72]	; 0x48
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	3308      	adds	r3, #8
 8005964:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005966:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005968:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800596c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800596e:	e841 2300 	strex	r3, r2, [r1]
 8005972:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1e3      	bne.n	8005942 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800597e:	2b01      	cmp	r3, #1
 8005980:	d118      	bne.n	80059b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	e853 3f00 	ldrex	r3, [r3]
 800598e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f023 0310 	bic.w	r3, r3, #16
 8005996:	647b      	str	r3, [r7, #68]	; 0x44
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	461a      	mov	r2, r3
 800599e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059a0:	61bb      	str	r3, [r7, #24]
 80059a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a4:	6979      	ldr	r1, [r7, #20]
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	e841 2300 	strex	r3, r2, [r1]
 80059ac:	613b      	str	r3, [r7, #16]
   return(result);
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1e6      	bne.n	8005982 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2220      	movs	r2, #32
 80059b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2200      	movs	r2, #0
 80059c0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	671a      	str	r2, [r3, #112]	; 0x70
}
 80059c8:	bf00      	nop
 80059ca:	3754      	adds	r7, #84	; 0x54
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059f2:	68f8      	ldr	r0, [r7, #12]
 80059f4:	f7ff f996 	bl	8004d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059f8:	bf00      	nop
 80059fa:	3710      	adds	r7, #16
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b088      	sub	sp, #32
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	e853 3f00 	ldrex	r3, [r3]
 8005a14:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a1c:	61fb      	str	r3, [r7, #28]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	461a      	mov	r2, r3
 8005a24:	69fb      	ldr	r3, [r7, #28]
 8005a26:	61bb      	str	r3, [r7, #24]
 8005a28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2a:	6979      	ldr	r1, [r7, #20]
 8005a2c:	69ba      	ldr	r2, [r7, #24]
 8005a2e:	e841 2300 	strex	r3, r2, [r1]
 8005a32:	613b      	str	r3, [r7, #16]
   return(result);
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1e6      	bne.n	8005a08 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f7ff f961 	bl	8004d10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a4e:	bf00      	nop
 8005a50:	3720      	adds	r7, #32
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}

08005a56 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b096      	sub	sp, #88	; 0x58
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005a64:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a6e:	2b22      	cmp	r3, #34	; 0x22
 8005a70:	f040 8095 	bne.w	8005b9e <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005a7e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005a82:	b2d9      	uxtb	r1, r3
 8005a84:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a8e:	400a      	ands	r2, r1
 8005a90:	b2d2      	uxtb	r2, r2
 8005a92:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a98:	1c5a      	adds	r2, r3, #1
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d178      	bne.n	8005bae <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac4:	e853 3f00 	ldrex	r3, [r3]
 8005ac8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005acc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ad0:	653b      	str	r3, [r7, #80]	; 0x50
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ada:	647b      	str	r3, [r7, #68]	; 0x44
 8005adc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ade:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ae0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ae2:	e841 2300 	strex	r3, r2, [r1]
 8005ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ae8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e6      	bne.n	8005abc <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	3308      	adds	r3, #8
 8005af4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	623b      	str	r3, [r7, #32]
   return(result);
 8005afe:	6a3b      	ldr	r3, [r7, #32]
 8005b00:	f023 0301 	bic.w	r3, r3, #1
 8005b04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	3308      	adds	r3, #8
 8005b0c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005b0e:	633a      	str	r2, [r7, #48]	; 0x30
 8005b10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e5      	bne.n	8005aee <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2220      	movs	r2, #32
 8005b26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d12e      	bne.n	8005b96 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	e853 3f00 	ldrex	r3, [r3]
 8005b4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f023 0310 	bic.w	r3, r3, #16
 8005b52:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	461a      	mov	r2, r3
 8005b5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b5c:	61fb      	str	r3, [r7, #28]
 8005b5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b60:	69b9      	ldr	r1, [r7, #24]
 8005b62:	69fa      	ldr	r2, [r7, #28]
 8005b64:	e841 2300 	strex	r3, r2, [r1]
 8005b68:	617b      	str	r3, [r7, #20]
   return(result);
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d1e6      	bne.n	8005b3e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	69db      	ldr	r3, [r3, #28]
 8005b76:	f003 0310 	and.w	r3, r3, #16
 8005b7a:	2b10      	cmp	r3, #16
 8005b7c:	d103      	bne.n	8005b86 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2210      	movs	r2, #16
 8005b84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7ff f8d2 	bl	8004d38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005b94:	e00b      	b.n	8005bae <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f7fa ff52 	bl	8000a40 <HAL_UART_RxCpltCallback>
}
 8005b9c:	e007      	b.n	8005bae <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	699a      	ldr	r2, [r3, #24]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f042 0208 	orr.w	r2, r2, #8
 8005bac:	619a      	str	r2, [r3, #24]
}
 8005bae:	bf00      	nop
 8005bb0:	3758      	adds	r7, #88	; 0x58
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005bb6:	b580      	push	{r7, lr}
 8005bb8:	b096      	sub	sp, #88	; 0x58
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005bc4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bce:	2b22      	cmp	r3, #34	; 0x22
 8005bd0:	f040 8095 	bne.w	8005cfe <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bda:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8005be4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8005be8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005bec:	4013      	ands	r3, r2
 8005bee:	b29a      	uxth	r2, r3
 8005bf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bf2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf8:	1c9a      	adds	r2, r3, #2
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	3b01      	subs	r3, #1
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d178      	bne.n	8005d0e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c24:	e853 3f00 	ldrex	r3, [r3]
 8005c28:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005c30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	461a      	mov	r2, r3
 8005c38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c3a:	643b      	str	r3, [r7, #64]	; 0x40
 8005c3c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005c40:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005c42:	e841 2300 	strex	r3, r2, [r1]
 8005c46:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1e6      	bne.n	8005c1c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	3308      	adds	r3, #8
 8005c54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c56:	6a3b      	ldr	r3, [r7, #32]
 8005c58:	e853 3f00 	ldrex	r3, [r3]
 8005c5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	f023 0301 	bic.w	r3, r3, #1
 8005c64:	64bb      	str	r3, [r7, #72]	; 0x48
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	3308      	adds	r3, #8
 8005c6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c70:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c76:	e841 2300 	strex	r3, r2, [r1]
 8005c7a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d1e5      	bne.n	8005c4e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2220      	movs	r2, #32
 8005c86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d12e      	bne.n	8005cf6 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	e853 3f00 	ldrex	r3, [r3]
 8005caa:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	f023 0310 	bic.w	r3, r3, #16
 8005cb2:	647b      	str	r3, [r7, #68]	; 0x44
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	461a      	mov	r2, r3
 8005cba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cbc:	61bb      	str	r3, [r7, #24]
 8005cbe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6979      	ldr	r1, [r7, #20]
 8005cc2:	69ba      	ldr	r2, [r7, #24]
 8005cc4:	e841 2300 	strex	r3, r2, [r1]
 8005cc8:	613b      	str	r3, [r7, #16]
   return(result);
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e6      	bne.n	8005c9e <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	69db      	ldr	r3, [r3, #28]
 8005cd6:	f003 0310 	and.w	r3, r3, #16
 8005cda:	2b10      	cmp	r3, #16
 8005cdc:	d103      	bne.n	8005ce6 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2210      	movs	r2, #16
 8005ce4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005cec:	4619      	mov	r1, r3
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f7ff f822 	bl	8004d38 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005cf4:	e00b      	b.n	8005d0e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f7fa fea2 	bl	8000a40 <HAL_UART_RxCpltCallback>
}
 8005cfc:	e007      	b.n	8005d0e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	699a      	ldr	r2, [r3, #24]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f042 0208 	orr.w	r2, r2, #8
 8005d0c:	619a      	str	r2, [r3, #24]
}
 8005d0e:	bf00      	nop
 8005d10:	3758      	adds	r7, #88	; 0x58
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
	...

08005d18 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b0a6      	sub	sp, #152	; 0x98
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005d26:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	69db      	ldr	r3, [r3, #28]
 8005d30:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d4e:	2b22      	cmp	r3, #34	; 0x22
 8005d50:	f040 814f 	bne.w	8005ff2 <UART_RxISR_8BIT_FIFOEN+0x2da>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005d5a:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005d5e:	e0f6      	b.n	8005f4e <UART_RxISR_8BIT_FIFOEN+0x236>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005d6a:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 8005d6e:	b2d9      	uxtb	r1, r3
 8005d70:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d7a:	400a      	ands	r2, r1
 8005d7c:	b2d2      	uxtb	r2, r2
 8005d7e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d84:	1c5a      	adds	r2, r3, #1
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	b29a      	uxth	r2, r3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005da6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005daa:	f003 0307 	and.w	r3, r3, #7
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d053      	beq.n	8005e5a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005db2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005db6:	f003 0301 	and.w	r3, r3, #1
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d011      	beq.n	8005de2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8005dbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00b      	beq.n	8005de2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dd8:	f043 0201 	orr.w	r2, r3, #1
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005de2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d011      	beq.n	8005e12 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005dee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00b      	beq.n	8005e12 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2202      	movs	r2, #2
 8005e00:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e08:	f043 0204 	orr.w	r2, r3, #4
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e12:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d011      	beq.n	8005e42 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005e1e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00b      	beq.n	8005e42 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2204      	movs	r2, #4
 8005e30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e38:	f043 0202 	orr.w	r2, r3, #2
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d006      	beq.n	8005e5a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f7fe ff69 	bl	8004d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2200      	movs	r2, #0
 8005e56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005e60:	b29b      	uxth	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d173      	bne.n	8005f4e <UART_RxISR_8BIT_FIFOEN+0x236>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e6e:	e853 3f00 	ldrex	r3, [r3]
 8005e72:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8005e74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	461a      	mov	r2, r3
 8005e84:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005e88:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e8a:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8005e8e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005e90:	e841 2300 	strex	r3, r2, [r1]
 8005e94:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8005e96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1e4      	bne.n	8005e66 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	3308      	adds	r3, #8
 8005ea2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ea6:	e853 3f00 	ldrex	r3, [r3]
 8005eaa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005eac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005eb2:	f023 0301 	bic.w	r3, r3, #1
 8005eb6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	3308      	adds	r3, #8
 8005ebe:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005ec0:	657a      	str	r2, [r7, #84]	; 0x54
 8005ec2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005ec6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005ec8:	e841 2300 	strex	r3, r2, [r1]
 8005ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1e3      	bne.n	8005e9c <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d12e      	bne.n	8005f48 <UART_RxISR_8BIT_FIFOEN+0x230>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	2200      	movs	r2, #0
 8005eee:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ef8:	e853 3f00 	ldrex	r3, [r3]
 8005efc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f00:	f023 0310 	bic.w	r3, r3, #16
 8005f04:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f0e:	643b      	str	r3, [r7, #64]	; 0x40
 8005f10:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f12:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f16:	e841 2300 	strex	r3, r2, [r1]
 8005f1a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1e6      	bne.n	8005ef0 <UART_RxISR_8BIT_FIFOEN+0x1d8>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	69db      	ldr	r3, [r3, #28]
 8005f28:	f003 0310 	and.w	r3, r3, #16
 8005f2c:	2b10      	cmp	r3, #16
 8005f2e:	d103      	bne.n	8005f38 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2210      	movs	r2, #16
 8005f36:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005f3e:	4619      	mov	r1, r3
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f7fe fef9 	bl	8004d38 <HAL_UARTEx_RxEventCallback>
 8005f46:	e002      	b.n	8005f4e <UART_RxISR_8BIT_FIFOEN+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f7fa fd79 	bl	8000a40 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f4e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d006      	beq.n	8005f64 <UART_RxISR_8BIT_FIFOEN+0x24c>
 8005f56:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005f5a:	f003 0320 	and.w	r3, r3, #32
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f47f aefe 	bne.w	8005d60 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005f6a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005f6e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d045      	beq.n	8006002 <UART_RxISR_8BIT_FIFOEN+0x2ea>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005f7c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d23e      	bcs.n	8006002 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	3308      	adds	r3, #8
 8005f8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8c:	6a3b      	ldr	r3, [r7, #32]
 8005f8e:	e853 3f00 	ldrex	r3, [r3]
 8005f92:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f9a:	673b      	str	r3, [r7, #112]	; 0x70
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	3308      	adds	r3, #8
 8005fa2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8005fa4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fa6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005faa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fac:	e841 2300 	strex	r3, r2, [r1]
 8005fb0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d1e5      	bne.n	8005f84 <UART_RxISR_8BIT_FIFOEN+0x26c>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	4a14      	ldr	r2, [pc, #80]	; (800600c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8005fbc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	e853 3f00 	ldrex	r3, [r3]
 8005fca:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	f043 0320 	orr.w	r3, r3, #32
 8005fd2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fdc:	61bb      	str	r3, [r7, #24]
 8005fde:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe0:	6979      	ldr	r1, [r7, #20]
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	e841 2300 	strex	r3, r2, [r1]
 8005fe8:	613b      	str	r3, [r7, #16]
   return(result);
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1e6      	bne.n	8005fbe <UART_RxISR_8BIT_FIFOEN+0x2a6>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ff0:	e007      	b.n	8006002 <UART_RxISR_8BIT_FIFOEN+0x2ea>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	699a      	ldr	r2, [r3, #24]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f042 0208 	orr.w	r2, r2, #8
 8006000:	619a      	str	r2, [r3, #24]
}
 8006002:	bf00      	nop
 8006004:	3798      	adds	r7, #152	; 0x98
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	08005a57 	.word	0x08005a57

08006010 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b0a8      	sub	sp, #160	; 0xa0
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800601e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006046:	2b22      	cmp	r3, #34	; 0x22
 8006048:	f040 8153 	bne.w	80062f2 <UART_RxISR_16BIT_FIFOEN+0x2e2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006052:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006056:	e0fa      	b.n	800624e <UART_RxISR_16BIT_FIFOEN+0x23e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605e:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006066:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800606a:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 800606e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8006072:	4013      	ands	r3, r2
 8006074:	b29a      	uxth	r2, r3
 8006076:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800607a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006080:	1c9a      	adds	r2, r3, #2
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800608c:	b29b      	uxth	r3, r3
 800608e:	3b01      	subs	r3, #1
 8006090:	b29a      	uxth	r2, r3
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	69db      	ldr	r3, [r3, #28]
 800609e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80060a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060a6:	f003 0307 	and.w	r3, r3, #7
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d053      	beq.n	8006156 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80060ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060b2:	f003 0301 	and.w	r3, r3, #1
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d011      	beq.n	80060de <UART_RxISR_16BIT_FIFOEN+0xce>
 80060ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80060be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00b      	beq.n	80060de <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2201      	movs	r2, #1
 80060cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060d4:	f043 0201 	orr.w	r2, r3, #1
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060de:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80060e2:	f003 0302 	and.w	r3, r3, #2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d011      	beq.n	800610e <UART_RxISR_16BIT_FIFOEN+0xfe>
 80060ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00b      	beq.n	800610e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2202      	movs	r2, #2
 80060fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006104:	f043 0204 	orr.w	r2, r3, #4
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800610e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006112:	f003 0304 	and.w	r3, r3, #4
 8006116:	2b00      	cmp	r3, #0
 8006118:	d011      	beq.n	800613e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800611a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d00b      	beq.n	800613e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2204      	movs	r2, #4
 800612c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006134:	f043 0202 	orr.w	r2, r3, #2
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006144:	2b00      	cmp	r3, #0
 8006146:	d006      	beq.n	8006156 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7fe fdeb 	bl	8004d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800615c:	b29b      	uxth	r3, r3
 800615e:	2b00      	cmp	r3, #0
 8006160:	d175      	bne.n	800624e <UART_RxISR_16BIT_FIFOEN+0x23e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006168:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800616a:	e853 3f00 	ldrex	r3, [r3]
 800616e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006170:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006172:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006176:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	461a      	mov	r2, r3
 8006180:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006184:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006186:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006188:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800618a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800618c:	e841 2300 	strex	r3, r2, [r1]
 8006190:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006192:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006194:	2b00      	cmp	r3, #0
 8006196:	d1e4      	bne.n	8006162 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	3308      	adds	r3, #8
 800619e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061a2:	e853 3f00 	ldrex	r3, [r3]
 80061a6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80061a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061ae:	f023 0301 	bic.w	r3, r3, #1
 80061b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	3308      	adds	r3, #8
 80061bc:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80061c0:	65ba      	str	r2, [r7, #88]	; 0x58
 80061c2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80061c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80061c8:	e841 2300 	strex	r3, r2, [r1]
 80061cc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80061ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1e1      	bne.n	8006198 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2220      	movs	r2, #32
 80061d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d12e      	bne.n	8006248 <UART_RxISR_16BIT_FIFOEN+0x238>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061f8:	e853 3f00 	ldrex	r3, [r3]
 80061fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80061fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006200:	f023 0310 	bic.w	r3, r3, #16
 8006204:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	461a      	mov	r2, r3
 800620c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800620e:	647b      	str	r3, [r7, #68]	; 0x44
 8006210:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006212:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006214:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006216:	e841 2300 	strex	r3, r2, [r1]
 800621a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800621c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1e6      	bne.n	80061f0 <UART_RxISR_16BIT_FIFOEN+0x1e0>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	69db      	ldr	r3, [r3, #28]
 8006228:	f003 0310 	and.w	r3, r3, #16
 800622c:	2b10      	cmp	r3, #16
 800622e:	d103      	bne.n	8006238 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2210      	movs	r2, #16
 8006236:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800623e:	4619      	mov	r1, r3
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f7fe fd79 	bl	8004d38 <HAL_UARTEx_RxEventCallback>
 8006246:	e002      	b.n	800624e <UART_RxISR_16BIT_FIFOEN+0x23e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f7fa fbf9 	bl	8000a40 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800624e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8006252:	2b00      	cmp	r3, #0
 8006254:	d006      	beq.n	8006264 <UART_RxISR_16BIT_FIFOEN+0x254>
 8006256:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800625a:	f003 0320 	and.w	r3, r3, #32
 800625e:	2b00      	cmp	r3, #0
 8006260:	f47f aefa 	bne.w	8006058 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800626a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800626e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8006272:	2b00      	cmp	r3, #0
 8006274:	d045      	beq.n	8006302 <UART_RxISR_16BIT_FIFOEN+0x2f2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800627c:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8006280:	429a      	cmp	r2, r3
 8006282:	d23e      	bcs.n	8006302 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	3308      	adds	r3, #8
 800628a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628e:	e853 3f00 	ldrex	r3, [r3]
 8006292:	623b      	str	r3, [r7, #32]
   return(result);
 8006294:	6a3b      	ldr	r3, [r7, #32]
 8006296:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800629a:	677b      	str	r3, [r7, #116]	; 0x74
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3308      	adds	r3, #8
 80062a2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80062a4:	633a      	str	r2, [r7, #48]	; 0x30
 80062a6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80062aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062ac:	e841 2300 	strex	r3, r2, [r1]
 80062b0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80062b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1e5      	bne.n	8006284 <UART_RxISR_16BIT_FIFOEN+0x274>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	4a14      	ldr	r2, [pc, #80]	; (800630c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 80062bc:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	e853 3f00 	ldrex	r3, [r3]
 80062ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f043 0320 	orr.w	r3, r3, #32
 80062d2:	673b      	str	r3, [r7, #112]	; 0x70
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	461a      	mov	r2, r3
 80062da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80062dc:	61fb      	str	r3, [r7, #28]
 80062de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e0:	69b9      	ldr	r1, [r7, #24]
 80062e2:	69fa      	ldr	r2, [r7, #28]
 80062e4:	e841 2300 	strex	r3, r2, [r1]
 80062e8:	617b      	str	r3, [r7, #20]
   return(result);
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1e6      	bne.n	80062be <UART_RxISR_16BIT_FIFOEN+0x2ae>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80062f0:	e007      	b.n	8006302 <UART_RxISR_16BIT_FIFOEN+0x2f2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	699a      	ldr	r2, [r3, #24]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f042 0208 	orr.w	r2, r2, #8
 8006300:	619a      	str	r2, [r3, #24]
}
 8006302:	bf00      	nop
 8006304:	37a0      	adds	r7, #160	; 0xa0
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	08005bb7 	.word	0x08005bb7

08006310 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr

08006324 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800634c:	b480      	push	{r7}
 800634e:	b085      	sub	sp, #20
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800635a:	2b01      	cmp	r3, #1
 800635c:	d101      	bne.n	8006362 <HAL_UARTEx_DisableFifoMode+0x16>
 800635e:	2302      	movs	r3, #2
 8006360:	e027      	b.n	80063b2 <HAL_UARTEx_DisableFifoMode+0x66>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2201      	movs	r2, #1
 8006366:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2224      	movs	r2, #36	; 0x24
 800636e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 0201 	bic.w	r2, r2, #1
 8006388:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006390:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2220      	movs	r2, #32
 80063a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063b0:	2300      	movs	r3, #0
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr

080063be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b084      	sub	sp, #16
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
 80063c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d101      	bne.n	80063d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80063d2:	2302      	movs	r3, #2
 80063d4:	e02d      	b.n	8006432 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2201      	movs	r2, #1
 80063da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2224      	movs	r2, #36	; 0x24
 80063e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f022 0201 	bic.w	r2, r2, #1
 80063fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	689b      	ldr	r3, [r3, #8]
 8006404:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	683a      	ldr	r2, [r7, #0]
 800640e:	430a      	orrs	r2, r1
 8006410:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 f850 	bl	80064b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2220      	movs	r2, #32
 8006424:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2200      	movs	r2, #0
 800642c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3710      	adds	r7, #16
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}

0800643a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800643a:	b580      	push	{r7, lr}
 800643c:	b084      	sub	sp, #16
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
 8006442:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800644a:	2b01      	cmp	r3, #1
 800644c:	d101      	bne.n	8006452 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800644e:	2302      	movs	r3, #2
 8006450:	e02d      	b.n	80064ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2224      	movs	r2, #36	; 0x24
 800645e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0201 	bic.w	r2, r2, #1
 8006478:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	683a      	ldr	r2, [r7, #0]
 800648a:	430a      	orrs	r2, r1
 800648c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f812 	bl	80064b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2220      	movs	r2, #32
 80064a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
	...

080064b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d108      	bne.n	80064da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80064d8:	e031      	b.n	800653e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80064da:	2308      	movs	r3, #8
 80064dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80064de:	2308      	movs	r3, #8
 80064e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	0e5b      	lsrs	r3, r3, #25
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	f003 0307 	and.w	r3, r3, #7
 80064f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	0f5b      	lsrs	r3, r3, #29
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	f003 0307 	and.w	r3, r3, #7
 8006500:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006502:	7bbb      	ldrb	r3, [r7, #14]
 8006504:	7b3a      	ldrb	r2, [r7, #12]
 8006506:	4911      	ldr	r1, [pc, #68]	; (800654c <UARTEx_SetNbDataToProcess+0x94>)
 8006508:	5c8a      	ldrb	r2, [r1, r2]
 800650a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800650e:	7b3a      	ldrb	r2, [r7, #12]
 8006510:	490f      	ldr	r1, [pc, #60]	; (8006550 <UARTEx_SetNbDataToProcess+0x98>)
 8006512:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006514:	fb93 f3f2 	sdiv	r3, r3, r2
 8006518:	b29a      	uxth	r2, r3
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006520:	7bfb      	ldrb	r3, [r7, #15]
 8006522:	7b7a      	ldrb	r2, [r7, #13]
 8006524:	4909      	ldr	r1, [pc, #36]	; (800654c <UARTEx_SetNbDataToProcess+0x94>)
 8006526:	5c8a      	ldrb	r2, [r1, r2]
 8006528:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800652c:	7b7a      	ldrb	r2, [r7, #13]
 800652e:	4908      	ldr	r1, [pc, #32]	; (8006550 <UARTEx_SetNbDataToProcess+0x98>)
 8006530:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006532:	fb93 f3f2 	sdiv	r3, r3, r2
 8006536:	b29a      	uxth	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800653e:	bf00      	nop
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	08007ddc 	.word	0x08007ddc
 8006550:	08007de4 	.word	0x08007de4

08006554 <atoi>:
 8006554:	220a      	movs	r2, #10
 8006556:	2100      	movs	r1, #0
 8006558:	f000 b930 	b.w	80067bc <strtol>

0800655c <__errno>:
 800655c:	4b01      	ldr	r3, [pc, #4]	; (8006564 <__errno+0x8>)
 800655e:	6818      	ldr	r0, [r3, #0]
 8006560:	4770      	bx	lr
 8006562:	bf00      	nop
 8006564:	2000000c 	.word	0x2000000c

08006568 <__libc_init_array>:
 8006568:	b570      	push	{r4, r5, r6, lr}
 800656a:	4d0d      	ldr	r5, [pc, #52]	; (80065a0 <__libc_init_array+0x38>)
 800656c:	4c0d      	ldr	r4, [pc, #52]	; (80065a4 <__libc_init_array+0x3c>)
 800656e:	1b64      	subs	r4, r4, r5
 8006570:	10a4      	asrs	r4, r4, #2
 8006572:	2600      	movs	r6, #0
 8006574:	42a6      	cmp	r6, r4
 8006576:	d109      	bne.n	800658c <__libc_init_array+0x24>
 8006578:	4d0b      	ldr	r5, [pc, #44]	; (80065a8 <__libc_init_array+0x40>)
 800657a:	4c0c      	ldr	r4, [pc, #48]	; (80065ac <__libc_init_array+0x44>)
 800657c:	f001 fade 	bl	8007b3c <_init>
 8006580:	1b64      	subs	r4, r4, r5
 8006582:	10a4      	asrs	r4, r4, #2
 8006584:	2600      	movs	r6, #0
 8006586:	42a6      	cmp	r6, r4
 8006588:	d105      	bne.n	8006596 <__libc_init_array+0x2e>
 800658a:	bd70      	pop	{r4, r5, r6, pc}
 800658c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006590:	4798      	blx	r3
 8006592:	3601      	adds	r6, #1
 8006594:	e7ee      	b.n	8006574 <__libc_init_array+0xc>
 8006596:	f855 3b04 	ldr.w	r3, [r5], #4
 800659a:	4798      	blx	r3
 800659c:	3601      	adds	r6, #1
 800659e:	e7f2      	b.n	8006586 <__libc_init_array+0x1e>
 80065a0:	0800803c 	.word	0x0800803c
 80065a4:	0800803c 	.word	0x0800803c
 80065a8:	0800803c 	.word	0x0800803c
 80065ac:	08008040 	.word	0x08008040

080065b0 <memset>:
 80065b0:	4402      	add	r2, r0
 80065b2:	4603      	mov	r3, r0
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d100      	bne.n	80065ba <memset+0xa>
 80065b8:	4770      	bx	lr
 80065ba:	f803 1b01 	strb.w	r1, [r3], #1
 80065be:	e7f9      	b.n	80065b4 <memset+0x4>

080065c0 <siprintf>:
 80065c0:	b40e      	push	{r1, r2, r3}
 80065c2:	b500      	push	{lr}
 80065c4:	b09c      	sub	sp, #112	; 0x70
 80065c6:	ab1d      	add	r3, sp, #116	; 0x74
 80065c8:	9002      	str	r0, [sp, #8]
 80065ca:	9006      	str	r0, [sp, #24]
 80065cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80065d0:	4809      	ldr	r0, [pc, #36]	; (80065f8 <siprintf+0x38>)
 80065d2:	9107      	str	r1, [sp, #28]
 80065d4:	9104      	str	r1, [sp, #16]
 80065d6:	4909      	ldr	r1, [pc, #36]	; (80065fc <siprintf+0x3c>)
 80065d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80065dc:	9105      	str	r1, [sp, #20]
 80065de:	6800      	ldr	r0, [r0, #0]
 80065e0:	9301      	str	r3, [sp, #4]
 80065e2:	a902      	add	r1, sp, #8
 80065e4:	f000 fa68 	bl	8006ab8 <_svfiprintf_r>
 80065e8:	9b02      	ldr	r3, [sp, #8]
 80065ea:	2200      	movs	r2, #0
 80065ec:	701a      	strb	r2, [r3, #0]
 80065ee:	b01c      	add	sp, #112	; 0x70
 80065f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80065f4:	b003      	add	sp, #12
 80065f6:	4770      	bx	lr
 80065f8:	2000000c 	.word	0x2000000c
 80065fc:	ffff0208 	.word	0xffff0208

08006600 <strtok>:
 8006600:	4b16      	ldr	r3, [pc, #88]	; (800665c <strtok+0x5c>)
 8006602:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006604:	681e      	ldr	r6, [r3, #0]
 8006606:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8006608:	4605      	mov	r5, r0
 800660a:	b9fc      	cbnz	r4, 800664c <strtok+0x4c>
 800660c:	2050      	movs	r0, #80	; 0x50
 800660e:	9101      	str	r1, [sp, #4]
 8006610:	f000 f90e 	bl	8006830 <malloc>
 8006614:	9901      	ldr	r1, [sp, #4]
 8006616:	65b0      	str	r0, [r6, #88]	; 0x58
 8006618:	4602      	mov	r2, r0
 800661a:	b920      	cbnz	r0, 8006626 <strtok+0x26>
 800661c:	4b10      	ldr	r3, [pc, #64]	; (8006660 <strtok+0x60>)
 800661e:	4811      	ldr	r0, [pc, #68]	; (8006664 <strtok+0x64>)
 8006620:	2157      	movs	r1, #87	; 0x57
 8006622:	f000 f8d5 	bl	80067d0 <__assert_func>
 8006626:	e9c0 4400 	strd	r4, r4, [r0]
 800662a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800662e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8006632:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8006636:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800663a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800663e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8006642:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8006646:	6184      	str	r4, [r0, #24]
 8006648:	7704      	strb	r4, [r0, #28]
 800664a:	6244      	str	r4, [r0, #36]	; 0x24
 800664c:	6db2      	ldr	r2, [r6, #88]	; 0x58
 800664e:	2301      	movs	r3, #1
 8006650:	4628      	mov	r0, r5
 8006652:	b002      	add	sp, #8
 8006654:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006658:	f000 b806 	b.w	8006668 <__strtok_r>
 800665c:	2000000c 	.word	0x2000000c
 8006660:	08007df0 	.word	0x08007df0
 8006664:	08007e07 	.word	0x08007e07

08006668 <__strtok_r>:
 8006668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800666a:	b908      	cbnz	r0, 8006670 <__strtok_r+0x8>
 800666c:	6810      	ldr	r0, [r2, #0]
 800666e:	b188      	cbz	r0, 8006694 <__strtok_r+0x2c>
 8006670:	4604      	mov	r4, r0
 8006672:	4620      	mov	r0, r4
 8006674:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006678:	460f      	mov	r7, r1
 800667a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800667e:	b91e      	cbnz	r6, 8006688 <__strtok_r+0x20>
 8006680:	b965      	cbnz	r5, 800669c <__strtok_r+0x34>
 8006682:	6015      	str	r5, [r2, #0]
 8006684:	4628      	mov	r0, r5
 8006686:	e005      	b.n	8006694 <__strtok_r+0x2c>
 8006688:	42b5      	cmp	r5, r6
 800668a:	d1f6      	bne.n	800667a <__strtok_r+0x12>
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1f0      	bne.n	8006672 <__strtok_r+0xa>
 8006690:	6014      	str	r4, [r2, #0]
 8006692:	7003      	strb	r3, [r0, #0]
 8006694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006696:	461c      	mov	r4, r3
 8006698:	e00c      	b.n	80066b4 <__strtok_r+0x4c>
 800669a:	b915      	cbnz	r5, 80066a2 <__strtok_r+0x3a>
 800669c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80066a0:	460e      	mov	r6, r1
 80066a2:	f816 5b01 	ldrb.w	r5, [r6], #1
 80066a6:	42ab      	cmp	r3, r5
 80066a8:	d1f7      	bne.n	800669a <__strtok_r+0x32>
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d0f3      	beq.n	8006696 <__strtok_r+0x2e>
 80066ae:	2300      	movs	r3, #0
 80066b0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80066b4:	6014      	str	r4, [r2, #0]
 80066b6:	e7ed      	b.n	8006694 <__strtok_r+0x2c>

080066b8 <_strtol_l.constprop.0>:
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066be:	d001      	beq.n	80066c4 <_strtol_l.constprop.0+0xc>
 80066c0:	2b24      	cmp	r3, #36	; 0x24
 80066c2:	d906      	bls.n	80066d2 <_strtol_l.constprop.0+0x1a>
 80066c4:	f7ff ff4a 	bl	800655c <__errno>
 80066c8:	2316      	movs	r3, #22
 80066ca:	6003      	str	r3, [r0, #0]
 80066cc:	2000      	movs	r0, #0
 80066ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066d2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80067b8 <_strtol_l.constprop.0+0x100>
 80066d6:	460d      	mov	r5, r1
 80066d8:	462e      	mov	r6, r5
 80066da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80066de:	f814 700c 	ldrb.w	r7, [r4, ip]
 80066e2:	f017 0708 	ands.w	r7, r7, #8
 80066e6:	d1f7      	bne.n	80066d8 <_strtol_l.constprop.0+0x20>
 80066e8:	2c2d      	cmp	r4, #45	; 0x2d
 80066ea:	d132      	bne.n	8006752 <_strtol_l.constprop.0+0x9a>
 80066ec:	782c      	ldrb	r4, [r5, #0]
 80066ee:	2701      	movs	r7, #1
 80066f0:	1cb5      	adds	r5, r6, #2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d05b      	beq.n	80067ae <_strtol_l.constprop.0+0xf6>
 80066f6:	2b10      	cmp	r3, #16
 80066f8:	d109      	bne.n	800670e <_strtol_l.constprop.0+0x56>
 80066fa:	2c30      	cmp	r4, #48	; 0x30
 80066fc:	d107      	bne.n	800670e <_strtol_l.constprop.0+0x56>
 80066fe:	782c      	ldrb	r4, [r5, #0]
 8006700:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006704:	2c58      	cmp	r4, #88	; 0x58
 8006706:	d14d      	bne.n	80067a4 <_strtol_l.constprop.0+0xec>
 8006708:	786c      	ldrb	r4, [r5, #1]
 800670a:	2310      	movs	r3, #16
 800670c:	3502      	adds	r5, #2
 800670e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006712:	f108 38ff 	add.w	r8, r8, #4294967295
 8006716:	f04f 0c00 	mov.w	ip, #0
 800671a:	fbb8 f9f3 	udiv	r9, r8, r3
 800671e:	4666      	mov	r6, ip
 8006720:	fb03 8a19 	mls	sl, r3, r9, r8
 8006724:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006728:	f1be 0f09 	cmp.w	lr, #9
 800672c:	d816      	bhi.n	800675c <_strtol_l.constprop.0+0xa4>
 800672e:	4674      	mov	r4, lr
 8006730:	42a3      	cmp	r3, r4
 8006732:	dd24      	ble.n	800677e <_strtol_l.constprop.0+0xc6>
 8006734:	f1bc 0f00 	cmp.w	ip, #0
 8006738:	db1e      	blt.n	8006778 <_strtol_l.constprop.0+0xc0>
 800673a:	45b1      	cmp	r9, r6
 800673c:	d31c      	bcc.n	8006778 <_strtol_l.constprop.0+0xc0>
 800673e:	d101      	bne.n	8006744 <_strtol_l.constprop.0+0x8c>
 8006740:	45a2      	cmp	sl, r4
 8006742:	db19      	blt.n	8006778 <_strtol_l.constprop.0+0xc0>
 8006744:	fb06 4603 	mla	r6, r6, r3, r4
 8006748:	f04f 0c01 	mov.w	ip, #1
 800674c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006750:	e7e8      	b.n	8006724 <_strtol_l.constprop.0+0x6c>
 8006752:	2c2b      	cmp	r4, #43	; 0x2b
 8006754:	bf04      	itt	eq
 8006756:	782c      	ldrbeq	r4, [r5, #0]
 8006758:	1cb5      	addeq	r5, r6, #2
 800675a:	e7ca      	b.n	80066f2 <_strtol_l.constprop.0+0x3a>
 800675c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006760:	f1be 0f19 	cmp.w	lr, #25
 8006764:	d801      	bhi.n	800676a <_strtol_l.constprop.0+0xb2>
 8006766:	3c37      	subs	r4, #55	; 0x37
 8006768:	e7e2      	b.n	8006730 <_strtol_l.constprop.0+0x78>
 800676a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800676e:	f1be 0f19 	cmp.w	lr, #25
 8006772:	d804      	bhi.n	800677e <_strtol_l.constprop.0+0xc6>
 8006774:	3c57      	subs	r4, #87	; 0x57
 8006776:	e7db      	b.n	8006730 <_strtol_l.constprop.0+0x78>
 8006778:	f04f 3cff 	mov.w	ip, #4294967295
 800677c:	e7e6      	b.n	800674c <_strtol_l.constprop.0+0x94>
 800677e:	f1bc 0f00 	cmp.w	ip, #0
 8006782:	da05      	bge.n	8006790 <_strtol_l.constprop.0+0xd8>
 8006784:	2322      	movs	r3, #34	; 0x22
 8006786:	6003      	str	r3, [r0, #0]
 8006788:	4646      	mov	r6, r8
 800678a:	b942      	cbnz	r2, 800679e <_strtol_l.constprop.0+0xe6>
 800678c:	4630      	mov	r0, r6
 800678e:	e79e      	b.n	80066ce <_strtol_l.constprop.0+0x16>
 8006790:	b107      	cbz	r7, 8006794 <_strtol_l.constprop.0+0xdc>
 8006792:	4276      	negs	r6, r6
 8006794:	2a00      	cmp	r2, #0
 8006796:	d0f9      	beq.n	800678c <_strtol_l.constprop.0+0xd4>
 8006798:	f1bc 0f00 	cmp.w	ip, #0
 800679c:	d000      	beq.n	80067a0 <_strtol_l.constprop.0+0xe8>
 800679e:	1e69      	subs	r1, r5, #1
 80067a0:	6011      	str	r1, [r2, #0]
 80067a2:	e7f3      	b.n	800678c <_strtol_l.constprop.0+0xd4>
 80067a4:	2430      	movs	r4, #48	; 0x30
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1b1      	bne.n	800670e <_strtol_l.constprop.0+0x56>
 80067aa:	2308      	movs	r3, #8
 80067ac:	e7af      	b.n	800670e <_strtol_l.constprop.0+0x56>
 80067ae:	2c30      	cmp	r4, #48	; 0x30
 80067b0:	d0a5      	beq.n	80066fe <_strtol_l.constprop.0+0x46>
 80067b2:	230a      	movs	r3, #10
 80067b4:	e7ab      	b.n	800670e <_strtol_l.constprop.0+0x56>
 80067b6:	bf00      	nop
 80067b8:	08007ea1 	.word	0x08007ea1

080067bc <strtol>:
 80067bc:	4613      	mov	r3, r2
 80067be:	460a      	mov	r2, r1
 80067c0:	4601      	mov	r1, r0
 80067c2:	4802      	ldr	r0, [pc, #8]	; (80067cc <strtol+0x10>)
 80067c4:	6800      	ldr	r0, [r0, #0]
 80067c6:	f7ff bf77 	b.w	80066b8 <_strtol_l.constprop.0>
 80067ca:	bf00      	nop
 80067cc:	2000000c 	.word	0x2000000c

080067d0 <__assert_func>:
 80067d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80067d2:	4614      	mov	r4, r2
 80067d4:	461a      	mov	r2, r3
 80067d6:	4b09      	ldr	r3, [pc, #36]	; (80067fc <__assert_func+0x2c>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4605      	mov	r5, r0
 80067dc:	68d8      	ldr	r0, [r3, #12]
 80067de:	b14c      	cbz	r4, 80067f4 <__assert_func+0x24>
 80067e0:	4b07      	ldr	r3, [pc, #28]	; (8006800 <__assert_func+0x30>)
 80067e2:	9100      	str	r1, [sp, #0]
 80067e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80067e8:	4906      	ldr	r1, [pc, #24]	; (8006804 <__assert_func+0x34>)
 80067ea:	462b      	mov	r3, r5
 80067ec:	f000 f80e 	bl	800680c <fiprintf>
 80067f0:	f000 fe20 	bl	8007434 <abort>
 80067f4:	4b04      	ldr	r3, [pc, #16]	; (8006808 <__assert_func+0x38>)
 80067f6:	461c      	mov	r4, r3
 80067f8:	e7f3      	b.n	80067e2 <__assert_func+0x12>
 80067fa:	bf00      	nop
 80067fc:	2000000c 	.word	0x2000000c
 8006800:	08007e64 	.word	0x08007e64
 8006804:	08007e71 	.word	0x08007e71
 8006808:	08007e9f 	.word	0x08007e9f

0800680c <fiprintf>:
 800680c:	b40e      	push	{r1, r2, r3}
 800680e:	b503      	push	{r0, r1, lr}
 8006810:	4601      	mov	r1, r0
 8006812:	ab03      	add	r3, sp, #12
 8006814:	4805      	ldr	r0, [pc, #20]	; (800682c <fiprintf+0x20>)
 8006816:	f853 2b04 	ldr.w	r2, [r3], #4
 800681a:	6800      	ldr	r0, [r0, #0]
 800681c:	9301      	str	r3, [sp, #4]
 800681e:	f000 fa75 	bl	8006d0c <_vfiprintf_r>
 8006822:	b002      	add	sp, #8
 8006824:	f85d eb04 	ldr.w	lr, [sp], #4
 8006828:	b003      	add	sp, #12
 800682a:	4770      	bx	lr
 800682c:	2000000c 	.word	0x2000000c

08006830 <malloc>:
 8006830:	4b02      	ldr	r3, [pc, #8]	; (800683c <malloc+0xc>)
 8006832:	4601      	mov	r1, r0
 8006834:	6818      	ldr	r0, [r3, #0]
 8006836:	f000 b86f 	b.w	8006918 <_malloc_r>
 800683a:	bf00      	nop
 800683c:	2000000c 	.word	0x2000000c

08006840 <_free_r>:
 8006840:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006842:	2900      	cmp	r1, #0
 8006844:	d044      	beq.n	80068d0 <_free_r+0x90>
 8006846:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800684a:	9001      	str	r0, [sp, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	f1a1 0404 	sub.w	r4, r1, #4
 8006852:	bfb8      	it	lt
 8006854:	18e4      	addlt	r4, r4, r3
 8006856:	f001 f83d 	bl	80078d4 <__malloc_lock>
 800685a:	4a1e      	ldr	r2, [pc, #120]	; (80068d4 <_free_r+0x94>)
 800685c:	9801      	ldr	r0, [sp, #4]
 800685e:	6813      	ldr	r3, [r2, #0]
 8006860:	b933      	cbnz	r3, 8006870 <_free_r+0x30>
 8006862:	6063      	str	r3, [r4, #4]
 8006864:	6014      	str	r4, [r2, #0]
 8006866:	b003      	add	sp, #12
 8006868:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800686c:	f001 b838 	b.w	80078e0 <__malloc_unlock>
 8006870:	42a3      	cmp	r3, r4
 8006872:	d908      	bls.n	8006886 <_free_r+0x46>
 8006874:	6825      	ldr	r5, [r4, #0]
 8006876:	1961      	adds	r1, r4, r5
 8006878:	428b      	cmp	r3, r1
 800687a:	bf01      	itttt	eq
 800687c:	6819      	ldreq	r1, [r3, #0]
 800687e:	685b      	ldreq	r3, [r3, #4]
 8006880:	1949      	addeq	r1, r1, r5
 8006882:	6021      	streq	r1, [r4, #0]
 8006884:	e7ed      	b.n	8006862 <_free_r+0x22>
 8006886:	461a      	mov	r2, r3
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	b10b      	cbz	r3, 8006890 <_free_r+0x50>
 800688c:	42a3      	cmp	r3, r4
 800688e:	d9fa      	bls.n	8006886 <_free_r+0x46>
 8006890:	6811      	ldr	r1, [r2, #0]
 8006892:	1855      	adds	r5, r2, r1
 8006894:	42a5      	cmp	r5, r4
 8006896:	d10b      	bne.n	80068b0 <_free_r+0x70>
 8006898:	6824      	ldr	r4, [r4, #0]
 800689a:	4421      	add	r1, r4
 800689c:	1854      	adds	r4, r2, r1
 800689e:	42a3      	cmp	r3, r4
 80068a0:	6011      	str	r1, [r2, #0]
 80068a2:	d1e0      	bne.n	8006866 <_free_r+0x26>
 80068a4:	681c      	ldr	r4, [r3, #0]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	6053      	str	r3, [r2, #4]
 80068aa:	4421      	add	r1, r4
 80068ac:	6011      	str	r1, [r2, #0]
 80068ae:	e7da      	b.n	8006866 <_free_r+0x26>
 80068b0:	d902      	bls.n	80068b8 <_free_r+0x78>
 80068b2:	230c      	movs	r3, #12
 80068b4:	6003      	str	r3, [r0, #0]
 80068b6:	e7d6      	b.n	8006866 <_free_r+0x26>
 80068b8:	6825      	ldr	r5, [r4, #0]
 80068ba:	1961      	adds	r1, r4, r5
 80068bc:	428b      	cmp	r3, r1
 80068be:	bf04      	itt	eq
 80068c0:	6819      	ldreq	r1, [r3, #0]
 80068c2:	685b      	ldreq	r3, [r3, #4]
 80068c4:	6063      	str	r3, [r4, #4]
 80068c6:	bf04      	itt	eq
 80068c8:	1949      	addeq	r1, r1, r5
 80068ca:	6021      	streq	r1, [r4, #0]
 80068cc:	6054      	str	r4, [r2, #4]
 80068ce:	e7ca      	b.n	8006866 <_free_r+0x26>
 80068d0:	b003      	add	sp, #12
 80068d2:	bd30      	pop	{r4, r5, pc}
 80068d4:	20000204 	.word	0x20000204

080068d8 <sbrk_aligned>:
 80068d8:	b570      	push	{r4, r5, r6, lr}
 80068da:	4e0e      	ldr	r6, [pc, #56]	; (8006914 <sbrk_aligned+0x3c>)
 80068dc:	460c      	mov	r4, r1
 80068de:	6831      	ldr	r1, [r6, #0]
 80068e0:	4605      	mov	r5, r0
 80068e2:	b911      	cbnz	r1, 80068ea <sbrk_aligned+0x12>
 80068e4:	f000 fcd6 	bl	8007294 <_sbrk_r>
 80068e8:	6030      	str	r0, [r6, #0]
 80068ea:	4621      	mov	r1, r4
 80068ec:	4628      	mov	r0, r5
 80068ee:	f000 fcd1 	bl	8007294 <_sbrk_r>
 80068f2:	1c43      	adds	r3, r0, #1
 80068f4:	d00a      	beq.n	800690c <sbrk_aligned+0x34>
 80068f6:	1cc4      	adds	r4, r0, #3
 80068f8:	f024 0403 	bic.w	r4, r4, #3
 80068fc:	42a0      	cmp	r0, r4
 80068fe:	d007      	beq.n	8006910 <sbrk_aligned+0x38>
 8006900:	1a21      	subs	r1, r4, r0
 8006902:	4628      	mov	r0, r5
 8006904:	f000 fcc6 	bl	8007294 <_sbrk_r>
 8006908:	3001      	adds	r0, #1
 800690a:	d101      	bne.n	8006910 <sbrk_aligned+0x38>
 800690c:	f04f 34ff 	mov.w	r4, #4294967295
 8006910:	4620      	mov	r0, r4
 8006912:	bd70      	pop	{r4, r5, r6, pc}
 8006914:	20000208 	.word	0x20000208

08006918 <_malloc_r>:
 8006918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800691c:	1ccd      	adds	r5, r1, #3
 800691e:	f025 0503 	bic.w	r5, r5, #3
 8006922:	3508      	adds	r5, #8
 8006924:	2d0c      	cmp	r5, #12
 8006926:	bf38      	it	cc
 8006928:	250c      	movcc	r5, #12
 800692a:	2d00      	cmp	r5, #0
 800692c:	4607      	mov	r7, r0
 800692e:	db01      	blt.n	8006934 <_malloc_r+0x1c>
 8006930:	42a9      	cmp	r1, r5
 8006932:	d905      	bls.n	8006940 <_malloc_r+0x28>
 8006934:	230c      	movs	r3, #12
 8006936:	603b      	str	r3, [r7, #0]
 8006938:	2600      	movs	r6, #0
 800693a:	4630      	mov	r0, r6
 800693c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006940:	4e2e      	ldr	r6, [pc, #184]	; (80069fc <_malloc_r+0xe4>)
 8006942:	f000 ffc7 	bl	80078d4 <__malloc_lock>
 8006946:	6833      	ldr	r3, [r6, #0]
 8006948:	461c      	mov	r4, r3
 800694a:	bb34      	cbnz	r4, 800699a <_malloc_r+0x82>
 800694c:	4629      	mov	r1, r5
 800694e:	4638      	mov	r0, r7
 8006950:	f7ff ffc2 	bl	80068d8 <sbrk_aligned>
 8006954:	1c43      	adds	r3, r0, #1
 8006956:	4604      	mov	r4, r0
 8006958:	d14d      	bne.n	80069f6 <_malloc_r+0xde>
 800695a:	6834      	ldr	r4, [r6, #0]
 800695c:	4626      	mov	r6, r4
 800695e:	2e00      	cmp	r6, #0
 8006960:	d140      	bne.n	80069e4 <_malloc_r+0xcc>
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	4631      	mov	r1, r6
 8006966:	4638      	mov	r0, r7
 8006968:	eb04 0803 	add.w	r8, r4, r3
 800696c:	f000 fc92 	bl	8007294 <_sbrk_r>
 8006970:	4580      	cmp	r8, r0
 8006972:	d13a      	bne.n	80069ea <_malloc_r+0xd2>
 8006974:	6821      	ldr	r1, [r4, #0]
 8006976:	3503      	adds	r5, #3
 8006978:	1a6d      	subs	r5, r5, r1
 800697a:	f025 0503 	bic.w	r5, r5, #3
 800697e:	3508      	adds	r5, #8
 8006980:	2d0c      	cmp	r5, #12
 8006982:	bf38      	it	cc
 8006984:	250c      	movcc	r5, #12
 8006986:	4629      	mov	r1, r5
 8006988:	4638      	mov	r0, r7
 800698a:	f7ff ffa5 	bl	80068d8 <sbrk_aligned>
 800698e:	3001      	adds	r0, #1
 8006990:	d02b      	beq.n	80069ea <_malloc_r+0xd2>
 8006992:	6823      	ldr	r3, [r4, #0]
 8006994:	442b      	add	r3, r5
 8006996:	6023      	str	r3, [r4, #0]
 8006998:	e00e      	b.n	80069b8 <_malloc_r+0xa0>
 800699a:	6822      	ldr	r2, [r4, #0]
 800699c:	1b52      	subs	r2, r2, r5
 800699e:	d41e      	bmi.n	80069de <_malloc_r+0xc6>
 80069a0:	2a0b      	cmp	r2, #11
 80069a2:	d916      	bls.n	80069d2 <_malloc_r+0xba>
 80069a4:	1961      	adds	r1, r4, r5
 80069a6:	42a3      	cmp	r3, r4
 80069a8:	6025      	str	r5, [r4, #0]
 80069aa:	bf18      	it	ne
 80069ac:	6059      	strne	r1, [r3, #4]
 80069ae:	6863      	ldr	r3, [r4, #4]
 80069b0:	bf08      	it	eq
 80069b2:	6031      	streq	r1, [r6, #0]
 80069b4:	5162      	str	r2, [r4, r5]
 80069b6:	604b      	str	r3, [r1, #4]
 80069b8:	4638      	mov	r0, r7
 80069ba:	f104 060b 	add.w	r6, r4, #11
 80069be:	f000 ff8f 	bl	80078e0 <__malloc_unlock>
 80069c2:	f026 0607 	bic.w	r6, r6, #7
 80069c6:	1d23      	adds	r3, r4, #4
 80069c8:	1af2      	subs	r2, r6, r3
 80069ca:	d0b6      	beq.n	800693a <_malloc_r+0x22>
 80069cc:	1b9b      	subs	r3, r3, r6
 80069ce:	50a3      	str	r3, [r4, r2]
 80069d0:	e7b3      	b.n	800693a <_malloc_r+0x22>
 80069d2:	6862      	ldr	r2, [r4, #4]
 80069d4:	42a3      	cmp	r3, r4
 80069d6:	bf0c      	ite	eq
 80069d8:	6032      	streq	r2, [r6, #0]
 80069da:	605a      	strne	r2, [r3, #4]
 80069dc:	e7ec      	b.n	80069b8 <_malloc_r+0xa0>
 80069de:	4623      	mov	r3, r4
 80069e0:	6864      	ldr	r4, [r4, #4]
 80069e2:	e7b2      	b.n	800694a <_malloc_r+0x32>
 80069e4:	4634      	mov	r4, r6
 80069e6:	6876      	ldr	r6, [r6, #4]
 80069e8:	e7b9      	b.n	800695e <_malloc_r+0x46>
 80069ea:	230c      	movs	r3, #12
 80069ec:	603b      	str	r3, [r7, #0]
 80069ee:	4638      	mov	r0, r7
 80069f0:	f000 ff76 	bl	80078e0 <__malloc_unlock>
 80069f4:	e7a1      	b.n	800693a <_malloc_r+0x22>
 80069f6:	6025      	str	r5, [r4, #0]
 80069f8:	e7de      	b.n	80069b8 <_malloc_r+0xa0>
 80069fa:	bf00      	nop
 80069fc:	20000204 	.word	0x20000204

08006a00 <__ssputs_r>:
 8006a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a04:	688e      	ldr	r6, [r1, #8]
 8006a06:	429e      	cmp	r6, r3
 8006a08:	4682      	mov	sl, r0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	4690      	mov	r8, r2
 8006a0e:	461f      	mov	r7, r3
 8006a10:	d838      	bhi.n	8006a84 <__ssputs_r+0x84>
 8006a12:	898a      	ldrh	r2, [r1, #12]
 8006a14:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006a18:	d032      	beq.n	8006a80 <__ssputs_r+0x80>
 8006a1a:	6825      	ldr	r5, [r4, #0]
 8006a1c:	6909      	ldr	r1, [r1, #16]
 8006a1e:	eba5 0901 	sub.w	r9, r5, r1
 8006a22:	6965      	ldr	r5, [r4, #20]
 8006a24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a2c:	3301      	adds	r3, #1
 8006a2e:	444b      	add	r3, r9
 8006a30:	106d      	asrs	r5, r5, #1
 8006a32:	429d      	cmp	r5, r3
 8006a34:	bf38      	it	cc
 8006a36:	461d      	movcc	r5, r3
 8006a38:	0553      	lsls	r3, r2, #21
 8006a3a:	d531      	bpl.n	8006aa0 <__ssputs_r+0xa0>
 8006a3c:	4629      	mov	r1, r5
 8006a3e:	f7ff ff6b 	bl	8006918 <_malloc_r>
 8006a42:	4606      	mov	r6, r0
 8006a44:	b950      	cbnz	r0, 8006a5c <__ssputs_r+0x5c>
 8006a46:	230c      	movs	r3, #12
 8006a48:	f8ca 3000 	str.w	r3, [sl]
 8006a4c:	89a3      	ldrh	r3, [r4, #12]
 8006a4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a52:	81a3      	strh	r3, [r4, #12]
 8006a54:	f04f 30ff 	mov.w	r0, #4294967295
 8006a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a5c:	6921      	ldr	r1, [r4, #16]
 8006a5e:	464a      	mov	r2, r9
 8006a60:	f000 ff10 	bl	8007884 <memcpy>
 8006a64:	89a3      	ldrh	r3, [r4, #12]
 8006a66:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a6e:	81a3      	strh	r3, [r4, #12]
 8006a70:	6126      	str	r6, [r4, #16]
 8006a72:	6165      	str	r5, [r4, #20]
 8006a74:	444e      	add	r6, r9
 8006a76:	eba5 0509 	sub.w	r5, r5, r9
 8006a7a:	6026      	str	r6, [r4, #0]
 8006a7c:	60a5      	str	r5, [r4, #8]
 8006a7e:	463e      	mov	r6, r7
 8006a80:	42be      	cmp	r6, r7
 8006a82:	d900      	bls.n	8006a86 <__ssputs_r+0x86>
 8006a84:	463e      	mov	r6, r7
 8006a86:	6820      	ldr	r0, [r4, #0]
 8006a88:	4632      	mov	r2, r6
 8006a8a:	4641      	mov	r1, r8
 8006a8c:	f000 ff08 	bl	80078a0 <memmove>
 8006a90:	68a3      	ldr	r3, [r4, #8]
 8006a92:	1b9b      	subs	r3, r3, r6
 8006a94:	60a3      	str	r3, [r4, #8]
 8006a96:	6823      	ldr	r3, [r4, #0]
 8006a98:	4433      	add	r3, r6
 8006a9a:	6023      	str	r3, [r4, #0]
 8006a9c:	2000      	movs	r0, #0
 8006a9e:	e7db      	b.n	8006a58 <__ssputs_r+0x58>
 8006aa0:	462a      	mov	r2, r5
 8006aa2:	f000 ff23 	bl	80078ec <_realloc_r>
 8006aa6:	4606      	mov	r6, r0
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	d1e1      	bne.n	8006a70 <__ssputs_r+0x70>
 8006aac:	6921      	ldr	r1, [r4, #16]
 8006aae:	4650      	mov	r0, sl
 8006ab0:	f7ff fec6 	bl	8006840 <_free_r>
 8006ab4:	e7c7      	b.n	8006a46 <__ssputs_r+0x46>
	...

08006ab8 <_svfiprintf_r>:
 8006ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006abc:	4698      	mov	r8, r3
 8006abe:	898b      	ldrh	r3, [r1, #12]
 8006ac0:	061b      	lsls	r3, r3, #24
 8006ac2:	b09d      	sub	sp, #116	; 0x74
 8006ac4:	4607      	mov	r7, r0
 8006ac6:	460d      	mov	r5, r1
 8006ac8:	4614      	mov	r4, r2
 8006aca:	d50e      	bpl.n	8006aea <_svfiprintf_r+0x32>
 8006acc:	690b      	ldr	r3, [r1, #16]
 8006ace:	b963      	cbnz	r3, 8006aea <_svfiprintf_r+0x32>
 8006ad0:	2140      	movs	r1, #64	; 0x40
 8006ad2:	f7ff ff21 	bl	8006918 <_malloc_r>
 8006ad6:	6028      	str	r0, [r5, #0]
 8006ad8:	6128      	str	r0, [r5, #16]
 8006ada:	b920      	cbnz	r0, 8006ae6 <_svfiprintf_r+0x2e>
 8006adc:	230c      	movs	r3, #12
 8006ade:	603b      	str	r3, [r7, #0]
 8006ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae4:	e0d1      	b.n	8006c8a <_svfiprintf_r+0x1d2>
 8006ae6:	2340      	movs	r3, #64	; 0x40
 8006ae8:	616b      	str	r3, [r5, #20]
 8006aea:	2300      	movs	r3, #0
 8006aec:	9309      	str	r3, [sp, #36]	; 0x24
 8006aee:	2320      	movs	r3, #32
 8006af0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006af4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006af8:	2330      	movs	r3, #48	; 0x30
 8006afa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006ca4 <_svfiprintf_r+0x1ec>
 8006afe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b02:	f04f 0901 	mov.w	r9, #1
 8006b06:	4623      	mov	r3, r4
 8006b08:	469a      	mov	sl, r3
 8006b0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b0e:	b10a      	cbz	r2, 8006b14 <_svfiprintf_r+0x5c>
 8006b10:	2a25      	cmp	r2, #37	; 0x25
 8006b12:	d1f9      	bne.n	8006b08 <_svfiprintf_r+0x50>
 8006b14:	ebba 0b04 	subs.w	fp, sl, r4
 8006b18:	d00b      	beq.n	8006b32 <_svfiprintf_r+0x7a>
 8006b1a:	465b      	mov	r3, fp
 8006b1c:	4622      	mov	r2, r4
 8006b1e:	4629      	mov	r1, r5
 8006b20:	4638      	mov	r0, r7
 8006b22:	f7ff ff6d 	bl	8006a00 <__ssputs_r>
 8006b26:	3001      	adds	r0, #1
 8006b28:	f000 80aa 	beq.w	8006c80 <_svfiprintf_r+0x1c8>
 8006b2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b2e:	445a      	add	r2, fp
 8006b30:	9209      	str	r2, [sp, #36]	; 0x24
 8006b32:	f89a 3000 	ldrb.w	r3, [sl]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	f000 80a2 	beq.w	8006c80 <_svfiprintf_r+0x1c8>
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	f04f 32ff 	mov.w	r2, #4294967295
 8006b42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b46:	f10a 0a01 	add.w	sl, sl, #1
 8006b4a:	9304      	str	r3, [sp, #16]
 8006b4c:	9307      	str	r3, [sp, #28]
 8006b4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b52:	931a      	str	r3, [sp, #104]	; 0x68
 8006b54:	4654      	mov	r4, sl
 8006b56:	2205      	movs	r2, #5
 8006b58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b5c:	4851      	ldr	r0, [pc, #324]	; (8006ca4 <_svfiprintf_r+0x1ec>)
 8006b5e:	f7f9 fb6f 	bl	8000240 <memchr>
 8006b62:	9a04      	ldr	r2, [sp, #16]
 8006b64:	b9d8      	cbnz	r0, 8006b9e <_svfiprintf_r+0xe6>
 8006b66:	06d0      	lsls	r0, r2, #27
 8006b68:	bf44      	itt	mi
 8006b6a:	2320      	movmi	r3, #32
 8006b6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b70:	0711      	lsls	r1, r2, #28
 8006b72:	bf44      	itt	mi
 8006b74:	232b      	movmi	r3, #43	; 0x2b
 8006b76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b7a:	f89a 3000 	ldrb.w	r3, [sl]
 8006b7e:	2b2a      	cmp	r3, #42	; 0x2a
 8006b80:	d015      	beq.n	8006bae <_svfiprintf_r+0xf6>
 8006b82:	9a07      	ldr	r2, [sp, #28]
 8006b84:	4654      	mov	r4, sl
 8006b86:	2000      	movs	r0, #0
 8006b88:	f04f 0c0a 	mov.w	ip, #10
 8006b8c:	4621      	mov	r1, r4
 8006b8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b92:	3b30      	subs	r3, #48	; 0x30
 8006b94:	2b09      	cmp	r3, #9
 8006b96:	d94e      	bls.n	8006c36 <_svfiprintf_r+0x17e>
 8006b98:	b1b0      	cbz	r0, 8006bc8 <_svfiprintf_r+0x110>
 8006b9a:	9207      	str	r2, [sp, #28]
 8006b9c:	e014      	b.n	8006bc8 <_svfiprintf_r+0x110>
 8006b9e:	eba0 0308 	sub.w	r3, r0, r8
 8006ba2:	fa09 f303 	lsl.w	r3, r9, r3
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	9304      	str	r3, [sp, #16]
 8006baa:	46a2      	mov	sl, r4
 8006bac:	e7d2      	b.n	8006b54 <_svfiprintf_r+0x9c>
 8006bae:	9b03      	ldr	r3, [sp, #12]
 8006bb0:	1d19      	adds	r1, r3, #4
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	9103      	str	r1, [sp, #12]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	bfbb      	ittet	lt
 8006bba:	425b      	neglt	r3, r3
 8006bbc:	f042 0202 	orrlt.w	r2, r2, #2
 8006bc0:	9307      	strge	r3, [sp, #28]
 8006bc2:	9307      	strlt	r3, [sp, #28]
 8006bc4:	bfb8      	it	lt
 8006bc6:	9204      	strlt	r2, [sp, #16]
 8006bc8:	7823      	ldrb	r3, [r4, #0]
 8006bca:	2b2e      	cmp	r3, #46	; 0x2e
 8006bcc:	d10c      	bne.n	8006be8 <_svfiprintf_r+0x130>
 8006bce:	7863      	ldrb	r3, [r4, #1]
 8006bd0:	2b2a      	cmp	r3, #42	; 0x2a
 8006bd2:	d135      	bne.n	8006c40 <_svfiprintf_r+0x188>
 8006bd4:	9b03      	ldr	r3, [sp, #12]
 8006bd6:	1d1a      	adds	r2, r3, #4
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	9203      	str	r2, [sp, #12]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	bfb8      	it	lt
 8006be0:	f04f 33ff 	movlt.w	r3, #4294967295
 8006be4:	3402      	adds	r4, #2
 8006be6:	9305      	str	r3, [sp, #20]
 8006be8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006cb4 <_svfiprintf_r+0x1fc>
 8006bec:	7821      	ldrb	r1, [r4, #0]
 8006bee:	2203      	movs	r2, #3
 8006bf0:	4650      	mov	r0, sl
 8006bf2:	f7f9 fb25 	bl	8000240 <memchr>
 8006bf6:	b140      	cbz	r0, 8006c0a <_svfiprintf_r+0x152>
 8006bf8:	2340      	movs	r3, #64	; 0x40
 8006bfa:	eba0 000a 	sub.w	r0, r0, sl
 8006bfe:	fa03 f000 	lsl.w	r0, r3, r0
 8006c02:	9b04      	ldr	r3, [sp, #16]
 8006c04:	4303      	orrs	r3, r0
 8006c06:	3401      	adds	r4, #1
 8006c08:	9304      	str	r3, [sp, #16]
 8006c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c0e:	4826      	ldr	r0, [pc, #152]	; (8006ca8 <_svfiprintf_r+0x1f0>)
 8006c10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c14:	2206      	movs	r2, #6
 8006c16:	f7f9 fb13 	bl	8000240 <memchr>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	d038      	beq.n	8006c90 <_svfiprintf_r+0x1d8>
 8006c1e:	4b23      	ldr	r3, [pc, #140]	; (8006cac <_svfiprintf_r+0x1f4>)
 8006c20:	bb1b      	cbnz	r3, 8006c6a <_svfiprintf_r+0x1b2>
 8006c22:	9b03      	ldr	r3, [sp, #12]
 8006c24:	3307      	adds	r3, #7
 8006c26:	f023 0307 	bic.w	r3, r3, #7
 8006c2a:	3308      	adds	r3, #8
 8006c2c:	9303      	str	r3, [sp, #12]
 8006c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c30:	4433      	add	r3, r6
 8006c32:	9309      	str	r3, [sp, #36]	; 0x24
 8006c34:	e767      	b.n	8006b06 <_svfiprintf_r+0x4e>
 8006c36:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c3a:	460c      	mov	r4, r1
 8006c3c:	2001      	movs	r0, #1
 8006c3e:	e7a5      	b.n	8006b8c <_svfiprintf_r+0xd4>
 8006c40:	2300      	movs	r3, #0
 8006c42:	3401      	adds	r4, #1
 8006c44:	9305      	str	r3, [sp, #20]
 8006c46:	4619      	mov	r1, r3
 8006c48:	f04f 0c0a 	mov.w	ip, #10
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c52:	3a30      	subs	r2, #48	; 0x30
 8006c54:	2a09      	cmp	r2, #9
 8006c56:	d903      	bls.n	8006c60 <_svfiprintf_r+0x1a8>
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d0c5      	beq.n	8006be8 <_svfiprintf_r+0x130>
 8006c5c:	9105      	str	r1, [sp, #20]
 8006c5e:	e7c3      	b.n	8006be8 <_svfiprintf_r+0x130>
 8006c60:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c64:	4604      	mov	r4, r0
 8006c66:	2301      	movs	r3, #1
 8006c68:	e7f0      	b.n	8006c4c <_svfiprintf_r+0x194>
 8006c6a:	ab03      	add	r3, sp, #12
 8006c6c:	9300      	str	r3, [sp, #0]
 8006c6e:	462a      	mov	r2, r5
 8006c70:	4b0f      	ldr	r3, [pc, #60]	; (8006cb0 <_svfiprintf_r+0x1f8>)
 8006c72:	a904      	add	r1, sp, #16
 8006c74:	4638      	mov	r0, r7
 8006c76:	f3af 8000 	nop.w
 8006c7a:	1c42      	adds	r2, r0, #1
 8006c7c:	4606      	mov	r6, r0
 8006c7e:	d1d6      	bne.n	8006c2e <_svfiprintf_r+0x176>
 8006c80:	89ab      	ldrh	r3, [r5, #12]
 8006c82:	065b      	lsls	r3, r3, #25
 8006c84:	f53f af2c 	bmi.w	8006ae0 <_svfiprintf_r+0x28>
 8006c88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c8a:	b01d      	add	sp, #116	; 0x74
 8006c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c90:	ab03      	add	r3, sp, #12
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	462a      	mov	r2, r5
 8006c96:	4b06      	ldr	r3, [pc, #24]	; (8006cb0 <_svfiprintf_r+0x1f8>)
 8006c98:	a904      	add	r1, sp, #16
 8006c9a:	4638      	mov	r0, r7
 8006c9c:	f000 f9d4 	bl	8007048 <_printf_i>
 8006ca0:	e7eb      	b.n	8006c7a <_svfiprintf_r+0x1c2>
 8006ca2:	bf00      	nop
 8006ca4:	08007fa1 	.word	0x08007fa1
 8006ca8:	08007fab 	.word	0x08007fab
 8006cac:	00000000 	.word	0x00000000
 8006cb0:	08006a01 	.word	0x08006a01
 8006cb4:	08007fa7 	.word	0x08007fa7

08006cb8 <__sfputc_r>:
 8006cb8:	6893      	ldr	r3, [r2, #8]
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	b410      	push	{r4}
 8006cc0:	6093      	str	r3, [r2, #8]
 8006cc2:	da08      	bge.n	8006cd6 <__sfputc_r+0x1e>
 8006cc4:	6994      	ldr	r4, [r2, #24]
 8006cc6:	42a3      	cmp	r3, r4
 8006cc8:	db01      	blt.n	8006cce <__sfputc_r+0x16>
 8006cca:	290a      	cmp	r1, #10
 8006ccc:	d103      	bne.n	8006cd6 <__sfputc_r+0x1e>
 8006cce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cd2:	f000 baef 	b.w	80072b4 <__swbuf_r>
 8006cd6:	6813      	ldr	r3, [r2, #0]
 8006cd8:	1c58      	adds	r0, r3, #1
 8006cda:	6010      	str	r0, [r2, #0]
 8006cdc:	7019      	strb	r1, [r3, #0]
 8006cde:	4608      	mov	r0, r1
 8006ce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ce4:	4770      	bx	lr

08006ce6 <__sfputs_r>:
 8006ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce8:	4606      	mov	r6, r0
 8006cea:	460f      	mov	r7, r1
 8006cec:	4614      	mov	r4, r2
 8006cee:	18d5      	adds	r5, r2, r3
 8006cf0:	42ac      	cmp	r4, r5
 8006cf2:	d101      	bne.n	8006cf8 <__sfputs_r+0x12>
 8006cf4:	2000      	movs	r0, #0
 8006cf6:	e007      	b.n	8006d08 <__sfputs_r+0x22>
 8006cf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cfc:	463a      	mov	r2, r7
 8006cfe:	4630      	mov	r0, r6
 8006d00:	f7ff ffda 	bl	8006cb8 <__sfputc_r>
 8006d04:	1c43      	adds	r3, r0, #1
 8006d06:	d1f3      	bne.n	8006cf0 <__sfputs_r+0xa>
 8006d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d0c <_vfiprintf_r>:
 8006d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d10:	460d      	mov	r5, r1
 8006d12:	b09d      	sub	sp, #116	; 0x74
 8006d14:	4614      	mov	r4, r2
 8006d16:	4698      	mov	r8, r3
 8006d18:	4606      	mov	r6, r0
 8006d1a:	b118      	cbz	r0, 8006d24 <_vfiprintf_r+0x18>
 8006d1c:	6983      	ldr	r3, [r0, #24]
 8006d1e:	b90b      	cbnz	r3, 8006d24 <_vfiprintf_r+0x18>
 8006d20:	f000 fcaa 	bl	8007678 <__sinit>
 8006d24:	4b89      	ldr	r3, [pc, #548]	; (8006f4c <_vfiprintf_r+0x240>)
 8006d26:	429d      	cmp	r5, r3
 8006d28:	d11b      	bne.n	8006d62 <_vfiprintf_r+0x56>
 8006d2a:	6875      	ldr	r5, [r6, #4]
 8006d2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d2e:	07d9      	lsls	r1, r3, #31
 8006d30:	d405      	bmi.n	8006d3e <_vfiprintf_r+0x32>
 8006d32:	89ab      	ldrh	r3, [r5, #12]
 8006d34:	059a      	lsls	r2, r3, #22
 8006d36:	d402      	bmi.n	8006d3e <_vfiprintf_r+0x32>
 8006d38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d3a:	f000 fd3b 	bl	80077b4 <__retarget_lock_acquire_recursive>
 8006d3e:	89ab      	ldrh	r3, [r5, #12]
 8006d40:	071b      	lsls	r3, r3, #28
 8006d42:	d501      	bpl.n	8006d48 <_vfiprintf_r+0x3c>
 8006d44:	692b      	ldr	r3, [r5, #16]
 8006d46:	b9eb      	cbnz	r3, 8006d84 <_vfiprintf_r+0x78>
 8006d48:	4629      	mov	r1, r5
 8006d4a:	4630      	mov	r0, r6
 8006d4c:	f000 fb04 	bl	8007358 <__swsetup_r>
 8006d50:	b1c0      	cbz	r0, 8006d84 <_vfiprintf_r+0x78>
 8006d52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d54:	07dc      	lsls	r4, r3, #31
 8006d56:	d50e      	bpl.n	8006d76 <_vfiprintf_r+0x6a>
 8006d58:	f04f 30ff 	mov.w	r0, #4294967295
 8006d5c:	b01d      	add	sp, #116	; 0x74
 8006d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d62:	4b7b      	ldr	r3, [pc, #492]	; (8006f50 <_vfiprintf_r+0x244>)
 8006d64:	429d      	cmp	r5, r3
 8006d66:	d101      	bne.n	8006d6c <_vfiprintf_r+0x60>
 8006d68:	68b5      	ldr	r5, [r6, #8]
 8006d6a:	e7df      	b.n	8006d2c <_vfiprintf_r+0x20>
 8006d6c:	4b79      	ldr	r3, [pc, #484]	; (8006f54 <_vfiprintf_r+0x248>)
 8006d6e:	429d      	cmp	r5, r3
 8006d70:	bf08      	it	eq
 8006d72:	68f5      	ldreq	r5, [r6, #12]
 8006d74:	e7da      	b.n	8006d2c <_vfiprintf_r+0x20>
 8006d76:	89ab      	ldrh	r3, [r5, #12]
 8006d78:	0598      	lsls	r0, r3, #22
 8006d7a:	d4ed      	bmi.n	8006d58 <_vfiprintf_r+0x4c>
 8006d7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d7e:	f000 fd1a 	bl	80077b6 <__retarget_lock_release_recursive>
 8006d82:	e7e9      	b.n	8006d58 <_vfiprintf_r+0x4c>
 8006d84:	2300      	movs	r3, #0
 8006d86:	9309      	str	r3, [sp, #36]	; 0x24
 8006d88:	2320      	movs	r3, #32
 8006d8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006d8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d92:	2330      	movs	r3, #48	; 0x30
 8006d94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006f58 <_vfiprintf_r+0x24c>
 8006d98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006d9c:	f04f 0901 	mov.w	r9, #1
 8006da0:	4623      	mov	r3, r4
 8006da2:	469a      	mov	sl, r3
 8006da4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006da8:	b10a      	cbz	r2, 8006dae <_vfiprintf_r+0xa2>
 8006daa:	2a25      	cmp	r2, #37	; 0x25
 8006dac:	d1f9      	bne.n	8006da2 <_vfiprintf_r+0x96>
 8006dae:	ebba 0b04 	subs.w	fp, sl, r4
 8006db2:	d00b      	beq.n	8006dcc <_vfiprintf_r+0xc0>
 8006db4:	465b      	mov	r3, fp
 8006db6:	4622      	mov	r2, r4
 8006db8:	4629      	mov	r1, r5
 8006dba:	4630      	mov	r0, r6
 8006dbc:	f7ff ff93 	bl	8006ce6 <__sfputs_r>
 8006dc0:	3001      	adds	r0, #1
 8006dc2:	f000 80aa 	beq.w	8006f1a <_vfiprintf_r+0x20e>
 8006dc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006dc8:	445a      	add	r2, fp
 8006dca:	9209      	str	r2, [sp, #36]	; 0x24
 8006dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f000 80a2 	beq.w	8006f1a <_vfiprintf_r+0x20e>
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8006ddc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006de0:	f10a 0a01 	add.w	sl, sl, #1
 8006de4:	9304      	str	r3, [sp, #16]
 8006de6:	9307      	str	r3, [sp, #28]
 8006de8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006dec:	931a      	str	r3, [sp, #104]	; 0x68
 8006dee:	4654      	mov	r4, sl
 8006df0:	2205      	movs	r2, #5
 8006df2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006df6:	4858      	ldr	r0, [pc, #352]	; (8006f58 <_vfiprintf_r+0x24c>)
 8006df8:	f7f9 fa22 	bl	8000240 <memchr>
 8006dfc:	9a04      	ldr	r2, [sp, #16]
 8006dfe:	b9d8      	cbnz	r0, 8006e38 <_vfiprintf_r+0x12c>
 8006e00:	06d1      	lsls	r1, r2, #27
 8006e02:	bf44      	itt	mi
 8006e04:	2320      	movmi	r3, #32
 8006e06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e0a:	0713      	lsls	r3, r2, #28
 8006e0c:	bf44      	itt	mi
 8006e0e:	232b      	movmi	r3, #43	; 0x2b
 8006e10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e14:	f89a 3000 	ldrb.w	r3, [sl]
 8006e18:	2b2a      	cmp	r3, #42	; 0x2a
 8006e1a:	d015      	beq.n	8006e48 <_vfiprintf_r+0x13c>
 8006e1c:	9a07      	ldr	r2, [sp, #28]
 8006e1e:	4654      	mov	r4, sl
 8006e20:	2000      	movs	r0, #0
 8006e22:	f04f 0c0a 	mov.w	ip, #10
 8006e26:	4621      	mov	r1, r4
 8006e28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e2c:	3b30      	subs	r3, #48	; 0x30
 8006e2e:	2b09      	cmp	r3, #9
 8006e30:	d94e      	bls.n	8006ed0 <_vfiprintf_r+0x1c4>
 8006e32:	b1b0      	cbz	r0, 8006e62 <_vfiprintf_r+0x156>
 8006e34:	9207      	str	r2, [sp, #28]
 8006e36:	e014      	b.n	8006e62 <_vfiprintf_r+0x156>
 8006e38:	eba0 0308 	sub.w	r3, r0, r8
 8006e3c:	fa09 f303 	lsl.w	r3, r9, r3
 8006e40:	4313      	orrs	r3, r2
 8006e42:	9304      	str	r3, [sp, #16]
 8006e44:	46a2      	mov	sl, r4
 8006e46:	e7d2      	b.n	8006dee <_vfiprintf_r+0xe2>
 8006e48:	9b03      	ldr	r3, [sp, #12]
 8006e4a:	1d19      	adds	r1, r3, #4
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	9103      	str	r1, [sp, #12]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	bfbb      	ittet	lt
 8006e54:	425b      	neglt	r3, r3
 8006e56:	f042 0202 	orrlt.w	r2, r2, #2
 8006e5a:	9307      	strge	r3, [sp, #28]
 8006e5c:	9307      	strlt	r3, [sp, #28]
 8006e5e:	bfb8      	it	lt
 8006e60:	9204      	strlt	r2, [sp, #16]
 8006e62:	7823      	ldrb	r3, [r4, #0]
 8006e64:	2b2e      	cmp	r3, #46	; 0x2e
 8006e66:	d10c      	bne.n	8006e82 <_vfiprintf_r+0x176>
 8006e68:	7863      	ldrb	r3, [r4, #1]
 8006e6a:	2b2a      	cmp	r3, #42	; 0x2a
 8006e6c:	d135      	bne.n	8006eda <_vfiprintf_r+0x1ce>
 8006e6e:	9b03      	ldr	r3, [sp, #12]
 8006e70:	1d1a      	adds	r2, r3, #4
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	9203      	str	r2, [sp, #12]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	bfb8      	it	lt
 8006e7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006e7e:	3402      	adds	r4, #2
 8006e80:	9305      	str	r3, [sp, #20]
 8006e82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006f68 <_vfiprintf_r+0x25c>
 8006e86:	7821      	ldrb	r1, [r4, #0]
 8006e88:	2203      	movs	r2, #3
 8006e8a:	4650      	mov	r0, sl
 8006e8c:	f7f9 f9d8 	bl	8000240 <memchr>
 8006e90:	b140      	cbz	r0, 8006ea4 <_vfiprintf_r+0x198>
 8006e92:	2340      	movs	r3, #64	; 0x40
 8006e94:	eba0 000a 	sub.w	r0, r0, sl
 8006e98:	fa03 f000 	lsl.w	r0, r3, r0
 8006e9c:	9b04      	ldr	r3, [sp, #16]
 8006e9e:	4303      	orrs	r3, r0
 8006ea0:	3401      	adds	r4, #1
 8006ea2:	9304      	str	r3, [sp, #16]
 8006ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ea8:	482c      	ldr	r0, [pc, #176]	; (8006f5c <_vfiprintf_r+0x250>)
 8006eaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006eae:	2206      	movs	r2, #6
 8006eb0:	f7f9 f9c6 	bl	8000240 <memchr>
 8006eb4:	2800      	cmp	r0, #0
 8006eb6:	d03f      	beq.n	8006f38 <_vfiprintf_r+0x22c>
 8006eb8:	4b29      	ldr	r3, [pc, #164]	; (8006f60 <_vfiprintf_r+0x254>)
 8006eba:	bb1b      	cbnz	r3, 8006f04 <_vfiprintf_r+0x1f8>
 8006ebc:	9b03      	ldr	r3, [sp, #12]
 8006ebe:	3307      	adds	r3, #7
 8006ec0:	f023 0307 	bic.w	r3, r3, #7
 8006ec4:	3308      	adds	r3, #8
 8006ec6:	9303      	str	r3, [sp, #12]
 8006ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006eca:	443b      	add	r3, r7
 8006ecc:	9309      	str	r3, [sp, #36]	; 0x24
 8006ece:	e767      	b.n	8006da0 <_vfiprintf_r+0x94>
 8006ed0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ed4:	460c      	mov	r4, r1
 8006ed6:	2001      	movs	r0, #1
 8006ed8:	e7a5      	b.n	8006e26 <_vfiprintf_r+0x11a>
 8006eda:	2300      	movs	r3, #0
 8006edc:	3401      	adds	r4, #1
 8006ede:	9305      	str	r3, [sp, #20]
 8006ee0:	4619      	mov	r1, r3
 8006ee2:	f04f 0c0a 	mov.w	ip, #10
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006eec:	3a30      	subs	r2, #48	; 0x30
 8006eee:	2a09      	cmp	r2, #9
 8006ef0:	d903      	bls.n	8006efa <_vfiprintf_r+0x1ee>
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d0c5      	beq.n	8006e82 <_vfiprintf_r+0x176>
 8006ef6:	9105      	str	r1, [sp, #20]
 8006ef8:	e7c3      	b.n	8006e82 <_vfiprintf_r+0x176>
 8006efa:	fb0c 2101 	mla	r1, ip, r1, r2
 8006efe:	4604      	mov	r4, r0
 8006f00:	2301      	movs	r3, #1
 8006f02:	e7f0      	b.n	8006ee6 <_vfiprintf_r+0x1da>
 8006f04:	ab03      	add	r3, sp, #12
 8006f06:	9300      	str	r3, [sp, #0]
 8006f08:	462a      	mov	r2, r5
 8006f0a:	4b16      	ldr	r3, [pc, #88]	; (8006f64 <_vfiprintf_r+0x258>)
 8006f0c:	a904      	add	r1, sp, #16
 8006f0e:	4630      	mov	r0, r6
 8006f10:	f3af 8000 	nop.w
 8006f14:	4607      	mov	r7, r0
 8006f16:	1c78      	adds	r0, r7, #1
 8006f18:	d1d6      	bne.n	8006ec8 <_vfiprintf_r+0x1bc>
 8006f1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006f1c:	07d9      	lsls	r1, r3, #31
 8006f1e:	d405      	bmi.n	8006f2c <_vfiprintf_r+0x220>
 8006f20:	89ab      	ldrh	r3, [r5, #12]
 8006f22:	059a      	lsls	r2, r3, #22
 8006f24:	d402      	bmi.n	8006f2c <_vfiprintf_r+0x220>
 8006f26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006f28:	f000 fc45 	bl	80077b6 <__retarget_lock_release_recursive>
 8006f2c:	89ab      	ldrh	r3, [r5, #12]
 8006f2e:	065b      	lsls	r3, r3, #25
 8006f30:	f53f af12 	bmi.w	8006d58 <_vfiprintf_r+0x4c>
 8006f34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f36:	e711      	b.n	8006d5c <_vfiprintf_r+0x50>
 8006f38:	ab03      	add	r3, sp, #12
 8006f3a:	9300      	str	r3, [sp, #0]
 8006f3c:	462a      	mov	r2, r5
 8006f3e:	4b09      	ldr	r3, [pc, #36]	; (8006f64 <_vfiprintf_r+0x258>)
 8006f40:	a904      	add	r1, sp, #16
 8006f42:	4630      	mov	r0, r6
 8006f44:	f000 f880 	bl	8007048 <_printf_i>
 8006f48:	e7e4      	b.n	8006f14 <_vfiprintf_r+0x208>
 8006f4a:	bf00      	nop
 8006f4c:	08007ff4 	.word	0x08007ff4
 8006f50:	08008014 	.word	0x08008014
 8006f54:	08007fd4 	.word	0x08007fd4
 8006f58:	08007fa1 	.word	0x08007fa1
 8006f5c:	08007fab 	.word	0x08007fab
 8006f60:	00000000 	.word	0x00000000
 8006f64:	08006ce7 	.word	0x08006ce7
 8006f68:	08007fa7 	.word	0x08007fa7

08006f6c <_printf_common>:
 8006f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f70:	4616      	mov	r6, r2
 8006f72:	4699      	mov	r9, r3
 8006f74:	688a      	ldr	r2, [r1, #8]
 8006f76:	690b      	ldr	r3, [r1, #16]
 8006f78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	bfb8      	it	lt
 8006f80:	4613      	movlt	r3, r2
 8006f82:	6033      	str	r3, [r6, #0]
 8006f84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f88:	4607      	mov	r7, r0
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	b10a      	cbz	r2, 8006f92 <_printf_common+0x26>
 8006f8e:	3301      	adds	r3, #1
 8006f90:	6033      	str	r3, [r6, #0]
 8006f92:	6823      	ldr	r3, [r4, #0]
 8006f94:	0699      	lsls	r1, r3, #26
 8006f96:	bf42      	ittt	mi
 8006f98:	6833      	ldrmi	r3, [r6, #0]
 8006f9a:	3302      	addmi	r3, #2
 8006f9c:	6033      	strmi	r3, [r6, #0]
 8006f9e:	6825      	ldr	r5, [r4, #0]
 8006fa0:	f015 0506 	ands.w	r5, r5, #6
 8006fa4:	d106      	bne.n	8006fb4 <_printf_common+0x48>
 8006fa6:	f104 0a19 	add.w	sl, r4, #25
 8006faa:	68e3      	ldr	r3, [r4, #12]
 8006fac:	6832      	ldr	r2, [r6, #0]
 8006fae:	1a9b      	subs	r3, r3, r2
 8006fb0:	42ab      	cmp	r3, r5
 8006fb2:	dc26      	bgt.n	8007002 <_printf_common+0x96>
 8006fb4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006fb8:	1e13      	subs	r3, r2, #0
 8006fba:	6822      	ldr	r2, [r4, #0]
 8006fbc:	bf18      	it	ne
 8006fbe:	2301      	movne	r3, #1
 8006fc0:	0692      	lsls	r2, r2, #26
 8006fc2:	d42b      	bmi.n	800701c <_printf_common+0xb0>
 8006fc4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fc8:	4649      	mov	r1, r9
 8006fca:	4638      	mov	r0, r7
 8006fcc:	47c0      	blx	r8
 8006fce:	3001      	adds	r0, #1
 8006fd0:	d01e      	beq.n	8007010 <_printf_common+0xa4>
 8006fd2:	6823      	ldr	r3, [r4, #0]
 8006fd4:	68e5      	ldr	r5, [r4, #12]
 8006fd6:	6832      	ldr	r2, [r6, #0]
 8006fd8:	f003 0306 	and.w	r3, r3, #6
 8006fdc:	2b04      	cmp	r3, #4
 8006fde:	bf08      	it	eq
 8006fe0:	1aad      	subeq	r5, r5, r2
 8006fe2:	68a3      	ldr	r3, [r4, #8]
 8006fe4:	6922      	ldr	r2, [r4, #16]
 8006fe6:	bf0c      	ite	eq
 8006fe8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fec:	2500      	movne	r5, #0
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	bfc4      	itt	gt
 8006ff2:	1a9b      	subgt	r3, r3, r2
 8006ff4:	18ed      	addgt	r5, r5, r3
 8006ff6:	2600      	movs	r6, #0
 8006ff8:	341a      	adds	r4, #26
 8006ffa:	42b5      	cmp	r5, r6
 8006ffc:	d11a      	bne.n	8007034 <_printf_common+0xc8>
 8006ffe:	2000      	movs	r0, #0
 8007000:	e008      	b.n	8007014 <_printf_common+0xa8>
 8007002:	2301      	movs	r3, #1
 8007004:	4652      	mov	r2, sl
 8007006:	4649      	mov	r1, r9
 8007008:	4638      	mov	r0, r7
 800700a:	47c0      	blx	r8
 800700c:	3001      	adds	r0, #1
 800700e:	d103      	bne.n	8007018 <_printf_common+0xac>
 8007010:	f04f 30ff 	mov.w	r0, #4294967295
 8007014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007018:	3501      	adds	r5, #1
 800701a:	e7c6      	b.n	8006faa <_printf_common+0x3e>
 800701c:	18e1      	adds	r1, r4, r3
 800701e:	1c5a      	adds	r2, r3, #1
 8007020:	2030      	movs	r0, #48	; 0x30
 8007022:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007026:	4422      	add	r2, r4
 8007028:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800702c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007030:	3302      	adds	r3, #2
 8007032:	e7c7      	b.n	8006fc4 <_printf_common+0x58>
 8007034:	2301      	movs	r3, #1
 8007036:	4622      	mov	r2, r4
 8007038:	4649      	mov	r1, r9
 800703a:	4638      	mov	r0, r7
 800703c:	47c0      	blx	r8
 800703e:	3001      	adds	r0, #1
 8007040:	d0e6      	beq.n	8007010 <_printf_common+0xa4>
 8007042:	3601      	adds	r6, #1
 8007044:	e7d9      	b.n	8006ffa <_printf_common+0x8e>
	...

08007048 <_printf_i>:
 8007048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800704c:	7e0f      	ldrb	r7, [r1, #24]
 800704e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007050:	2f78      	cmp	r7, #120	; 0x78
 8007052:	4691      	mov	r9, r2
 8007054:	4680      	mov	r8, r0
 8007056:	460c      	mov	r4, r1
 8007058:	469a      	mov	sl, r3
 800705a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800705e:	d807      	bhi.n	8007070 <_printf_i+0x28>
 8007060:	2f62      	cmp	r7, #98	; 0x62
 8007062:	d80a      	bhi.n	800707a <_printf_i+0x32>
 8007064:	2f00      	cmp	r7, #0
 8007066:	f000 80d8 	beq.w	800721a <_printf_i+0x1d2>
 800706a:	2f58      	cmp	r7, #88	; 0x58
 800706c:	f000 80a3 	beq.w	80071b6 <_printf_i+0x16e>
 8007070:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007074:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007078:	e03a      	b.n	80070f0 <_printf_i+0xa8>
 800707a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800707e:	2b15      	cmp	r3, #21
 8007080:	d8f6      	bhi.n	8007070 <_printf_i+0x28>
 8007082:	a101      	add	r1, pc, #4	; (adr r1, 8007088 <_printf_i+0x40>)
 8007084:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007088:	080070e1 	.word	0x080070e1
 800708c:	080070f5 	.word	0x080070f5
 8007090:	08007071 	.word	0x08007071
 8007094:	08007071 	.word	0x08007071
 8007098:	08007071 	.word	0x08007071
 800709c:	08007071 	.word	0x08007071
 80070a0:	080070f5 	.word	0x080070f5
 80070a4:	08007071 	.word	0x08007071
 80070a8:	08007071 	.word	0x08007071
 80070ac:	08007071 	.word	0x08007071
 80070b0:	08007071 	.word	0x08007071
 80070b4:	08007201 	.word	0x08007201
 80070b8:	08007125 	.word	0x08007125
 80070bc:	080071e3 	.word	0x080071e3
 80070c0:	08007071 	.word	0x08007071
 80070c4:	08007071 	.word	0x08007071
 80070c8:	08007223 	.word	0x08007223
 80070cc:	08007071 	.word	0x08007071
 80070d0:	08007125 	.word	0x08007125
 80070d4:	08007071 	.word	0x08007071
 80070d8:	08007071 	.word	0x08007071
 80070dc:	080071eb 	.word	0x080071eb
 80070e0:	682b      	ldr	r3, [r5, #0]
 80070e2:	1d1a      	adds	r2, r3, #4
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	602a      	str	r2, [r5, #0]
 80070e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070f0:	2301      	movs	r3, #1
 80070f2:	e0a3      	b.n	800723c <_printf_i+0x1f4>
 80070f4:	6820      	ldr	r0, [r4, #0]
 80070f6:	6829      	ldr	r1, [r5, #0]
 80070f8:	0606      	lsls	r6, r0, #24
 80070fa:	f101 0304 	add.w	r3, r1, #4
 80070fe:	d50a      	bpl.n	8007116 <_printf_i+0xce>
 8007100:	680e      	ldr	r6, [r1, #0]
 8007102:	602b      	str	r3, [r5, #0]
 8007104:	2e00      	cmp	r6, #0
 8007106:	da03      	bge.n	8007110 <_printf_i+0xc8>
 8007108:	232d      	movs	r3, #45	; 0x2d
 800710a:	4276      	negs	r6, r6
 800710c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007110:	485e      	ldr	r0, [pc, #376]	; (800728c <_printf_i+0x244>)
 8007112:	230a      	movs	r3, #10
 8007114:	e019      	b.n	800714a <_printf_i+0x102>
 8007116:	680e      	ldr	r6, [r1, #0]
 8007118:	602b      	str	r3, [r5, #0]
 800711a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800711e:	bf18      	it	ne
 8007120:	b236      	sxthne	r6, r6
 8007122:	e7ef      	b.n	8007104 <_printf_i+0xbc>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	6820      	ldr	r0, [r4, #0]
 8007128:	1d19      	adds	r1, r3, #4
 800712a:	6029      	str	r1, [r5, #0]
 800712c:	0601      	lsls	r1, r0, #24
 800712e:	d501      	bpl.n	8007134 <_printf_i+0xec>
 8007130:	681e      	ldr	r6, [r3, #0]
 8007132:	e002      	b.n	800713a <_printf_i+0xf2>
 8007134:	0646      	lsls	r6, r0, #25
 8007136:	d5fb      	bpl.n	8007130 <_printf_i+0xe8>
 8007138:	881e      	ldrh	r6, [r3, #0]
 800713a:	4854      	ldr	r0, [pc, #336]	; (800728c <_printf_i+0x244>)
 800713c:	2f6f      	cmp	r7, #111	; 0x6f
 800713e:	bf0c      	ite	eq
 8007140:	2308      	moveq	r3, #8
 8007142:	230a      	movne	r3, #10
 8007144:	2100      	movs	r1, #0
 8007146:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800714a:	6865      	ldr	r5, [r4, #4]
 800714c:	60a5      	str	r5, [r4, #8]
 800714e:	2d00      	cmp	r5, #0
 8007150:	bfa2      	ittt	ge
 8007152:	6821      	ldrge	r1, [r4, #0]
 8007154:	f021 0104 	bicge.w	r1, r1, #4
 8007158:	6021      	strge	r1, [r4, #0]
 800715a:	b90e      	cbnz	r6, 8007160 <_printf_i+0x118>
 800715c:	2d00      	cmp	r5, #0
 800715e:	d04d      	beq.n	80071fc <_printf_i+0x1b4>
 8007160:	4615      	mov	r5, r2
 8007162:	fbb6 f1f3 	udiv	r1, r6, r3
 8007166:	fb03 6711 	mls	r7, r3, r1, r6
 800716a:	5dc7      	ldrb	r7, [r0, r7]
 800716c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007170:	4637      	mov	r7, r6
 8007172:	42bb      	cmp	r3, r7
 8007174:	460e      	mov	r6, r1
 8007176:	d9f4      	bls.n	8007162 <_printf_i+0x11a>
 8007178:	2b08      	cmp	r3, #8
 800717a:	d10b      	bne.n	8007194 <_printf_i+0x14c>
 800717c:	6823      	ldr	r3, [r4, #0]
 800717e:	07de      	lsls	r6, r3, #31
 8007180:	d508      	bpl.n	8007194 <_printf_i+0x14c>
 8007182:	6923      	ldr	r3, [r4, #16]
 8007184:	6861      	ldr	r1, [r4, #4]
 8007186:	4299      	cmp	r1, r3
 8007188:	bfde      	ittt	le
 800718a:	2330      	movle	r3, #48	; 0x30
 800718c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007190:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007194:	1b52      	subs	r2, r2, r5
 8007196:	6122      	str	r2, [r4, #16]
 8007198:	f8cd a000 	str.w	sl, [sp]
 800719c:	464b      	mov	r3, r9
 800719e:	aa03      	add	r2, sp, #12
 80071a0:	4621      	mov	r1, r4
 80071a2:	4640      	mov	r0, r8
 80071a4:	f7ff fee2 	bl	8006f6c <_printf_common>
 80071a8:	3001      	adds	r0, #1
 80071aa:	d14c      	bne.n	8007246 <_printf_i+0x1fe>
 80071ac:	f04f 30ff 	mov.w	r0, #4294967295
 80071b0:	b004      	add	sp, #16
 80071b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b6:	4835      	ldr	r0, [pc, #212]	; (800728c <_printf_i+0x244>)
 80071b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80071bc:	6829      	ldr	r1, [r5, #0]
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	f851 6b04 	ldr.w	r6, [r1], #4
 80071c4:	6029      	str	r1, [r5, #0]
 80071c6:	061d      	lsls	r5, r3, #24
 80071c8:	d514      	bpl.n	80071f4 <_printf_i+0x1ac>
 80071ca:	07df      	lsls	r7, r3, #31
 80071cc:	bf44      	itt	mi
 80071ce:	f043 0320 	orrmi.w	r3, r3, #32
 80071d2:	6023      	strmi	r3, [r4, #0]
 80071d4:	b91e      	cbnz	r6, 80071de <_printf_i+0x196>
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	f023 0320 	bic.w	r3, r3, #32
 80071dc:	6023      	str	r3, [r4, #0]
 80071de:	2310      	movs	r3, #16
 80071e0:	e7b0      	b.n	8007144 <_printf_i+0xfc>
 80071e2:	6823      	ldr	r3, [r4, #0]
 80071e4:	f043 0320 	orr.w	r3, r3, #32
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	2378      	movs	r3, #120	; 0x78
 80071ec:	4828      	ldr	r0, [pc, #160]	; (8007290 <_printf_i+0x248>)
 80071ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80071f2:	e7e3      	b.n	80071bc <_printf_i+0x174>
 80071f4:	0659      	lsls	r1, r3, #25
 80071f6:	bf48      	it	mi
 80071f8:	b2b6      	uxthmi	r6, r6
 80071fa:	e7e6      	b.n	80071ca <_printf_i+0x182>
 80071fc:	4615      	mov	r5, r2
 80071fe:	e7bb      	b.n	8007178 <_printf_i+0x130>
 8007200:	682b      	ldr	r3, [r5, #0]
 8007202:	6826      	ldr	r6, [r4, #0]
 8007204:	6961      	ldr	r1, [r4, #20]
 8007206:	1d18      	adds	r0, r3, #4
 8007208:	6028      	str	r0, [r5, #0]
 800720a:	0635      	lsls	r5, r6, #24
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	d501      	bpl.n	8007214 <_printf_i+0x1cc>
 8007210:	6019      	str	r1, [r3, #0]
 8007212:	e002      	b.n	800721a <_printf_i+0x1d2>
 8007214:	0670      	lsls	r0, r6, #25
 8007216:	d5fb      	bpl.n	8007210 <_printf_i+0x1c8>
 8007218:	8019      	strh	r1, [r3, #0]
 800721a:	2300      	movs	r3, #0
 800721c:	6123      	str	r3, [r4, #16]
 800721e:	4615      	mov	r5, r2
 8007220:	e7ba      	b.n	8007198 <_printf_i+0x150>
 8007222:	682b      	ldr	r3, [r5, #0]
 8007224:	1d1a      	adds	r2, r3, #4
 8007226:	602a      	str	r2, [r5, #0]
 8007228:	681d      	ldr	r5, [r3, #0]
 800722a:	6862      	ldr	r2, [r4, #4]
 800722c:	2100      	movs	r1, #0
 800722e:	4628      	mov	r0, r5
 8007230:	f7f9 f806 	bl	8000240 <memchr>
 8007234:	b108      	cbz	r0, 800723a <_printf_i+0x1f2>
 8007236:	1b40      	subs	r0, r0, r5
 8007238:	6060      	str	r0, [r4, #4]
 800723a:	6863      	ldr	r3, [r4, #4]
 800723c:	6123      	str	r3, [r4, #16]
 800723e:	2300      	movs	r3, #0
 8007240:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007244:	e7a8      	b.n	8007198 <_printf_i+0x150>
 8007246:	6923      	ldr	r3, [r4, #16]
 8007248:	462a      	mov	r2, r5
 800724a:	4649      	mov	r1, r9
 800724c:	4640      	mov	r0, r8
 800724e:	47d0      	blx	sl
 8007250:	3001      	adds	r0, #1
 8007252:	d0ab      	beq.n	80071ac <_printf_i+0x164>
 8007254:	6823      	ldr	r3, [r4, #0]
 8007256:	079b      	lsls	r3, r3, #30
 8007258:	d413      	bmi.n	8007282 <_printf_i+0x23a>
 800725a:	68e0      	ldr	r0, [r4, #12]
 800725c:	9b03      	ldr	r3, [sp, #12]
 800725e:	4298      	cmp	r0, r3
 8007260:	bfb8      	it	lt
 8007262:	4618      	movlt	r0, r3
 8007264:	e7a4      	b.n	80071b0 <_printf_i+0x168>
 8007266:	2301      	movs	r3, #1
 8007268:	4632      	mov	r2, r6
 800726a:	4649      	mov	r1, r9
 800726c:	4640      	mov	r0, r8
 800726e:	47d0      	blx	sl
 8007270:	3001      	adds	r0, #1
 8007272:	d09b      	beq.n	80071ac <_printf_i+0x164>
 8007274:	3501      	adds	r5, #1
 8007276:	68e3      	ldr	r3, [r4, #12]
 8007278:	9903      	ldr	r1, [sp, #12]
 800727a:	1a5b      	subs	r3, r3, r1
 800727c:	42ab      	cmp	r3, r5
 800727e:	dcf2      	bgt.n	8007266 <_printf_i+0x21e>
 8007280:	e7eb      	b.n	800725a <_printf_i+0x212>
 8007282:	2500      	movs	r5, #0
 8007284:	f104 0619 	add.w	r6, r4, #25
 8007288:	e7f5      	b.n	8007276 <_printf_i+0x22e>
 800728a:	bf00      	nop
 800728c:	08007fb2 	.word	0x08007fb2
 8007290:	08007fc3 	.word	0x08007fc3

08007294 <_sbrk_r>:
 8007294:	b538      	push	{r3, r4, r5, lr}
 8007296:	4d06      	ldr	r5, [pc, #24]	; (80072b0 <_sbrk_r+0x1c>)
 8007298:	2300      	movs	r3, #0
 800729a:	4604      	mov	r4, r0
 800729c:	4608      	mov	r0, r1
 800729e:	602b      	str	r3, [r5, #0]
 80072a0:	f7f9 fd7e 	bl	8000da0 <_sbrk>
 80072a4:	1c43      	adds	r3, r0, #1
 80072a6:	d102      	bne.n	80072ae <_sbrk_r+0x1a>
 80072a8:	682b      	ldr	r3, [r5, #0]
 80072aa:	b103      	cbz	r3, 80072ae <_sbrk_r+0x1a>
 80072ac:	6023      	str	r3, [r4, #0]
 80072ae:	bd38      	pop	{r3, r4, r5, pc}
 80072b0:	20000210 	.word	0x20000210

080072b4 <__swbuf_r>:
 80072b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072b6:	460e      	mov	r6, r1
 80072b8:	4614      	mov	r4, r2
 80072ba:	4605      	mov	r5, r0
 80072bc:	b118      	cbz	r0, 80072c6 <__swbuf_r+0x12>
 80072be:	6983      	ldr	r3, [r0, #24]
 80072c0:	b90b      	cbnz	r3, 80072c6 <__swbuf_r+0x12>
 80072c2:	f000 f9d9 	bl	8007678 <__sinit>
 80072c6:	4b21      	ldr	r3, [pc, #132]	; (800734c <__swbuf_r+0x98>)
 80072c8:	429c      	cmp	r4, r3
 80072ca:	d12b      	bne.n	8007324 <__swbuf_r+0x70>
 80072cc:	686c      	ldr	r4, [r5, #4]
 80072ce:	69a3      	ldr	r3, [r4, #24]
 80072d0:	60a3      	str	r3, [r4, #8]
 80072d2:	89a3      	ldrh	r3, [r4, #12]
 80072d4:	071a      	lsls	r2, r3, #28
 80072d6:	d52f      	bpl.n	8007338 <__swbuf_r+0x84>
 80072d8:	6923      	ldr	r3, [r4, #16]
 80072da:	b36b      	cbz	r3, 8007338 <__swbuf_r+0x84>
 80072dc:	6923      	ldr	r3, [r4, #16]
 80072de:	6820      	ldr	r0, [r4, #0]
 80072e0:	1ac0      	subs	r0, r0, r3
 80072e2:	6963      	ldr	r3, [r4, #20]
 80072e4:	b2f6      	uxtb	r6, r6
 80072e6:	4283      	cmp	r3, r0
 80072e8:	4637      	mov	r7, r6
 80072ea:	dc04      	bgt.n	80072f6 <__swbuf_r+0x42>
 80072ec:	4621      	mov	r1, r4
 80072ee:	4628      	mov	r0, r5
 80072f0:	f000 f92e 	bl	8007550 <_fflush_r>
 80072f4:	bb30      	cbnz	r0, 8007344 <__swbuf_r+0x90>
 80072f6:	68a3      	ldr	r3, [r4, #8]
 80072f8:	3b01      	subs	r3, #1
 80072fa:	60a3      	str	r3, [r4, #8]
 80072fc:	6823      	ldr	r3, [r4, #0]
 80072fe:	1c5a      	adds	r2, r3, #1
 8007300:	6022      	str	r2, [r4, #0]
 8007302:	701e      	strb	r6, [r3, #0]
 8007304:	6963      	ldr	r3, [r4, #20]
 8007306:	3001      	adds	r0, #1
 8007308:	4283      	cmp	r3, r0
 800730a:	d004      	beq.n	8007316 <__swbuf_r+0x62>
 800730c:	89a3      	ldrh	r3, [r4, #12]
 800730e:	07db      	lsls	r3, r3, #31
 8007310:	d506      	bpl.n	8007320 <__swbuf_r+0x6c>
 8007312:	2e0a      	cmp	r6, #10
 8007314:	d104      	bne.n	8007320 <__swbuf_r+0x6c>
 8007316:	4621      	mov	r1, r4
 8007318:	4628      	mov	r0, r5
 800731a:	f000 f919 	bl	8007550 <_fflush_r>
 800731e:	b988      	cbnz	r0, 8007344 <__swbuf_r+0x90>
 8007320:	4638      	mov	r0, r7
 8007322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007324:	4b0a      	ldr	r3, [pc, #40]	; (8007350 <__swbuf_r+0x9c>)
 8007326:	429c      	cmp	r4, r3
 8007328:	d101      	bne.n	800732e <__swbuf_r+0x7a>
 800732a:	68ac      	ldr	r4, [r5, #8]
 800732c:	e7cf      	b.n	80072ce <__swbuf_r+0x1a>
 800732e:	4b09      	ldr	r3, [pc, #36]	; (8007354 <__swbuf_r+0xa0>)
 8007330:	429c      	cmp	r4, r3
 8007332:	bf08      	it	eq
 8007334:	68ec      	ldreq	r4, [r5, #12]
 8007336:	e7ca      	b.n	80072ce <__swbuf_r+0x1a>
 8007338:	4621      	mov	r1, r4
 800733a:	4628      	mov	r0, r5
 800733c:	f000 f80c 	bl	8007358 <__swsetup_r>
 8007340:	2800      	cmp	r0, #0
 8007342:	d0cb      	beq.n	80072dc <__swbuf_r+0x28>
 8007344:	f04f 37ff 	mov.w	r7, #4294967295
 8007348:	e7ea      	b.n	8007320 <__swbuf_r+0x6c>
 800734a:	bf00      	nop
 800734c:	08007ff4 	.word	0x08007ff4
 8007350:	08008014 	.word	0x08008014
 8007354:	08007fd4 	.word	0x08007fd4

08007358 <__swsetup_r>:
 8007358:	4b32      	ldr	r3, [pc, #200]	; (8007424 <__swsetup_r+0xcc>)
 800735a:	b570      	push	{r4, r5, r6, lr}
 800735c:	681d      	ldr	r5, [r3, #0]
 800735e:	4606      	mov	r6, r0
 8007360:	460c      	mov	r4, r1
 8007362:	b125      	cbz	r5, 800736e <__swsetup_r+0x16>
 8007364:	69ab      	ldr	r3, [r5, #24]
 8007366:	b913      	cbnz	r3, 800736e <__swsetup_r+0x16>
 8007368:	4628      	mov	r0, r5
 800736a:	f000 f985 	bl	8007678 <__sinit>
 800736e:	4b2e      	ldr	r3, [pc, #184]	; (8007428 <__swsetup_r+0xd0>)
 8007370:	429c      	cmp	r4, r3
 8007372:	d10f      	bne.n	8007394 <__swsetup_r+0x3c>
 8007374:	686c      	ldr	r4, [r5, #4]
 8007376:	89a3      	ldrh	r3, [r4, #12]
 8007378:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800737c:	0719      	lsls	r1, r3, #28
 800737e:	d42c      	bmi.n	80073da <__swsetup_r+0x82>
 8007380:	06dd      	lsls	r5, r3, #27
 8007382:	d411      	bmi.n	80073a8 <__swsetup_r+0x50>
 8007384:	2309      	movs	r3, #9
 8007386:	6033      	str	r3, [r6, #0]
 8007388:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800738c:	81a3      	strh	r3, [r4, #12]
 800738e:	f04f 30ff 	mov.w	r0, #4294967295
 8007392:	e03e      	b.n	8007412 <__swsetup_r+0xba>
 8007394:	4b25      	ldr	r3, [pc, #148]	; (800742c <__swsetup_r+0xd4>)
 8007396:	429c      	cmp	r4, r3
 8007398:	d101      	bne.n	800739e <__swsetup_r+0x46>
 800739a:	68ac      	ldr	r4, [r5, #8]
 800739c:	e7eb      	b.n	8007376 <__swsetup_r+0x1e>
 800739e:	4b24      	ldr	r3, [pc, #144]	; (8007430 <__swsetup_r+0xd8>)
 80073a0:	429c      	cmp	r4, r3
 80073a2:	bf08      	it	eq
 80073a4:	68ec      	ldreq	r4, [r5, #12]
 80073a6:	e7e6      	b.n	8007376 <__swsetup_r+0x1e>
 80073a8:	0758      	lsls	r0, r3, #29
 80073aa:	d512      	bpl.n	80073d2 <__swsetup_r+0x7a>
 80073ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073ae:	b141      	cbz	r1, 80073c2 <__swsetup_r+0x6a>
 80073b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073b4:	4299      	cmp	r1, r3
 80073b6:	d002      	beq.n	80073be <__swsetup_r+0x66>
 80073b8:	4630      	mov	r0, r6
 80073ba:	f7ff fa41 	bl	8006840 <_free_r>
 80073be:	2300      	movs	r3, #0
 80073c0:	6363      	str	r3, [r4, #52]	; 0x34
 80073c2:	89a3      	ldrh	r3, [r4, #12]
 80073c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80073c8:	81a3      	strh	r3, [r4, #12]
 80073ca:	2300      	movs	r3, #0
 80073cc:	6063      	str	r3, [r4, #4]
 80073ce:	6923      	ldr	r3, [r4, #16]
 80073d0:	6023      	str	r3, [r4, #0]
 80073d2:	89a3      	ldrh	r3, [r4, #12]
 80073d4:	f043 0308 	orr.w	r3, r3, #8
 80073d8:	81a3      	strh	r3, [r4, #12]
 80073da:	6923      	ldr	r3, [r4, #16]
 80073dc:	b94b      	cbnz	r3, 80073f2 <__swsetup_r+0x9a>
 80073de:	89a3      	ldrh	r3, [r4, #12]
 80073e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80073e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073e8:	d003      	beq.n	80073f2 <__swsetup_r+0x9a>
 80073ea:	4621      	mov	r1, r4
 80073ec:	4630      	mov	r0, r6
 80073ee:	f000 fa09 	bl	8007804 <__smakebuf_r>
 80073f2:	89a0      	ldrh	r0, [r4, #12]
 80073f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073f8:	f010 0301 	ands.w	r3, r0, #1
 80073fc:	d00a      	beq.n	8007414 <__swsetup_r+0xbc>
 80073fe:	2300      	movs	r3, #0
 8007400:	60a3      	str	r3, [r4, #8]
 8007402:	6963      	ldr	r3, [r4, #20]
 8007404:	425b      	negs	r3, r3
 8007406:	61a3      	str	r3, [r4, #24]
 8007408:	6923      	ldr	r3, [r4, #16]
 800740a:	b943      	cbnz	r3, 800741e <__swsetup_r+0xc6>
 800740c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007410:	d1ba      	bne.n	8007388 <__swsetup_r+0x30>
 8007412:	bd70      	pop	{r4, r5, r6, pc}
 8007414:	0781      	lsls	r1, r0, #30
 8007416:	bf58      	it	pl
 8007418:	6963      	ldrpl	r3, [r4, #20]
 800741a:	60a3      	str	r3, [r4, #8]
 800741c:	e7f4      	b.n	8007408 <__swsetup_r+0xb0>
 800741e:	2000      	movs	r0, #0
 8007420:	e7f7      	b.n	8007412 <__swsetup_r+0xba>
 8007422:	bf00      	nop
 8007424:	2000000c 	.word	0x2000000c
 8007428:	08007ff4 	.word	0x08007ff4
 800742c:	08008014 	.word	0x08008014
 8007430:	08007fd4 	.word	0x08007fd4

08007434 <abort>:
 8007434:	b508      	push	{r3, lr}
 8007436:	2006      	movs	r0, #6
 8007438:	f000 fab0 	bl	800799c <raise>
 800743c:	2001      	movs	r0, #1
 800743e:	f7f9 fc37 	bl	8000cb0 <_exit>
	...

08007444 <__sflush_r>:
 8007444:	898a      	ldrh	r2, [r1, #12]
 8007446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744a:	4605      	mov	r5, r0
 800744c:	0710      	lsls	r0, r2, #28
 800744e:	460c      	mov	r4, r1
 8007450:	d458      	bmi.n	8007504 <__sflush_r+0xc0>
 8007452:	684b      	ldr	r3, [r1, #4]
 8007454:	2b00      	cmp	r3, #0
 8007456:	dc05      	bgt.n	8007464 <__sflush_r+0x20>
 8007458:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800745a:	2b00      	cmp	r3, #0
 800745c:	dc02      	bgt.n	8007464 <__sflush_r+0x20>
 800745e:	2000      	movs	r0, #0
 8007460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007464:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007466:	2e00      	cmp	r6, #0
 8007468:	d0f9      	beq.n	800745e <__sflush_r+0x1a>
 800746a:	2300      	movs	r3, #0
 800746c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007470:	682f      	ldr	r7, [r5, #0]
 8007472:	602b      	str	r3, [r5, #0]
 8007474:	d032      	beq.n	80074dc <__sflush_r+0x98>
 8007476:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007478:	89a3      	ldrh	r3, [r4, #12]
 800747a:	075a      	lsls	r2, r3, #29
 800747c:	d505      	bpl.n	800748a <__sflush_r+0x46>
 800747e:	6863      	ldr	r3, [r4, #4]
 8007480:	1ac0      	subs	r0, r0, r3
 8007482:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007484:	b10b      	cbz	r3, 800748a <__sflush_r+0x46>
 8007486:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007488:	1ac0      	subs	r0, r0, r3
 800748a:	2300      	movs	r3, #0
 800748c:	4602      	mov	r2, r0
 800748e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007490:	6a21      	ldr	r1, [r4, #32]
 8007492:	4628      	mov	r0, r5
 8007494:	47b0      	blx	r6
 8007496:	1c43      	adds	r3, r0, #1
 8007498:	89a3      	ldrh	r3, [r4, #12]
 800749a:	d106      	bne.n	80074aa <__sflush_r+0x66>
 800749c:	6829      	ldr	r1, [r5, #0]
 800749e:	291d      	cmp	r1, #29
 80074a0:	d82c      	bhi.n	80074fc <__sflush_r+0xb8>
 80074a2:	4a2a      	ldr	r2, [pc, #168]	; (800754c <__sflush_r+0x108>)
 80074a4:	40ca      	lsrs	r2, r1
 80074a6:	07d6      	lsls	r6, r2, #31
 80074a8:	d528      	bpl.n	80074fc <__sflush_r+0xb8>
 80074aa:	2200      	movs	r2, #0
 80074ac:	6062      	str	r2, [r4, #4]
 80074ae:	04d9      	lsls	r1, r3, #19
 80074b0:	6922      	ldr	r2, [r4, #16]
 80074b2:	6022      	str	r2, [r4, #0]
 80074b4:	d504      	bpl.n	80074c0 <__sflush_r+0x7c>
 80074b6:	1c42      	adds	r2, r0, #1
 80074b8:	d101      	bne.n	80074be <__sflush_r+0x7a>
 80074ba:	682b      	ldr	r3, [r5, #0]
 80074bc:	b903      	cbnz	r3, 80074c0 <__sflush_r+0x7c>
 80074be:	6560      	str	r0, [r4, #84]	; 0x54
 80074c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80074c2:	602f      	str	r7, [r5, #0]
 80074c4:	2900      	cmp	r1, #0
 80074c6:	d0ca      	beq.n	800745e <__sflush_r+0x1a>
 80074c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80074cc:	4299      	cmp	r1, r3
 80074ce:	d002      	beq.n	80074d6 <__sflush_r+0x92>
 80074d0:	4628      	mov	r0, r5
 80074d2:	f7ff f9b5 	bl	8006840 <_free_r>
 80074d6:	2000      	movs	r0, #0
 80074d8:	6360      	str	r0, [r4, #52]	; 0x34
 80074da:	e7c1      	b.n	8007460 <__sflush_r+0x1c>
 80074dc:	6a21      	ldr	r1, [r4, #32]
 80074de:	2301      	movs	r3, #1
 80074e0:	4628      	mov	r0, r5
 80074e2:	47b0      	blx	r6
 80074e4:	1c41      	adds	r1, r0, #1
 80074e6:	d1c7      	bne.n	8007478 <__sflush_r+0x34>
 80074e8:	682b      	ldr	r3, [r5, #0]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d0c4      	beq.n	8007478 <__sflush_r+0x34>
 80074ee:	2b1d      	cmp	r3, #29
 80074f0:	d001      	beq.n	80074f6 <__sflush_r+0xb2>
 80074f2:	2b16      	cmp	r3, #22
 80074f4:	d101      	bne.n	80074fa <__sflush_r+0xb6>
 80074f6:	602f      	str	r7, [r5, #0]
 80074f8:	e7b1      	b.n	800745e <__sflush_r+0x1a>
 80074fa:	89a3      	ldrh	r3, [r4, #12]
 80074fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007500:	81a3      	strh	r3, [r4, #12]
 8007502:	e7ad      	b.n	8007460 <__sflush_r+0x1c>
 8007504:	690f      	ldr	r7, [r1, #16]
 8007506:	2f00      	cmp	r7, #0
 8007508:	d0a9      	beq.n	800745e <__sflush_r+0x1a>
 800750a:	0793      	lsls	r3, r2, #30
 800750c:	680e      	ldr	r6, [r1, #0]
 800750e:	bf08      	it	eq
 8007510:	694b      	ldreq	r3, [r1, #20]
 8007512:	600f      	str	r7, [r1, #0]
 8007514:	bf18      	it	ne
 8007516:	2300      	movne	r3, #0
 8007518:	eba6 0807 	sub.w	r8, r6, r7
 800751c:	608b      	str	r3, [r1, #8]
 800751e:	f1b8 0f00 	cmp.w	r8, #0
 8007522:	dd9c      	ble.n	800745e <__sflush_r+0x1a>
 8007524:	6a21      	ldr	r1, [r4, #32]
 8007526:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007528:	4643      	mov	r3, r8
 800752a:	463a      	mov	r2, r7
 800752c:	4628      	mov	r0, r5
 800752e:	47b0      	blx	r6
 8007530:	2800      	cmp	r0, #0
 8007532:	dc06      	bgt.n	8007542 <__sflush_r+0xfe>
 8007534:	89a3      	ldrh	r3, [r4, #12]
 8007536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800753a:	81a3      	strh	r3, [r4, #12]
 800753c:	f04f 30ff 	mov.w	r0, #4294967295
 8007540:	e78e      	b.n	8007460 <__sflush_r+0x1c>
 8007542:	4407      	add	r7, r0
 8007544:	eba8 0800 	sub.w	r8, r8, r0
 8007548:	e7e9      	b.n	800751e <__sflush_r+0xda>
 800754a:	bf00      	nop
 800754c:	20400001 	.word	0x20400001

08007550 <_fflush_r>:
 8007550:	b538      	push	{r3, r4, r5, lr}
 8007552:	690b      	ldr	r3, [r1, #16]
 8007554:	4605      	mov	r5, r0
 8007556:	460c      	mov	r4, r1
 8007558:	b913      	cbnz	r3, 8007560 <_fflush_r+0x10>
 800755a:	2500      	movs	r5, #0
 800755c:	4628      	mov	r0, r5
 800755e:	bd38      	pop	{r3, r4, r5, pc}
 8007560:	b118      	cbz	r0, 800756a <_fflush_r+0x1a>
 8007562:	6983      	ldr	r3, [r0, #24]
 8007564:	b90b      	cbnz	r3, 800756a <_fflush_r+0x1a>
 8007566:	f000 f887 	bl	8007678 <__sinit>
 800756a:	4b14      	ldr	r3, [pc, #80]	; (80075bc <_fflush_r+0x6c>)
 800756c:	429c      	cmp	r4, r3
 800756e:	d11b      	bne.n	80075a8 <_fflush_r+0x58>
 8007570:	686c      	ldr	r4, [r5, #4]
 8007572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d0ef      	beq.n	800755a <_fflush_r+0xa>
 800757a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800757c:	07d0      	lsls	r0, r2, #31
 800757e:	d404      	bmi.n	800758a <_fflush_r+0x3a>
 8007580:	0599      	lsls	r1, r3, #22
 8007582:	d402      	bmi.n	800758a <_fflush_r+0x3a>
 8007584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007586:	f000 f915 	bl	80077b4 <__retarget_lock_acquire_recursive>
 800758a:	4628      	mov	r0, r5
 800758c:	4621      	mov	r1, r4
 800758e:	f7ff ff59 	bl	8007444 <__sflush_r>
 8007592:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007594:	07da      	lsls	r2, r3, #31
 8007596:	4605      	mov	r5, r0
 8007598:	d4e0      	bmi.n	800755c <_fflush_r+0xc>
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	059b      	lsls	r3, r3, #22
 800759e:	d4dd      	bmi.n	800755c <_fflush_r+0xc>
 80075a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80075a2:	f000 f908 	bl	80077b6 <__retarget_lock_release_recursive>
 80075a6:	e7d9      	b.n	800755c <_fflush_r+0xc>
 80075a8:	4b05      	ldr	r3, [pc, #20]	; (80075c0 <_fflush_r+0x70>)
 80075aa:	429c      	cmp	r4, r3
 80075ac:	d101      	bne.n	80075b2 <_fflush_r+0x62>
 80075ae:	68ac      	ldr	r4, [r5, #8]
 80075b0:	e7df      	b.n	8007572 <_fflush_r+0x22>
 80075b2:	4b04      	ldr	r3, [pc, #16]	; (80075c4 <_fflush_r+0x74>)
 80075b4:	429c      	cmp	r4, r3
 80075b6:	bf08      	it	eq
 80075b8:	68ec      	ldreq	r4, [r5, #12]
 80075ba:	e7da      	b.n	8007572 <_fflush_r+0x22>
 80075bc:	08007ff4 	.word	0x08007ff4
 80075c0:	08008014 	.word	0x08008014
 80075c4:	08007fd4 	.word	0x08007fd4

080075c8 <std>:
 80075c8:	2300      	movs	r3, #0
 80075ca:	b510      	push	{r4, lr}
 80075cc:	4604      	mov	r4, r0
 80075ce:	e9c0 3300 	strd	r3, r3, [r0]
 80075d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075d6:	6083      	str	r3, [r0, #8]
 80075d8:	8181      	strh	r1, [r0, #12]
 80075da:	6643      	str	r3, [r0, #100]	; 0x64
 80075dc:	81c2      	strh	r2, [r0, #14]
 80075de:	6183      	str	r3, [r0, #24]
 80075e0:	4619      	mov	r1, r3
 80075e2:	2208      	movs	r2, #8
 80075e4:	305c      	adds	r0, #92	; 0x5c
 80075e6:	f7fe ffe3 	bl	80065b0 <memset>
 80075ea:	4b05      	ldr	r3, [pc, #20]	; (8007600 <std+0x38>)
 80075ec:	6263      	str	r3, [r4, #36]	; 0x24
 80075ee:	4b05      	ldr	r3, [pc, #20]	; (8007604 <std+0x3c>)
 80075f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80075f2:	4b05      	ldr	r3, [pc, #20]	; (8007608 <std+0x40>)
 80075f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80075f6:	4b05      	ldr	r3, [pc, #20]	; (800760c <std+0x44>)
 80075f8:	6224      	str	r4, [r4, #32]
 80075fa:	6323      	str	r3, [r4, #48]	; 0x30
 80075fc:	bd10      	pop	{r4, pc}
 80075fe:	bf00      	nop
 8007600:	080079d5 	.word	0x080079d5
 8007604:	080079f7 	.word	0x080079f7
 8007608:	08007a2f 	.word	0x08007a2f
 800760c:	08007a53 	.word	0x08007a53

08007610 <_cleanup_r>:
 8007610:	4901      	ldr	r1, [pc, #4]	; (8007618 <_cleanup_r+0x8>)
 8007612:	f000 b8af 	b.w	8007774 <_fwalk_reent>
 8007616:	bf00      	nop
 8007618:	08007551 	.word	0x08007551

0800761c <__sfmoreglue>:
 800761c:	b570      	push	{r4, r5, r6, lr}
 800761e:	2268      	movs	r2, #104	; 0x68
 8007620:	1e4d      	subs	r5, r1, #1
 8007622:	4355      	muls	r5, r2
 8007624:	460e      	mov	r6, r1
 8007626:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800762a:	f7ff f975 	bl	8006918 <_malloc_r>
 800762e:	4604      	mov	r4, r0
 8007630:	b140      	cbz	r0, 8007644 <__sfmoreglue+0x28>
 8007632:	2100      	movs	r1, #0
 8007634:	e9c0 1600 	strd	r1, r6, [r0]
 8007638:	300c      	adds	r0, #12
 800763a:	60a0      	str	r0, [r4, #8]
 800763c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007640:	f7fe ffb6 	bl	80065b0 <memset>
 8007644:	4620      	mov	r0, r4
 8007646:	bd70      	pop	{r4, r5, r6, pc}

08007648 <__sfp_lock_acquire>:
 8007648:	4801      	ldr	r0, [pc, #4]	; (8007650 <__sfp_lock_acquire+0x8>)
 800764a:	f000 b8b3 	b.w	80077b4 <__retarget_lock_acquire_recursive>
 800764e:	bf00      	nop
 8007650:	2000020d 	.word	0x2000020d

08007654 <__sfp_lock_release>:
 8007654:	4801      	ldr	r0, [pc, #4]	; (800765c <__sfp_lock_release+0x8>)
 8007656:	f000 b8ae 	b.w	80077b6 <__retarget_lock_release_recursive>
 800765a:	bf00      	nop
 800765c:	2000020d 	.word	0x2000020d

08007660 <__sinit_lock_acquire>:
 8007660:	4801      	ldr	r0, [pc, #4]	; (8007668 <__sinit_lock_acquire+0x8>)
 8007662:	f000 b8a7 	b.w	80077b4 <__retarget_lock_acquire_recursive>
 8007666:	bf00      	nop
 8007668:	2000020e 	.word	0x2000020e

0800766c <__sinit_lock_release>:
 800766c:	4801      	ldr	r0, [pc, #4]	; (8007674 <__sinit_lock_release+0x8>)
 800766e:	f000 b8a2 	b.w	80077b6 <__retarget_lock_release_recursive>
 8007672:	bf00      	nop
 8007674:	2000020e 	.word	0x2000020e

08007678 <__sinit>:
 8007678:	b510      	push	{r4, lr}
 800767a:	4604      	mov	r4, r0
 800767c:	f7ff fff0 	bl	8007660 <__sinit_lock_acquire>
 8007680:	69a3      	ldr	r3, [r4, #24]
 8007682:	b11b      	cbz	r3, 800768c <__sinit+0x14>
 8007684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007688:	f7ff bff0 	b.w	800766c <__sinit_lock_release>
 800768c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007690:	6523      	str	r3, [r4, #80]	; 0x50
 8007692:	4b13      	ldr	r3, [pc, #76]	; (80076e0 <__sinit+0x68>)
 8007694:	4a13      	ldr	r2, [pc, #76]	; (80076e4 <__sinit+0x6c>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	62a2      	str	r2, [r4, #40]	; 0x28
 800769a:	42a3      	cmp	r3, r4
 800769c:	bf04      	itt	eq
 800769e:	2301      	moveq	r3, #1
 80076a0:	61a3      	streq	r3, [r4, #24]
 80076a2:	4620      	mov	r0, r4
 80076a4:	f000 f820 	bl	80076e8 <__sfp>
 80076a8:	6060      	str	r0, [r4, #4]
 80076aa:	4620      	mov	r0, r4
 80076ac:	f000 f81c 	bl	80076e8 <__sfp>
 80076b0:	60a0      	str	r0, [r4, #8]
 80076b2:	4620      	mov	r0, r4
 80076b4:	f000 f818 	bl	80076e8 <__sfp>
 80076b8:	2200      	movs	r2, #0
 80076ba:	60e0      	str	r0, [r4, #12]
 80076bc:	2104      	movs	r1, #4
 80076be:	6860      	ldr	r0, [r4, #4]
 80076c0:	f7ff ff82 	bl	80075c8 <std>
 80076c4:	68a0      	ldr	r0, [r4, #8]
 80076c6:	2201      	movs	r2, #1
 80076c8:	2109      	movs	r1, #9
 80076ca:	f7ff ff7d 	bl	80075c8 <std>
 80076ce:	68e0      	ldr	r0, [r4, #12]
 80076d0:	2202      	movs	r2, #2
 80076d2:	2112      	movs	r1, #18
 80076d4:	f7ff ff78 	bl	80075c8 <std>
 80076d8:	2301      	movs	r3, #1
 80076da:	61a3      	str	r3, [r4, #24]
 80076dc:	e7d2      	b.n	8007684 <__sinit+0xc>
 80076de:	bf00      	nop
 80076e0:	08007dec 	.word	0x08007dec
 80076e4:	08007611 	.word	0x08007611

080076e8 <__sfp>:
 80076e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ea:	4607      	mov	r7, r0
 80076ec:	f7ff ffac 	bl	8007648 <__sfp_lock_acquire>
 80076f0:	4b1e      	ldr	r3, [pc, #120]	; (800776c <__sfp+0x84>)
 80076f2:	681e      	ldr	r6, [r3, #0]
 80076f4:	69b3      	ldr	r3, [r6, #24]
 80076f6:	b913      	cbnz	r3, 80076fe <__sfp+0x16>
 80076f8:	4630      	mov	r0, r6
 80076fa:	f7ff ffbd 	bl	8007678 <__sinit>
 80076fe:	3648      	adds	r6, #72	; 0x48
 8007700:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007704:	3b01      	subs	r3, #1
 8007706:	d503      	bpl.n	8007710 <__sfp+0x28>
 8007708:	6833      	ldr	r3, [r6, #0]
 800770a:	b30b      	cbz	r3, 8007750 <__sfp+0x68>
 800770c:	6836      	ldr	r6, [r6, #0]
 800770e:	e7f7      	b.n	8007700 <__sfp+0x18>
 8007710:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007714:	b9d5      	cbnz	r5, 800774c <__sfp+0x64>
 8007716:	4b16      	ldr	r3, [pc, #88]	; (8007770 <__sfp+0x88>)
 8007718:	60e3      	str	r3, [r4, #12]
 800771a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800771e:	6665      	str	r5, [r4, #100]	; 0x64
 8007720:	f000 f847 	bl	80077b2 <__retarget_lock_init_recursive>
 8007724:	f7ff ff96 	bl	8007654 <__sfp_lock_release>
 8007728:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800772c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007730:	6025      	str	r5, [r4, #0]
 8007732:	61a5      	str	r5, [r4, #24]
 8007734:	2208      	movs	r2, #8
 8007736:	4629      	mov	r1, r5
 8007738:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800773c:	f7fe ff38 	bl	80065b0 <memset>
 8007740:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007744:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007748:	4620      	mov	r0, r4
 800774a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800774c:	3468      	adds	r4, #104	; 0x68
 800774e:	e7d9      	b.n	8007704 <__sfp+0x1c>
 8007750:	2104      	movs	r1, #4
 8007752:	4638      	mov	r0, r7
 8007754:	f7ff ff62 	bl	800761c <__sfmoreglue>
 8007758:	4604      	mov	r4, r0
 800775a:	6030      	str	r0, [r6, #0]
 800775c:	2800      	cmp	r0, #0
 800775e:	d1d5      	bne.n	800770c <__sfp+0x24>
 8007760:	f7ff ff78 	bl	8007654 <__sfp_lock_release>
 8007764:	230c      	movs	r3, #12
 8007766:	603b      	str	r3, [r7, #0]
 8007768:	e7ee      	b.n	8007748 <__sfp+0x60>
 800776a:	bf00      	nop
 800776c:	08007dec 	.word	0x08007dec
 8007770:	ffff0001 	.word	0xffff0001

08007774 <_fwalk_reent>:
 8007774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007778:	4606      	mov	r6, r0
 800777a:	4688      	mov	r8, r1
 800777c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007780:	2700      	movs	r7, #0
 8007782:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007786:	f1b9 0901 	subs.w	r9, r9, #1
 800778a:	d505      	bpl.n	8007798 <_fwalk_reent+0x24>
 800778c:	6824      	ldr	r4, [r4, #0]
 800778e:	2c00      	cmp	r4, #0
 8007790:	d1f7      	bne.n	8007782 <_fwalk_reent+0xe>
 8007792:	4638      	mov	r0, r7
 8007794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007798:	89ab      	ldrh	r3, [r5, #12]
 800779a:	2b01      	cmp	r3, #1
 800779c:	d907      	bls.n	80077ae <_fwalk_reent+0x3a>
 800779e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80077a2:	3301      	adds	r3, #1
 80077a4:	d003      	beq.n	80077ae <_fwalk_reent+0x3a>
 80077a6:	4629      	mov	r1, r5
 80077a8:	4630      	mov	r0, r6
 80077aa:	47c0      	blx	r8
 80077ac:	4307      	orrs	r7, r0
 80077ae:	3568      	adds	r5, #104	; 0x68
 80077b0:	e7e9      	b.n	8007786 <_fwalk_reent+0x12>

080077b2 <__retarget_lock_init_recursive>:
 80077b2:	4770      	bx	lr

080077b4 <__retarget_lock_acquire_recursive>:
 80077b4:	4770      	bx	lr

080077b6 <__retarget_lock_release_recursive>:
 80077b6:	4770      	bx	lr

080077b8 <__swhatbuf_r>:
 80077b8:	b570      	push	{r4, r5, r6, lr}
 80077ba:	460e      	mov	r6, r1
 80077bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077c0:	2900      	cmp	r1, #0
 80077c2:	b096      	sub	sp, #88	; 0x58
 80077c4:	4614      	mov	r4, r2
 80077c6:	461d      	mov	r5, r3
 80077c8:	da08      	bge.n	80077dc <__swhatbuf_r+0x24>
 80077ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	602a      	str	r2, [r5, #0]
 80077d2:	061a      	lsls	r2, r3, #24
 80077d4:	d410      	bmi.n	80077f8 <__swhatbuf_r+0x40>
 80077d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077da:	e00e      	b.n	80077fa <__swhatbuf_r+0x42>
 80077dc:	466a      	mov	r2, sp
 80077de:	f000 f95f 	bl	8007aa0 <_fstat_r>
 80077e2:	2800      	cmp	r0, #0
 80077e4:	dbf1      	blt.n	80077ca <__swhatbuf_r+0x12>
 80077e6:	9a01      	ldr	r2, [sp, #4]
 80077e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80077ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80077f0:	425a      	negs	r2, r3
 80077f2:	415a      	adcs	r2, r3
 80077f4:	602a      	str	r2, [r5, #0]
 80077f6:	e7ee      	b.n	80077d6 <__swhatbuf_r+0x1e>
 80077f8:	2340      	movs	r3, #64	; 0x40
 80077fa:	2000      	movs	r0, #0
 80077fc:	6023      	str	r3, [r4, #0]
 80077fe:	b016      	add	sp, #88	; 0x58
 8007800:	bd70      	pop	{r4, r5, r6, pc}
	...

08007804 <__smakebuf_r>:
 8007804:	898b      	ldrh	r3, [r1, #12]
 8007806:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007808:	079d      	lsls	r5, r3, #30
 800780a:	4606      	mov	r6, r0
 800780c:	460c      	mov	r4, r1
 800780e:	d507      	bpl.n	8007820 <__smakebuf_r+0x1c>
 8007810:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007814:	6023      	str	r3, [r4, #0]
 8007816:	6123      	str	r3, [r4, #16]
 8007818:	2301      	movs	r3, #1
 800781a:	6163      	str	r3, [r4, #20]
 800781c:	b002      	add	sp, #8
 800781e:	bd70      	pop	{r4, r5, r6, pc}
 8007820:	ab01      	add	r3, sp, #4
 8007822:	466a      	mov	r2, sp
 8007824:	f7ff ffc8 	bl	80077b8 <__swhatbuf_r>
 8007828:	9900      	ldr	r1, [sp, #0]
 800782a:	4605      	mov	r5, r0
 800782c:	4630      	mov	r0, r6
 800782e:	f7ff f873 	bl	8006918 <_malloc_r>
 8007832:	b948      	cbnz	r0, 8007848 <__smakebuf_r+0x44>
 8007834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007838:	059a      	lsls	r2, r3, #22
 800783a:	d4ef      	bmi.n	800781c <__smakebuf_r+0x18>
 800783c:	f023 0303 	bic.w	r3, r3, #3
 8007840:	f043 0302 	orr.w	r3, r3, #2
 8007844:	81a3      	strh	r3, [r4, #12]
 8007846:	e7e3      	b.n	8007810 <__smakebuf_r+0xc>
 8007848:	4b0d      	ldr	r3, [pc, #52]	; (8007880 <__smakebuf_r+0x7c>)
 800784a:	62b3      	str	r3, [r6, #40]	; 0x28
 800784c:	89a3      	ldrh	r3, [r4, #12]
 800784e:	6020      	str	r0, [r4, #0]
 8007850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007854:	81a3      	strh	r3, [r4, #12]
 8007856:	9b00      	ldr	r3, [sp, #0]
 8007858:	6163      	str	r3, [r4, #20]
 800785a:	9b01      	ldr	r3, [sp, #4]
 800785c:	6120      	str	r0, [r4, #16]
 800785e:	b15b      	cbz	r3, 8007878 <__smakebuf_r+0x74>
 8007860:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007864:	4630      	mov	r0, r6
 8007866:	f000 f92d 	bl	8007ac4 <_isatty_r>
 800786a:	b128      	cbz	r0, 8007878 <__smakebuf_r+0x74>
 800786c:	89a3      	ldrh	r3, [r4, #12]
 800786e:	f023 0303 	bic.w	r3, r3, #3
 8007872:	f043 0301 	orr.w	r3, r3, #1
 8007876:	81a3      	strh	r3, [r4, #12]
 8007878:	89a0      	ldrh	r0, [r4, #12]
 800787a:	4305      	orrs	r5, r0
 800787c:	81a5      	strh	r5, [r4, #12]
 800787e:	e7cd      	b.n	800781c <__smakebuf_r+0x18>
 8007880:	08007611 	.word	0x08007611

08007884 <memcpy>:
 8007884:	440a      	add	r2, r1
 8007886:	4291      	cmp	r1, r2
 8007888:	f100 33ff 	add.w	r3, r0, #4294967295
 800788c:	d100      	bne.n	8007890 <memcpy+0xc>
 800788e:	4770      	bx	lr
 8007890:	b510      	push	{r4, lr}
 8007892:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007896:	f803 4f01 	strb.w	r4, [r3, #1]!
 800789a:	4291      	cmp	r1, r2
 800789c:	d1f9      	bne.n	8007892 <memcpy+0xe>
 800789e:	bd10      	pop	{r4, pc}

080078a0 <memmove>:
 80078a0:	4288      	cmp	r0, r1
 80078a2:	b510      	push	{r4, lr}
 80078a4:	eb01 0402 	add.w	r4, r1, r2
 80078a8:	d902      	bls.n	80078b0 <memmove+0x10>
 80078aa:	4284      	cmp	r4, r0
 80078ac:	4623      	mov	r3, r4
 80078ae:	d807      	bhi.n	80078c0 <memmove+0x20>
 80078b0:	1e43      	subs	r3, r0, #1
 80078b2:	42a1      	cmp	r1, r4
 80078b4:	d008      	beq.n	80078c8 <memmove+0x28>
 80078b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078be:	e7f8      	b.n	80078b2 <memmove+0x12>
 80078c0:	4402      	add	r2, r0
 80078c2:	4601      	mov	r1, r0
 80078c4:	428a      	cmp	r2, r1
 80078c6:	d100      	bne.n	80078ca <memmove+0x2a>
 80078c8:	bd10      	pop	{r4, pc}
 80078ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078d2:	e7f7      	b.n	80078c4 <memmove+0x24>

080078d4 <__malloc_lock>:
 80078d4:	4801      	ldr	r0, [pc, #4]	; (80078dc <__malloc_lock+0x8>)
 80078d6:	f7ff bf6d 	b.w	80077b4 <__retarget_lock_acquire_recursive>
 80078da:	bf00      	nop
 80078dc:	2000020c 	.word	0x2000020c

080078e0 <__malloc_unlock>:
 80078e0:	4801      	ldr	r0, [pc, #4]	; (80078e8 <__malloc_unlock+0x8>)
 80078e2:	f7ff bf68 	b.w	80077b6 <__retarget_lock_release_recursive>
 80078e6:	bf00      	nop
 80078e8:	2000020c 	.word	0x2000020c

080078ec <_realloc_r>:
 80078ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078f0:	4680      	mov	r8, r0
 80078f2:	4614      	mov	r4, r2
 80078f4:	460e      	mov	r6, r1
 80078f6:	b921      	cbnz	r1, 8007902 <_realloc_r+0x16>
 80078f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078fc:	4611      	mov	r1, r2
 80078fe:	f7ff b80b 	b.w	8006918 <_malloc_r>
 8007902:	b92a      	cbnz	r2, 8007910 <_realloc_r+0x24>
 8007904:	f7fe ff9c 	bl	8006840 <_free_r>
 8007908:	4625      	mov	r5, r4
 800790a:	4628      	mov	r0, r5
 800790c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007910:	f000 f8fa 	bl	8007b08 <_malloc_usable_size_r>
 8007914:	4284      	cmp	r4, r0
 8007916:	4607      	mov	r7, r0
 8007918:	d802      	bhi.n	8007920 <_realloc_r+0x34>
 800791a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800791e:	d812      	bhi.n	8007946 <_realloc_r+0x5a>
 8007920:	4621      	mov	r1, r4
 8007922:	4640      	mov	r0, r8
 8007924:	f7fe fff8 	bl	8006918 <_malloc_r>
 8007928:	4605      	mov	r5, r0
 800792a:	2800      	cmp	r0, #0
 800792c:	d0ed      	beq.n	800790a <_realloc_r+0x1e>
 800792e:	42bc      	cmp	r4, r7
 8007930:	4622      	mov	r2, r4
 8007932:	4631      	mov	r1, r6
 8007934:	bf28      	it	cs
 8007936:	463a      	movcs	r2, r7
 8007938:	f7ff ffa4 	bl	8007884 <memcpy>
 800793c:	4631      	mov	r1, r6
 800793e:	4640      	mov	r0, r8
 8007940:	f7fe ff7e 	bl	8006840 <_free_r>
 8007944:	e7e1      	b.n	800790a <_realloc_r+0x1e>
 8007946:	4635      	mov	r5, r6
 8007948:	e7df      	b.n	800790a <_realloc_r+0x1e>

0800794a <_raise_r>:
 800794a:	291f      	cmp	r1, #31
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	4604      	mov	r4, r0
 8007950:	460d      	mov	r5, r1
 8007952:	d904      	bls.n	800795e <_raise_r+0x14>
 8007954:	2316      	movs	r3, #22
 8007956:	6003      	str	r3, [r0, #0]
 8007958:	f04f 30ff 	mov.w	r0, #4294967295
 800795c:	bd38      	pop	{r3, r4, r5, pc}
 800795e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007960:	b112      	cbz	r2, 8007968 <_raise_r+0x1e>
 8007962:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007966:	b94b      	cbnz	r3, 800797c <_raise_r+0x32>
 8007968:	4620      	mov	r0, r4
 800796a:	f000 f831 	bl	80079d0 <_getpid_r>
 800796e:	462a      	mov	r2, r5
 8007970:	4601      	mov	r1, r0
 8007972:	4620      	mov	r0, r4
 8007974:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007978:	f000 b818 	b.w	80079ac <_kill_r>
 800797c:	2b01      	cmp	r3, #1
 800797e:	d00a      	beq.n	8007996 <_raise_r+0x4c>
 8007980:	1c59      	adds	r1, r3, #1
 8007982:	d103      	bne.n	800798c <_raise_r+0x42>
 8007984:	2316      	movs	r3, #22
 8007986:	6003      	str	r3, [r0, #0]
 8007988:	2001      	movs	r0, #1
 800798a:	e7e7      	b.n	800795c <_raise_r+0x12>
 800798c:	2400      	movs	r4, #0
 800798e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007992:	4628      	mov	r0, r5
 8007994:	4798      	blx	r3
 8007996:	2000      	movs	r0, #0
 8007998:	e7e0      	b.n	800795c <_raise_r+0x12>
	...

0800799c <raise>:
 800799c:	4b02      	ldr	r3, [pc, #8]	; (80079a8 <raise+0xc>)
 800799e:	4601      	mov	r1, r0
 80079a0:	6818      	ldr	r0, [r3, #0]
 80079a2:	f7ff bfd2 	b.w	800794a <_raise_r>
 80079a6:	bf00      	nop
 80079a8:	2000000c 	.word	0x2000000c

080079ac <_kill_r>:
 80079ac:	b538      	push	{r3, r4, r5, lr}
 80079ae:	4d07      	ldr	r5, [pc, #28]	; (80079cc <_kill_r+0x20>)
 80079b0:	2300      	movs	r3, #0
 80079b2:	4604      	mov	r4, r0
 80079b4:	4608      	mov	r0, r1
 80079b6:	4611      	mov	r1, r2
 80079b8:	602b      	str	r3, [r5, #0]
 80079ba:	f7f9 f969 	bl	8000c90 <_kill>
 80079be:	1c43      	adds	r3, r0, #1
 80079c0:	d102      	bne.n	80079c8 <_kill_r+0x1c>
 80079c2:	682b      	ldr	r3, [r5, #0]
 80079c4:	b103      	cbz	r3, 80079c8 <_kill_r+0x1c>
 80079c6:	6023      	str	r3, [r4, #0]
 80079c8:	bd38      	pop	{r3, r4, r5, pc}
 80079ca:	bf00      	nop
 80079cc:	20000210 	.word	0x20000210

080079d0 <_getpid_r>:
 80079d0:	f7f9 b956 	b.w	8000c80 <_getpid>

080079d4 <__sread>:
 80079d4:	b510      	push	{r4, lr}
 80079d6:	460c      	mov	r4, r1
 80079d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079dc:	f000 f89c 	bl	8007b18 <_read_r>
 80079e0:	2800      	cmp	r0, #0
 80079e2:	bfab      	itete	ge
 80079e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80079e6:	89a3      	ldrhlt	r3, [r4, #12]
 80079e8:	181b      	addge	r3, r3, r0
 80079ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80079ee:	bfac      	ite	ge
 80079f0:	6563      	strge	r3, [r4, #84]	; 0x54
 80079f2:	81a3      	strhlt	r3, [r4, #12]
 80079f4:	bd10      	pop	{r4, pc}

080079f6 <__swrite>:
 80079f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079fa:	461f      	mov	r7, r3
 80079fc:	898b      	ldrh	r3, [r1, #12]
 80079fe:	05db      	lsls	r3, r3, #23
 8007a00:	4605      	mov	r5, r0
 8007a02:	460c      	mov	r4, r1
 8007a04:	4616      	mov	r6, r2
 8007a06:	d505      	bpl.n	8007a14 <__swrite+0x1e>
 8007a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a0c:	2302      	movs	r3, #2
 8007a0e:	2200      	movs	r2, #0
 8007a10:	f000 f868 	bl	8007ae4 <_lseek_r>
 8007a14:	89a3      	ldrh	r3, [r4, #12]
 8007a16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a1e:	81a3      	strh	r3, [r4, #12]
 8007a20:	4632      	mov	r2, r6
 8007a22:	463b      	mov	r3, r7
 8007a24:	4628      	mov	r0, r5
 8007a26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a2a:	f000 b817 	b.w	8007a5c <_write_r>

08007a2e <__sseek>:
 8007a2e:	b510      	push	{r4, lr}
 8007a30:	460c      	mov	r4, r1
 8007a32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a36:	f000 f855 	bl	8007ae4 <_lseek_r>
 8007a3a:	1c43      	adds	r3, r0, #1
 8007a3c:	89a3      	ldrh	r3, [r4, #12]
 8007a3e:	bf15      	itete	ne
 8007a40:	6560      	strne	r0, [r4, #84]	; 0x54
 8007a42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007a46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007a4a:	81a3      	strheq	r3, [r4, #12]
 8007a4c:	bf18      	it	ne
 8007a4e:	81a3      	strhne	r3, [r4, #12]
 8007a50:	bd10      	pop	{r4, pc}

08007a52 <__sclose>:
 8007a52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a56:	f000 b813 	b.w	8007a80 <_close_r>
	...

08007a5c <_write_r>:
 8007a5c:	b538      	push	{r3, r4, r5, lr}
 8007a5e:	4d07      	ldr	r5, [pc, #28]	; (8007a7c <_write_r+0x20>)
 8007a60:	4604      	mov	r4, r0
 8007a62:	4608      	mov	r0, r1
 8007a64:	4611      	mov	r1, r2
 8007a66:	2200      	movs	r2, #0
 8007a68:	602a      	str	r2, [r5, #0]
 8007a6a:	461a      	mov	r2, r3
 8007a6c:	f7f9 f947 	bl	8000cfe <_write>
 8007a70:	1c43      	adds	r3, r0, #1
 8007a72:	d102      	bne.n	8007a7a <_write_r+0x1e>
 8007a74:	682b      	ldr	r3, [r5, #0]
 8007a76:	b103      	cbz	r3, 8007a7a <_write_r+0x1e>
 8007a78:	6023      	str	r3, [r4, #0]
 8007a7a:	bd38      	pop	{r3, r4, r5, pc}
 8007a7c:	20000210 	.word	0x20000210

08007a80 <_close_r>:
 8007a80:	b538      	push	{r3, r4, r5, lr}
 8007a82:	4d06      	ldr	r5, [pc, #24]	; (8007a9c <_close_r+0x1c>)
 8007a84:	2300      	movs	r3, #0
 8007a86:	4604      	mov	r4, r0
 8007a88:	4608      	mov	r0, r1
 8007a8a:	602b      	str	r3, [r5, #0]
 8007a8c:	f7f9 f953 	bl	8000d36 <_close>
 8007a90:	1c43      	adds	r3, r0, #1
 8007a92:	d102      	bne.n	8007a9a <_close_r+0x1a>
 8007a94:	682b      	ldr	r3, [r5, #0]
 8007a96:	b103      	cbz	r3, 8007a9a <_close_r+0x1a>
 8007a98:	6023      	str	r3, [r4, #0]
 8007a9a:	bd38      	pop	{r3, r4, r5, pc}
 8007a9c:	20000210 	.word	0x20000210

08007aa0 <_fstat_r>:
 8007aa0:	b538      	push	{r3, r4, r5, lr}
 8007aa2:	4d07      	ldr	r5, [pc, #28]	; (8007ac0 <_fstat_r+0x20>)
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	4604      	mov	r4, r0
 8007aa8:	4608      	mov	r0, r1
 8007aaa:	4611      	mov	r1, r2
 8007aac:	602b      	str	r3, [r5, #0]
 8007aae:	f7f9 f94e 	bl	8000d4e <_fstat>
 8007ab2:	1c43      	adds	r3, r0, #1
 8007ab4:	d102      	bne.n	8007abc <_fstat_r+0x1c>
 8007ab6:	682b      	ldr	r3, [r5, #0]
 8007ab8:	b103      	cbz	r3, 8007abc <_fstat_r+0x1c>
 8007aba:	6023      	str	r3, [r4, #0]
 8007abc:	bd38      	pop	{r3, r4, r5, pc}
 8007abe:	bf00      	nop
 8007ac0:	20000210 	.word	0x20000210

08007ac4 <_isatty_r>:
 8007ac4:	b538      	push	{r3, r4, r5, lr}
 8007ac6:	4d06      	ldr	r5, [pc, #24]	; (8007ae0 <_isatty_r+0x1c>)
 8007ac8:	2300      	movs	r3, #0
 8007aca:	4604      	mov	r4, r0
 8007acc:	4608      	mov	r0, r1
 8007ace:	602b      	str	r3, [r5, #0]
 8007ad0:	f7f9 f94d 	bl	8000d6e <_isatty>
 8007ad4:	1c43      	adds	r3, r0, #1
 8007ad6:	d102      	bne.n	8007ade <_isatty_r+0x1a>
 8007ad8:	682b      	ldr	r3, [r5, #0]
 8007ada:	b103      	cbz	r3, 8007ade <_isatty_r+0x1a>
 8007adc:	6023      	str	r3, [r4, #0]
 8007ade:	bd38      	pop	{r3, r4, r5, pc}
 8007ae0:	20000210 	.word	0x20000210

08007ae4 <_lseek_r>:
 8007ae4:	b538      	push	{r3, r4, r5, lr}
 8007ae6:	4d07      	ldr	r5, [pc, #28]	; (8007b04 <_lseek_r+0x20>)
 8007ae8:	4604      	mov	r4, r0
 8007aea:	4608      	mov	r0, r1
 8007aec:	4611      	mov	r1, r2
 8007aee:	2200      	movs	r2, #0
 8007af0:	602a      	str	r2, [r5, #0]
 8007af2:	461a      	mov	r2, r3
 8007af4:	f7f9 f946 	bl	8000d84 <_lseek>
 8007af8:	1c43      	adds	r3, r0, #1
 8007afa:	d102      	bne.n	8007b02 <_lseek_r+0x1e>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	b103      	cbz	r3, 8007b02 <_lseek_r+0x1e>
 8007b00:	6023      	str	r3, [r4, #0]
 8007b02:	bd38      	pop	{r3, r4, r5, pc}
 8007b04:	20000210 	.word	0x20000210

08007b08 <_malloc_usable_size_r>:
 8007b08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b0c:	1f18      	subs	r0, r3, #4
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	bfbc      	itt	lt
 8007b12:	580b      	ldrlt	r3, [r1, r0]
 8007b14:	18c0      	addlt	r0, r0, r3
 8007b16:	4770      	bx	lr

08007b18 <_read_r>:
 8007b18:	b538      	push	{r3, r4, r5, lr}
 8007b1a:	4d07      	ldr	r5, [pc, #28]	; (8007b38 <_read_r+0x20>)
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	4608      	mov	r0, r1
 8007b20:	4611      	mov	r1, r2
 8007b22:	2200      	movs	r2, #0
 8007b24:	602a      	str	r2, [r5, #0]
 8007b26:	461a      	mov	r2, r3
 8007b28:	f7f9 f8cc 	bl	8000cc4 <_read>
 8007b2c:	1c43      	adds	r3, r0, #1
 8007b2e:	d102      	bne.n	8007b36 <_read_r+0x1e>
 8007b30:	682b      	ldr	r3, [r5, #0]
 8007b32:	b103      	cbz	r3, 8007b36 <_read_r+0x1e>
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	bd38      	pop	{r3, r4, r5, pc}
 8007b38:	20000210 	.word	0x20000210

08007b3c <_init>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	bf00      	nop
 8007b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b42:	bc08      	pop	{r3}
 8007b44:	469e      	mov	lr, r3
 8007b46:	4770      	bx	lr

08007b48 <_fini>:
 8007b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4a:	bf00      	nop
 8007b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b4e:	bc08      	pop	{r3}
 8007b50:	469e      	mov	lr, r3
 8007b52:	4770      	bx	lr
