{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Sdram_Control_4Port/Sdram_WR_FIFO.v Sdram_Control_4Port/Sdram_WR_FIFO.BAK.v " "Backing up file \"Sdram_Control_4Port/Sdram_WR_FIFO.v\" to \"Sdram_Control_4Port/Sdram_WR_FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1497145551601 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO Sdram_Control_4Port/Sdram_WR_FIFO.v " "Started upgrading IP component FIFO with file \"Sdram_Control_4Port/Sdram_WR_FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145551611 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Sdram_Control_4Port/Sdram_RD_FIFO.v Sdram_Control_4Port/Sdram_RD_FIFO.BAK.v " "Backing up file \"Sdram_Control_4Port/Sdram_RD_FIFO.v\" to \"Sdram_Control_4Port/Sdram_RD_FIFO.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1497145553291 ""}
{ "Info" "IIPMAN_IPRGEN_START" "FIFO Sdram_Control_4Port/Sdram_RD_FIFO.v " "Started upgrading IP component FIFO with file \"Sdram_Control_4Port/Sdram_RD_FIFO.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145553301 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Sdram_Control_4Port/Sdram_PLL.v Sdram_Control_4Port/Sdram_PLL.BAK.v " "Backing up file \"Sdram_Control_4Port/Sdram_PLL.v\" to \"Sdram_Control_4Port/Sdram_PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1497145554411 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_pll Sdram_Control_4Port/Sdram_PLL.v " "Started upgrading IP component altera_pll with file \"Sdram_Control_4Port/Sdram_PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145554411 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "v/MAC_3.v v/MAC_3.BAK.v " "Backing up file \"v/MAC_3.v\" to \"v/MAC_3.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1497145585439 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_mult_add v/MAC_3.v " "Started upgrading IP component altera_mult_add with file \"v/MAC_3.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145585439 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "v/PLL.v v/PLL.BAK.v " "Backing up file \"v/PLL.v\" to \"v/PLL.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1497145597620 ""}
{ "Info" "IIPMAN_IPRGEN_START" "ALTPLL v/PLL.v " "Started upgrading IP component ALTPLL with file \"v/PLL.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145597630 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "v/Line_Buffer.v v/Line_Buffer.BAK.v " "Backing up file \"v/Line_Buffer.v\" to \"v/Line_Buffer.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1497145599321 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Shift register (RAM-based) v/Line_Buffer.v " "Started upgrading IP component Shift register (RAM-based) with file \"v/Line_Buffer.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145599321 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO Sdram_Control_4Port/Sdram_WR_FIFO.v " "Completed upgrading IP component FIFO with file \"Sdram_Control_4Port/Sdram_WR_FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145601371 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "FIFO Sdram_Control_4Port/Sdram_RD_FIFO.v " "Completed upgrading IP component FIFO with file \"Sdram_Control_4Port/Sdram_RD_FIFO.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145601371 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_pll Sdram_Control_4Port/Sdram_PLL.v " "Completed upgrading IP component altera_pll with file \"Sdram_Control_4Port/Sdram_PLL.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145601371 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_mult_add v/MAC_3.v " "Completed upgrading IP component altera_mult_add with file \"v/MAC_3.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145601381 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "ALTPLL v/PLL.v " "Completed upgrading IP component ALTPLL with file \"v/PLL.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145601381 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Shift register (RAM-based) v/Line_Buffer.v " "Completed upgrading IP component Shift register (RAM-based) with file \"v/Line_Buffer.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1497145601381 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "h:/intelfpga/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script h:/intelfpga/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1497145601701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "793 " "Peak virtual memory: 793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497145601701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 09:46:41 2017 " "Processing ended: Sun Jun 11 09:46:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497145601701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497145601701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497145601701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1497145601701 ""}
