[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of MCP6424-E/SL production of MICROCHIP TECHNOLOGY from the text:\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 1\nMCP6421/2/4\nFeatures:\n• Low Quiescent Current: \n- 4.4 µA/amplifier (typical)\n• Low Input Offset Voltage: \n- ±1.0 mV (maximum)\n• Enhanced EMI Protection:\n- Electromagnetic Interference Rejection Ratio \n(EMIRR) at 1.8 GHz: 97 dB\n• Supply Voltage Range: 1.8V to 5.5V• Gain Bandwidth Product: 90 kHz (typical)\n• Rail-to-Rail Input/Output\n• Slew Rate: 0.05 V/µs (typical)• Unity Gain Stable\n• No Phase Reversal\n• Small Packages:\n- Singles in SC70-5, SOT-23-5\n- Dual in MSOP-8, SOIC-8- Quad in SOIC-14, TSSOP-14\n• Extended Temperature Range:\n- -40°C to +125°C\nApplications:\n• Portable Medical Instruments\n• Safety Monitoring• Battery-Powered Systems• Remote Sensing• Supply Current Sensing• Analog Active Filters\nDesign Aids:\n• SPICE Macro Models •F i l t e r L a b\n® Software\n• Microchip Advanced Part Selector (MAPS)• Analog Demonstration and Evaluation Boards• Application NotesDescription:\nThe Microchip Technology Inc. MCP6421/2/4 family of\noperational amplifiers operate with a single supply\nvoltage as low as 1.8V, while drawing low quiescentcurrent per amplifier (5.5 µA, maximum). This family\nalso has low-input offset voltage (±1.0 mV, maximum)\nand rail-to-rail input and output operation. In addition,the MCP6421/2/4 family is unity gain stable and has a\ngain bandwidth product of 90 kHz (typical). This\ncombination of features supports battery-powered andportable applications. The MCP6421/2/4 family has\nenhanced EMI protection to minimize any\nelectromagnetic interference from external sources.This feature makes it well suited for EMI sensitive\napplications such as power lines, radio stations, and\nmobile communications, etc. \nThe MCP6421/2/4 family is offered in single\n(MCP6421), dual (MCP6422) and quad (MCP6424)\npackages. All devices are designed using an advanced\nCMOS process and fully specified in extendedtemperature range from -40°C to +125°C.\nTypical Application\nPackage Types VDD\nR2+-VOUT\nMCP6421R1R3\n100k\nR5\n100k\n1k\x9f1k\x9fR-¨R\nR+¨RVaVbVDD\n+-\nVDD\n+-\nMCP6421MCP6421R+¨R\nR-¨RVDD\nStrain GaugeVOUTVaVb–\uf028\uf029100k\uf057\n1k\uf057----------------\uf0b4 =\n5\n41\n2\n3VDD\nVIN– VIN+VSSVOUTMCP6421\nSC70-5, SOT-23-5MCP6422\nMSOP, SOIC\nVINA+VINA–\nVSSVOUTB\nVINB–1\n2\n3\n48\n7\n6\n5VINB+VDD VOUTAMCP6424\nSOIC, TSSOP\nVINA+VINA–\nVDD1\n2\n3\n414\n13\n12\n11VOUTAVOUTD\nVIND–\nVIND+\nVSS\nVINB+5 10VINC+\nVINB–6 9\nVOUTB 7 8VOUTCVINC–4.4 µA/Amplifier, 90 kHz Op Amp\nMCP6421/2/4\nDS20005165B-page 2 \uf0e3 2013 Microchip Technology Inc.NOTES:\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 3MCP6421/2/4\n1.0 ELECTRICAL CHARACTERISTICS\n1.1 Absolute Maximum Ratings †\nVDD – VSS............................................................................................................................... ...................................6.5V\nCurrent at Analog Input Pins (V IN+, V IN-)................................................................................................................±2 mA\nAnalog Inputs (VIN+, VIN-)††.....................................................................................................VSS – 1.0V to VDD +1 . 0 V\nAll Other Inputs and Outputs .................................................................................................. ..VSS – 0.3V to VDD +0 . 3 V\nDifference Input Voltage ...................................................................................................... ...........................|V DD – V SS|\nOutput Short-Circuit Current .................................................................................................. ........................ Continuous\nCurrent at Input Pins .......................................................................................................... .....................................±2 mA\nCurrent at Output and Supply Pins ............................................................................................. .........................±30 mA\nStorage Temperature ............................................................................................................ ..................-65°C to +150°C\nMaximum Junction Temperature (TJ).................................................................................................................... +150°C\nESD Protection on All Pins (HBM; MM) \uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e \uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf0b3  4k V ;  4 0 0 V\nESD Protection on All Pins (HBM; MM) (Dual and Quad) \uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e \uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf0b3  4k V ;  3 0 0 V\n† Notice:  Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device.\nThis is a stress rating only and functional operation of the device at those or any other conditions above those indicated\nin the operational listings of this specification is not implied. Exposure to maximum rating conditions for extendedperiods may affect device reliability.\n†† See Section 4.1.2 “Input Voltage Limits” .\n1.2 Specifications\nTABLE 1-1: DC ELECTRICAL SPECIFICATIONS\nElectrical Characteristics : Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, \nVOUT=VDD/2, VL=VDD/2, RL = 100 k\uf057 to VL and CL = 30 pF (refer to Figure 1-1 ).\nParameters Sym. Min. Typ. Max. Units Conditions\nInput Offset\nInput Offset Voltage VOS -1.0 — 1.0 mV VDD= 3.0V; VCM=VDD/4\nInput Offset Drift with Temperature \uf044VOS/\uf044TA —± 3 . 0— µ V / ° C TA= -40°C to +125°C,\nVCM = VSS\nPower Supply Rejection Ratio PSRR 75 90 — dB VCM = VSS\nInput Bias Current and Impedance\nInput Bias Current I B —± 15 0 p A\n—2 0— p A TA = +85°C\n—8 0 0—p A TA = +125°C\nInput Offset Current IOS —± 1— p A\nCommon Mode Input Impedance ZCM —1 013||12 — \uf057||pF\nDifferential Input Impedance ZDIFF —1 013||12 — \uf057\uf07c|pF\nCommon Mode\nCommon Mode Input Voltage \nRangeVCMR VSS–0 . 3 — VDD+0 . 3 V\nCommon Mode Rejection Ratio CMRR 75 90 — dB VDD = 5.5V\nVCM = -0.3V to 5.8V\n70 85 — dB VDD = 1.8V\nVCM = -0.3V to 2.1V\nMCP6421/2/4\nDS20005165B-page 4 \uf0e3 2013 Microchip Technology Inc.Open-Loop Gain\nDC Open-Loop Gain\n(Large Signal)AOL 95 115 — dB 0.3 < VOUT < (VDD–0.3V)\nVCM= VSS\nVDD = 5.5V\nOutputHigh-Level Output Voltage V\nOH VDD–4 V DD–1 — m V V DD = 1.8V\nVDD–5 VDD–1 — m V VDD = 5.5V\nLow-Level Output Voltage VOL —VSS+1 VSS+4 m V VDD = 1.8V\n—V SS+1 V SS+5 m V V DD = 5.5V\nOutput Short-Circuit Current ISC —± 6— m A VDD = 1.8V\n—± 2 2— m A VDD = 5.5V\nPower Supply\nSupply Voltage VDD 1.8 — 5.5 V\nQuiescent Current per Amplifier IQ 34 . 4 5 . 5 µ A IO = 0, VCM = VDD/4TABLE 1-1: DC ELECTRICAL SPECIFICATIONS (CONTINUED)\nElectrical Characteristics : Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, \nVOUT=VDD/2, V L=VDD/2, R L = 100 k\uf057 to V L and C L = 30 pF (refer to Figure 1-1 ).\nParameters Sym. Min. Typ. Max. Units Conditions\nTABLE 1-2: AC ELECTRI CAL SPECIFICATIONS \nElectrical Characteristics : Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, \nVOUT=VDD/2, VL=VDD/2, RL = 100 k\uf057 to VL and CL = 30 pF (refer to Figure 1-1 ).\nParameters Sym. Min. Typ. Max. Units Conditions\nAC Response\nGain Bandwidth Product GBWP — 90 — kHz\nPhase Margin PM — 55 — ° G = +1 V/VSlew Rate SR — 0.05 — V/µs\nNoise\nInput Noise Voltage E\nni —1 5—µ VP-P f = 0.1 Hz to 10 Hz\nInput Noise Voltage Density eni —9 5— n V / \uf0d6Hz f = 1 kHz\n—9 0— n V / \uf0d6Hz f = 10 kHz\nInput Noise Current Density ini —0 . 6—f A / \uf0d6Hz f = 1 kHz\nElectromagnetic Interference \nRejection RatioEMIRR — 77 — dB V IN = 100 mV PK, \n400 MHz\n—9 2— VIN = 100 mVPK,\n900 MHz\n—9 7— VIN = 100 mVPK,\n1800 MHz\n—9 9— V IN = 100 mV PK,\n2400 MHz\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 5MCP6421/2/4\n1.3 Test Circuits\nThe circuit used for most DC and AC tests is shown in\nFigure 1-1 . This circuit can independently set VCM and\nVOUT (see Equation 1-1 ) .  N o t e  t h a t  VCM is not the\ncircuit’s Common mode voltage ((VP+VM)/2), and that\nVOST includes VOS plus the effects (on the input offset\nerror, VOST) of the temperature, CMRR, PSRR and\nAOL.\nEQUATION 1-1: \nFIGURE 1-1: AC and DC Test Circuit for \nMost Specifications.TABLE 1-3: TEMPERATURE SPECIFICATIONS\nElectrical Characteristics:  Unless otherwise indicated, VDD = +1.8V to +5.5V and VSS = GND.\nParameters Sym. Min. Typ. Max. Units Conditions\nTemperature Ranges\nOperating Temperature Range TA -40 — +125 °C Note 1\nStorage Temperature Range TA -65 — +150 °C\nThermal Package ResistancesThermal Resistance, 5L-SC70 \uf071\nJA — 331 — °C/W\nThermal Resistance, 5L-SOT-23 \uf071JA — 221 — °C/W\nThermal Resistance, 8L-MSOP \uf071JA —2 1 1— ° C / W\nThermal Resistance, 8L-SOIC \uf071JA — 150 — °C/W\nThermal Resistance, 14L-SOIC \uf071JA —9 5— ° C / W\nThermal Resistance, 14L-TSSOP \uf071JA — 100 — °C/W\nNote 1: The internal junction temperature (T J) must not exceed the absolute maximum specification of +150°C.\nGDMRFRG\uf0a4 =\nVCMVPVDD2\uf0a4 +\uf028\uf029 2\uf0a4 =\nVOUTVDD2\uf0a4\uf028\uf029 VPVM–\uf028\uf029 VOST1GDM+\uf028\uf029 ++ =\nWhere:\nGDM= Differential Mode Gain (V/V)\nVCM= Op Amp’s Common Mode\nInput Voltage(V)\nVOST = Op Amp’s Total Input Offset Voltage (mV)VOSTVIN–VIN+– =VDD\nRG RFVOUT VMCB2\nCL RL\nVLCB1\n100 k\uf057 100 k\uf057RG RF\nVDD/2 VP100 k\uf057 100 k\uf057\n30 pF 100 k\uf0571µ F 100 nF\nVIN–VIN+\nCF6.8 pFCF6.8 pF\nMCP6421\nMCP6421/2/4\nDS20005165B-page 6 \uf0e3 2013 Microchip Technology Inc.NOTES:\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 7MCP6421/2/4\n2.0 TYPICAL PERFORMANCE CURVES\nNote:  Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, VOUT=VDD/2,\nVL=VDD/2, R L = 100 k\uf057 to V L and C L = 30 pF.\nFIGURE 2-1: Input Offset Voltage.\nFIGURE 2-2: Input Offset Voltage Drift.\nFIGURE 2-3: Input Offset Voltage vs. \nCommon Mode Input Voltage.FIGURE 2-4: Input Offset Voltage vs. \nCommon Mode Input Voltage.\nFIGURE 2-5: Input Offset Voltage vs. \nOutput Voltage.\nFIGURE 2-6: Input Offset Voltage vs. \nPower Supply Voltage.Note: The graphs and tables provided following this note are a statistical summary based on a limited number of\nsamples and are provided for informational purposes only. The performance characteristics listed hereinare not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified\noperating range (e.g., outside specified power supply range) and therefore outside the warranted range.\n12%16%20%24%28%32%36%40%44%48%entage of Occurences1253Samples\nVDD= 3.0V\nVCM= VDD/4\n0%4%8%\n-1000\n-800-600-400\n-200\n0\n200400600800\n1000Perc\ne\nInput Offset Voltage (μV)\n0%2%4%6%8%10%\n-12 -10 -8 -6 -4 -2 0 2 4 6 8 10 12Percentage of Occurances \nInput Offset Voltage Drift (μV/°C)346 Samples\nVDD= 3.0V\nVCM = VDD/4\nTA= -40°C to +125°C\n-400-20002004006008001000t Offset Voltage (μV)TA= +125°C\nTA= +85°C\nTA= +25°C\nTA= -40°C\n-1000-800-600\n-0.3 0.0 0.3 0.6 0.9 1.2 1.5 1.8 2.1Inpu t\nCommon Mode Input Voltage (V)VDD= 1.8V\nRepresentative Part-400-20002004006008001000t Offset Voltage (μV)TA= +125°C\nTA= +85°C\nTA= +25°C\nTA= -40°C\nV=55 V\n-1000-800-600\n-0.50.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0Inpu t\nCommon Mode Input Voltage (V)VDD=5.5V\nRepresentative Part\n-400-20002004006008001000t Offset Voltage (μV)VDD= 1.8VRepresentative Part\nVDD= 5.5V\n-1000-800-600\n00 . 511 . 522 . 533 . 544 . 555 . 5Inpu t\nOutput Voltage (V)\n-20002004006008001000Offset Voltage (μV)TA= +125°CRepresentative Part\n-1000-800-600-400\n00 . 511 . 522 . 533 . 544 . 555 . 566 . 5Input O\nPower Supply Voltage (V)TA 125 C\nTA= +85°C\nTA= +25°C\nTA= -40°C\nMCP6421/2/4\nDS20005165B-page 8 \uf0e3 2013 Microchip Technology Inc.Note:  Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, VOUT=VDD/2,\nVL=VDD/2, R L = 100 k\uf057 to V L and C L = 30 pF.\nFIGURE 2-7: Input Noise Voltage Density \nvs. Common Mode Input Voltage.\n \nFIGURE 2-8: Input Noise Voltage Density \nvs. Frequency.\nFIGURE 2-9: CMRR, PSRR vs. \nFrequency.FIGURE 2-10: CMRR, PSRR vs. Ambient \nTemperature.\nFIGURE 2-11: Input Bias, Offset Current \nvs. Ambient Temperature.\nFIGURE 2-12: Input Bias Current vs. \nCommon Mode Input Voltage.30405060708090oise Voltage Density \n(nV/¥Hz)\n0102030\n-0.5 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6Input N o\nCommon Mode Input Voltage (V)f = 10 kHz\nVDD= 5.5 V\n1001,00010,000oise Voltage Density \n(nV/¥Hz)\n10100\n1.E-1 1.E+0 1.E+1 1.E+2 1.E+3 1.E+4 1.E+5Input N o\nFrequency (Hz)0.1         1          10        100        1k 10k     100k \n5060708090100RR, PSRR (dB)CMRR\nPSRR+PSRR-Representative Part\n203040\n10 100 1000 10000 100000CMR\nFrequency (Hz)10              100               1k               10k            100k8090100110120130140MRR, PSRR (dB)PSRR\n50607080\n-50 -25 0 25 50 75 100 125CM\nAmbient Temperature (°C)CMRR @ VDD= 5.5V\n@ VDD= 1.8V\n1101001000as and Offset Currents \n(A)Input Bias CurrentVDD= 5.5V\n1p1n\n100p\n10p\n0.010.1\n25\n35\n45\n55\n65\n75\n85\n95\n105\n115\n125Input Bi\nAmbient Temperature (°C)Input Offset Current 0.1p\n0.01p\n3004005006007008009001000 Bias Current (pA)TA= +125°C\nTA= +85°C\n-1000100200\n00 . 511 . 522 . 533 . 544 . 555 . 5Input B\nCommon Mode Input Voltage (V)VDD= 5.5 VTA= +25°C\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 9MCP6421/2/4\nNote:  Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, VOUT=VDD/2,\nVL=VDD/2, R L = 100 k\uf057 to V L and C L = 30 pF.\nFIGURE 2-13: Quiescent Current vs. \nAmbient Temperature.\nFIGURE 2-14: Quiescent Current vs. \nPower Supply Voltage.\nFIGURE 2-15: Quiescent Current vs. \nCommon Mode Input Voltage.FIGURE 2-16: Quiescent Current vs. \nCommon Mode Input Voltage.\nFIGURE 2-17: Open-Loop Gain, Phase vs. \nFrequency.\nFIGURE 2-18: DC Open-Loop Gain vs. \nAmbient Temperature.23456uiescent Current \n(μA/Amplifier)VDD= 5.5V\nVDD= 1.8V\n01\n-50 -25 0 25 50 75 100 125Q\nAmbient Temperature (°C)\n23456Quiescent Current \n(μA/Amplifier)TA= +125°C\nTA= +85°C\nT 25°C\n01\n00 . 511 . 522 . 533 . 544 . 555 . 56Q\nPower Supply Voltage (V)TA= +25°C\nTA= -40°C\n23456uiescent Current \nμA/Amplifier)\n012\n-0.5 -0.2 0.1 0.4 0.7 1.0 1.3 1.6 1.9 2.2 2.5Ou\n(\nCommon Mode Input Voltage (V)VDD= 1.8V\nG = +1 V/V23456uiescent Current \n(μA/Amplifier)\n012\n-0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5Ou\nCommon Mode Input Voltage (V)VDD= 5.5V\nG = +1 V/V\n-120-90-60-300\n406080100120\nn-Loop Phase (°)n-Loop Gain (dB)Open-Loop Gain\nOpen-Loop Phase\n-210-180-150\n-20020\n1.0E-02 1.0E-01 1.0E+00 1.0E+01 1.0E+02 1.0E+03 1.0E+04 1.0E+05\nOpenOpen\nFrequency (Hz)0.01   0.1      1      10     100   1k     10k    100k\n100110120130140Open-Loop Gain (dB)VDD= 5.5V\nVDD= 1.8V \n8090\n-50 -25 0 25 50 75 100 125DC\nAmbient Temperature (°C)\nMCP6421/2/4\nDS20005165B-page 10 \uf0e3 2013 Microchip Technology Inc.Note:  Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, VOUT=VDD/2,\nVL=VDD/2, R L = 100 k\uf057 to V L and C L = 30 pF.\nFIGURE 2-19: DC Open-Loop Gain vs. \nOutput Voltage Headroom.\nFIGURE 2-20: Gain Bandwidth Product, \nPhase Margin vs. Ambient Temperature.\nFIGURE 2-21: Gain Bandwidth Product, \nPhase Margin vs. Ambient Temperature.FIGURE 2-22: Output Short Circuit Current \nvs. Power Supply Voltage.\nFIGURE 2-23: Output Voltage Swing vs. \nFrequency.\n \nFIGURE 2-24: Output Voltage Headroom \nvs. Output Current.90100110120130140150-Open Loop Gain (dB)VDD= 5.5V\nVDD= 1.8V\n7080\n0.00 0.05 0.10 0.15 0.20 0.25 0.30DC-\nOutput Voltage Headroom (V)\nVDD-VOHor VOL-VSS\n6080100120140160180\n60.070.080.090.0100.0Bandwidth Product\n(MHz)Gain Bandwidth Product\nhase Margin (°)\n0204060\n30.040.050.0\n-50 -25 0 25 50 75 100 125Gain B\nAmbient Temperature (°C)VDD= 12VVDD= 12VVDD= 12VVDD= 12VVDD= 12VVDD= 12VVDD= 12VPhase MarginVDD= 5.5V\nPh\n6080100120140160180\n60.070.080.090.0100.0Bandwidth Product\n(MHz)Gain Bandwidth Product\nase Margin (°)\n0204060\n30.040.050.0\n-50 -25 0 25 50 75 100 125Gain B\nAmbient Temperature (°C)Phase Margin\nVDD= 1.8V\nPh20-10010203040t Short Circuit Current \n(mA)Isc+@ TA= +125°C\nTA= +85°C\nTA= +25°C\nTA= -40°C\nIsc-@ TA= +125°C\nT 85°C\n-40-30-20\n0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5Outpu\nPower Supply Voltage (V)TA= +85°C\nTA= +25°C\nTA= -40°C\n110t Voltage Swing (VP-P)\nVDD= 1.8VVDD= 5.5V\n0.1\n1000 10000 100000Outpu t\nFrequency (Hz)1k        10k      100k\n101001000 Voltage Headroom (mV)VDD-VOH\nVOL-VSSVDD= 1.8V\n0.11\n0.001 0.01 0.1 1 10 100Output V\nOutput Current (mA)\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 11MCP6421/2/4\nNote:  Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, VOUT=VDD/2,\nVL=VDD/2, R L = 100 k\uf057 to V L and C L = 30 pF.\n \nFIGURE 2-25: Output Voltage Headroom \nvs. Output Current.\nFIGURE 2-26: Output Voltage Headroom \nvs. Ambient Temperature.\nFIGURE 2-27: Output Voltage Headroom \nvs. Ambient Temperature.FIGURE 2-28: Slew Rate vs. Ambient \nTemperature.\nFIGURE 2-29: Small Signal Non-Inverting \nPulse Response.\nFIGURE 2-30: Small Signal Inverting Pulse \nResponse.101001000 Voltage Headroom (mV)VDD-VOH\nVOL-VSSVDD= 5.5V\n0.11\n0.01 0.1 1 10 100Output V\nOutput Current (mA)\n0.30.40.50.60.70.80.9Voltage Headroom (mV)VDD-VOH\nVOL-VSS\n00.10.2\n-50 -25 0 25 50 75 100 125Output V\nAmbient Temperature (°C)VDD= 1.8V\n0.40.60.811.2Voltage Headroom (mV)VDD-VOHVOL-VSS\n00.2\n-50 -25 0 25 50 75 100 125Output V\nAmbient Temperature (°C)VDD= 5.5V0.030.040.050.060.070.080.09Slew Rate (V/μs)Falling Edge, VDD= 5.5V\nRising Edge, VDD= 5.5V\nFalling Edge, VDD= 1.8V\nRi i Ed V 18 V\n0.000.010.02\n-50 -25 0 25 50 75 100 125S\nAmbient Temperature (°C)RisingEdge,VDD=1.8Vt Voltage (20 mV/div)V=55 VOutpu t\nTime (25 μs/div)VDD=5.5V\nG = +1 V/Vt Voltage (20 mV/div)VDD= 5.5 V\nG = -1 V/VOutpu\nTime (25 μs/div)\nMCP6421/2/4\nDS20005165B-page 12 \uf0e3 2013 Microchip Technology Inc.FIGURE 2-31: Large Signal Non-Inverting \nPulse Response.\nFIGURE 2-32: Large Signal Inverting Pulse \nResponse.\nFIGURE 2-33: The MCP6421/2/4 Device \nShows No Phase Reversal.FIGURE 2-34: Closed Loop Output \nImpedance vs. Frequency.\nFIGURE 2-35: Measured Input Current vs. \nInput Voltage (below VSS).\nFIGURE 2-36: EMIRR vs. Frequency.23456utput Voltage (V)\nV=55V\n012Ou\nTime (0.1 ms/div)VDD=5.5V\nG = +1 V/V\n23456Output Voltage (V)VDD= 5.5 V\nG = -1 V/V\n012O\nTime (0.1 ms/div)\n23456Output Voltages (V)VOUT\nVIN\n-101Input,\nTime (1 ms/div)VDD= 5.5V\nG = +2V/V100100010000sed Loop Output \nmpedance  ( :)\nGN:\n101 V/V\n11 V/V\n110\n1.0E+00 1.0E+01 1.0E+02 1.0E+03 1.0E+04 1.0E+05Clos\nIm\nFrequency (Hz)11 V/V\n1 V/V\n1            10          100        1k      10k       100k-IIN(A)100μ\n10μ\n1μ\n100n\n-1.0 -0.9 -0.8 -0.7 -0.6 -0.5 -0.4 -0.3 -0.2 -0.1 0.0\nVIN(V)10n\n1nTA= +125°C\nTA= +85°C\nTA= +25°C\nTA= -40°C\n0 10 20 30 40 50 60 70 80 90 100 110 120 EMIRR (dB) \nFrequency (Hz)   100k         1M          10M          100M          1G         10G VIN = 100 mVPK \nVDD = 5.5V \n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 13MCP6421/2/4\nNote:  Unless otherwise indicated, TA= +25°C, VDD = +1.8V to +5.5V, VSS= GND, VCM = VDD/2, VOUT=VDD/2,\nVL=VDD/2, R L = 100 k\uf057 to V L and C L = 30 pF.\nFIGURE 2-37: EMIRR vs. RF Input Peak-\nto-Peak Voltage.\nFIGURE 2-38: Channel-to-Channel \nSeparation vs. Frequency. 020406080100120\n0.01 0.1 1EMIRR (dB)  \nRF Input Peak Voltage Voltage (VPK)EMIRR @ 2400 MHz\nEMIRR @ 1800 MHzEMIRR @ 900 MHz\nEMIRR @ 400 MHz\n708090100110120130140\n100.00 1000.00 10000.00 100000.00 1000000.00Channel-to-Channel \nSeparation (dB)\nFrequency (Hz)100             1k             10k           100k           1MInput Referred\nMCP6421/2/4\nDS20005165B-page 14 \uf0e3 2013 Microchip Technology Inc.NOTES:\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 15MCP6421/2/4\n3.0 PIN DESCRIPTIONS\nDescriptions of the pins are listed in Table 3-1 .\n3.1 Analog Outputs\nThe output pin is a low-impedance voltage source. \n3.2 Analog Inputs\nThe non-inverting and inverting inputs are high-\nimpedance CMOS inputs with low bias currents.\n3.3 Power Supply Pins (VSS, VDD)\nThe positive power supply (VDD) is 1.8V to 5.5V higher\nthan the negative power supply (VSS). For normal\noperation, the other pins are at voltages between V SS\nand VDD. \nTypically, these parts are used in a single (positive)\nsupply configuration. In this case, VSS is connected to\nground and V DD is connected to the supply. V DD will\nneed bypass capacitors.TABLE 3-1: PIN FUNCTION TABLE\nMCP6421 MCP6422 MCP6424\nSymbol Description SC70-5, \nSOT-23-5MSOP, \nSOICSOIC, \nTSSOP\n11 1 VOUT, VOUTA Analog Output (op amp A)\n42 2 V IN–, V INA– Inverting Input (op amp A)\n33 3 VIN+, VINA+ Non-inverting Input (op amp A)\n58 4 VDD Positive Power Supply\n—55V INB+ Non-inverting Input (op amp B)\n—66 VINB– Inverting Input (op amp B)\n—77 V OUTB Analog Output (op amp B)\n——8VOUTC Analog Output (op amp C)\n——9 VINC– Inverting Input (op amp C)\n—— 1 0VINC+ Non-inverting Input (op amp C)\n24 1 1VSS Negative Power Supply\n—— 1 2VIND+ Non-inverting Input (op amp D)\n—— 1 3VIND– Inverting Input (op amp D)\n—— 1 4 VOUTD Analog Output (op amp D)\nMCP6421/2/4\nDS20005165B-page 16 \uf0e3 2013 Microchip Technology Inc.NOTES:\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 17MCP6421/2/4\n4.0 APPLICATION INFORMATION\nThe MCP6421/2/4 op amps are manufactured using\nMicrochip’s state-of-the-art CMOS process. This op\namp is unity gain stable and suitable for a wide rangeof general purpose applications.\n4.1 Rail-to-Rail Input\n4.1.1 PHASE REVERSAL\nThe MCP6421/2/4 op amps are designed to preventphase reversal, when the input pins exceed the supply\nvoltages. Figure 2-33  shows the input voltage\nexceeding the supply voltage with no phase reversal.\n4.1.2 INPUT VOLTAGE LIMITS\nIn order to prevent damage and/or improper operationof the amplifier, the circuit must limit the voltages at the\ninput pins (see Section 1.1, Absolute Maximum\nRatings † ). \nThe Electrostatic Discharge (ESD) protection on the\ninputs can be depicted as shown in Figure 4-1 . This\nstructure was chosen to protect the input transistors\nagainst many, but not all, over-voltage conditions, andto minimize the input bias current (I\nB).\nFIGURE 4-1: Simplified Analog Input ESD \nStructures.\nThe input ESD diodes clamp the inputs when they try\nto go more than one diode drop below VSS. They also\nclamp any voltages that go well above VDD; their\nbreakdown voltage is high enough to allow normal\noperation, but not low enough to protect against slow\nover-voltage (beyond VDD) events. Very fast ESD\nevents that meet the spec are limited so that damage\ndoes not occur.In some applications, it may be necessary to prevent\nexcessive voltages from reaching the op amp inputs;\nFigure 4-2  shows one approach to protecting these\ninputs.\nFIGURE 4-2: Protecting the Analog \nInputs.\nA significant amount of current can flow out of the\ninputs when the Common mode voltage (VCM) is below\nground (VSS); see Figure 2-35 .\n4.1.3 INPUT CURRENT LIMITS\nIn order to prevent damage and/or improper operation\nof the amplifier, the circuit must limit the currents into\nthe input pins (see Section 1.1, Absolute Maximum\nRatings † ). \nFigure 4-3  shows one approach to protecting these\ninputs. The resistors R1 and R2 limit the possible\ncurrents in or out of the input pins (and the ESD diodes,\nD1 and D2). The diode currents will go through either\nVDD or VSS.\nFIGURE 4-3: Protecting the Analog \nInputs.Bond\nPad\nBond\nPad\nBond\nPadVDD\nVIN+\nVSSInput\nStageBond\nPadVIN–V1VDD\nD1\nV2D2\nMCP642XVOUT\nV1\nR1VDD\nD1\n  min(R1,R2)>VSS–m i n ( V1, V2)\n2m AV2\nR2D2\nMCP642XVOUT\n  min(R1,R2)>max(V 1,V2)–V DD\n2m A\nMCP6421/2/4\nDS20005165B-page 18 \uf0e3 2013 Microchip Technology Inc.4.1.4 NORMAL OPERATION\nThe input stage of the MCP6421/2/4 op amps uses two\ndifferential input stages in parallel. One operates at alow Common mode input voltage (V\nCM), while the other\noperates at a high VCM. With this topology, the device\noperates with a VCM up to 300 mV above VDD and\n300 mV below V SS. The input offset voltage is\nmeasured at VCM=VSS– 0.3V and VDD+ 0.3V, to\nensure proper operation. \nThe transition between the input stages occurs when\nVCM is near V DD–0 . 6 V  ( s e e  Figures 2-3  and 2-4). For\nthe best distortion performance and gain linearity, with\nnon-inverting gains, avoid this region of operation.\n4.2 Rail-to-Rail Output\nThe output voltage range of the MCP6421/2/4 op ampsis 0.001V (typical) and 5.499V (typical) when\nR\nL=1 0 0k\uf057 is connected to VDD/2 and VDD=5 . 5 V .\nRefer to Figures 2-24  and 2-26 for more information.\n4.3 Capacitive Loads\nDriving large capacitive loads can cause stability\nproblems for voltage feedback op amps. As the load\ncapacitance increases, the feedback loop’s phase\nmargin decreases, and the closed-loop bandwidth isreduced. This produces gain peaking in the frequency\nresponse, with overshoot and ringing in the step\nresponse. While a unity-gain buffer (G = +1 V/V) is themost sensitive to the capacitive loads, all gains show\nthe same general behavior.\nWhen driving large capacitive loads with the\nMCP6421/2/4 op amps (e.g., > 60 pF whenG = +1 V/V), a small series resistor at the output (R\nISO\nin Figure 4-5 ) improves the feedback loop’s phase mar-\ngin (stability) by making the output load resistive athigher frequencies. The bandwidth will be generally\nlower than the bandwidth with no capacitance load.\nFIGURE 4-4: Output Resistor, RISO \nStabilizes Large Capacitive Loads.\nFigure 4-5  gives the recommended RISO values for the\ndifferent capacitive loads and gains. The x-axis is the\nnormalized load capacitance (CL/GN), where GN is the\ncircuit's noise gain. For non-inverting gains, GN and the\nSignal Gain are equal. For inverting gains, G N is\n1+|Signal Gain| (e.g., -1 V/V gives GN = +2 V/V). \nFIGURE 4-5: Recommended RISO Values \nfor Capacitive Loads.\nAfter selecting R ISO for your circuit, double-check the\nresulting frequency response peaking and step\nresponse overshoot. Modify RISO’s value until the\nresponse is reasonable. Bench evaluation and\nsimulations with the MCP6421/2/4 SPICE macro\nmodel are very helpful.\n4.4 Supply Bypass\nThe MCP6421/2/4 op amps’ power supply pin (VDD for\nsingle-supply) should have a local bypass capacitor\n(i.e., 0.01 µF to 0.1 µF) within 2 mm for good high\nfrequency performance. It can use a bulk capacitor(i.e., 1 µF or larger) within 100 mm to provide large,\nslow currents. This bulk capacitor can be shared with\nother analog parts.\n4.5 Unused Op Amps\nAn unused op amp in a quad package (MCP6424)should be configured as shown in Figure 4-6 . These\ncircuits prevent the output from toggling and causing\ncrosstalk. Circuit A sets the op amp at its minimumnoise gain. The resistor divider produces any desired\nreference voltage within the output voltage range of the\nop amp, and the op amp buffers that reference voltage.\nCircuit B uses the minimum number of components\nand operates as a comparator, but it may draw more\ncurrent.\nFIGURE 4-6: Unused Op Amps.VINRISO\nVOUT\nCL–\n+MCP642X100100010000100000ommended R ISO(Ω)\nGN:\n1 V/V2 V/V\n≥5 V/VVDD= 5.5 V \nRL= 100 kȍ\n110\n1.E-11 1.E-10 1.E-09 1.E-08 1.E-07Reco\nNormalized Load Capacitance; CL/GN(F)10p             100p            1n               10n             0.1μ   \nVDDVDD\nR1\nR2VDD\nVREF\nVREFVDDR2\nR1R2+--------------------\uf0b4 =¼ MCP6424 (A) ¼ MCP6424 (B)\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 19MCP6421/2/4\n4.6 PCB Surface Leakage\nIn applications where low input bias current is critical,\nPrinted Circuit Board (PCB) surface leakage effectsneed to be considered. Surface leakage is caused by\nhumidity, dust or other contamination on the board.\nUnder low humidity conditions, a typical resistancebetween nearby traces is 10\n12\uf057. A 5V difference would\ncause 5 pA of current to flow, which is greater than the\nMCP6421/2/4 family’s bias current at +25°C (±1 pA,typical).\nThe easiest way to reduce surface leakage is to use a\nguard ring around sensitive pins (or traces). The guard\nring is biased at the same voltage as the sensitive pin.An example of this type of layout is shown in\nFigure 4-7 .\nFIGURE 4-7: Example Guard Ring Layout \nfor Inverting Gain.\n1. Non-inverting Gain and Unity-Gain Buffer:\na) Connect the non-inverting pin (VIN+) to the\ninput with a wire that does not touch the\nPCB surface.\nb) Connect the guard ring to the inverting input\npin (VIN–). This biases the guard ring to the\nCommon mode input voltage.\n2. Inverting Gain and Transimpedance Gain\nAmplifiers (convert current to voltage, such asphoto detectors):\na) Connect the guard ring to the non-inverting\ninput pin (V\nIN+). This biases the guard ring\nto the same reference voltage as the op\namp (e.g., VDD/2 or ground).\nb) Connect the inverting pin (VIN–) to the input\nwith a wire that does not touch the PCBsurface.4.7 Electromagnetic Interference \nRejection Ratio (EMIRR) \nDefinitions\nThe electromagnetic interference (EMI) is the distur-\nbance that affects an electrical circuit due to either elec-\ntromagnetic induction or electromagnetic radiation\nemitted from an external source.\nThe parameter which describes the EMI robustness of\nan op amp is the Electromagnetic Interference\nRejection Ratio (EMIRR). It quantitatively describes the\neffect that an RF interfering signal has on op ampperformance. Internal passive filters make EMIRR\nbetter compared with older parts. This means that, with\ngood PCB layout techniques, your EMC performanceshould be better.\nEMIRR is defined as:\nEQUATION 4-1:\n4.8 Application Circuits\n4.8.1 CARBON MONOXIDE GAS SENSOR\nA carbon monoxide (CO) gas detector is a device\nwhich detects the presence of carbon monoxide gaslevel. Usually this is battery powered and transmits\naudible and visible warnings.\nThe sensor responds to CO gas by reducing its\nresistance proportionaly to the amount of CO present inthe air exposed to the internal element. On the sensor\nmodule, this variable is part of a voltage divider formed\nby the internal element and potentiometer R\n1. The\noutput of this voltage divider is fed into the non-\ninverting inputs of the MCP6421 op amp. The device is\nconfigured as a buffer with unity gain and is used toprovide a non-loaded test point for sensor sensitivity.\nBecause this sensor can be corrupted by parasitic elec-\ntromagnetic signals, the MCP6421 op amp can be\nused for conditioning this sensor.Guard Ring VIN–VIN+ VSS\nEMIRR dB\uf028\uf029 20VRF\n\uf044VOS-------------\uf0e8\uf0f8\uf0e6\uf0f6log\uf0b7 =\nWhere:\nVRF= Peak Amplitude of \nRF Interfering Signal (V PK)\n\uf044VOS= Input Offset Voltage Shift (V)\nMCP6421/2/4\nDS20005165B-page 20 \uf0e3 2013 Microchip Technology Inc.In Figure 4-8 , the variable resistor is used to calibrate\nthe sensor in different environments.\n .\nFIGURE 4-8: CO Gas Sensor Circuit.\n4.8.2 PRESSURE SENSOR AMPLIFIER\nThe MCP6421/2/4 op amps are well suited for condi-\ntioning sensor signals in battery-powered applications.Many sensors are configured as Wheatstone bridges.\nStrain gauges and pressure sensors are two common\nexamples. \nFigure 4-9  shows a strain gauge amplifier, using the\nMCP6421/2/4 Enhanced EMI protection device. The\ndifference amplifier with EMI robustness op amp is\nused to amplify the signal from the Wheatstone bridge.The two op amps, configured as buffers and connected\nat outputs of pressure sensors, prevents resistive\nloading of the bridge by resistor R1 and R2. ResistorsR\n1,R2 and R3,R5 need to be chosen with very low\ntolerance to match the CMRR.\nFIGURE 4-9: Pressure Sensor Amplifier.4.8.3 BATTERY CURRENT SENSING\nThe MCP6421/2/4 op amps’ Common Mode Input\nRange, which goes 0.3V beyond both supply rails,supports their use in high-side and low-side battery\ncurrent sensing applications. The low quiescent current\nhelps prolong battery life, and the rail-to-rail output sup-ports detection of low currents.\nFigure 4-10  shows a high side battery current sensor\ncircuit. The 10 \uf057 resistor is sized to minimize power\nlosses. The battery current (I\nDD) through the 10 \uf057\nresistor causes its top terminal to be more negative\nthan the bottom terminal. This keeps the Common\nmode input voltage of the op amp below VDD, which is\nwithin its allowed range. The output of the op amp will\nalso be below VDD, within its Maximum Output Voltage\nSwing specification.\nFIGURE 4-10: Battery Current Sensing.VDD\n+-VOUT\nMCP6421\nR1VREFVDD\nVDD\nR2+-VOUT\nMCP6421R1R3\n100k\nR5\n100k\n1k\x9f1k\x9fR-¨R\nR+¨RVaVbVDD\n+-\nVDD\n+-\nMCP6421MCP6421R+¨R\nR-¨RVDD\nStrain GaugeVOUTVaVb–\uf028\uf029100k\uf057\n1k\uf057----------------\uf0b4 =VDD\nIDD\n100 k\uf057\n1M\uf0571.8VVOUT\nHigh-Side Battery Current Sensor10\uf057\nto\n5.5V\nIDDVDDVOUT–\n10 V/V\uf028\uf029 10\uf057\uf028\uf029\uf0d7----------------------------------------- - =MCP6421VDD\nVSS\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 21MCP6421/2/4\n5.0 DESIGN AIDS\nMicrochip provides the basic design tools needed for\nthe MCP6421/2/4 op amps.\n5.1 SPICE Macro Model\nThe latest SPICE macro model for the MCP6421/2/4\nop amp is available on the Microchip web site atwww.microchip.com . The model was written and tested\nin the official OrCAD (Cadence\n®) owned PSpice®. For\nthe other simulators, translation may be required.\nThe model covers a wide aspect of the op amp's\nelectrical specifications. Not only does the model cover\nvoltage, current and resistance of the op amp, but it\nalso covers the temperature and the noise effects onthe behavior of the op amp. The model has not been\nverified outside of the specification range listed in the\nop amp data sheet. The model behaviors under theseconditions cannot ensure it will match the actual op\namp performance. \nMoreover, the model is intended to be an initial design\ntool. Bench testing is a very important part of anydesign and cannot be replaced with simulations. Also,\nsimulation results using this macro model need to be\nvalidated by comparing them to the data sheetspecifications and characteristic curves.\n5.2 FilterLab® Software\nMicrochip’s FilterLab software is an innovative software\ntool that simplifies analog active filter design using op\namps. Available at no cost from the Microchip web siteat www.microchip.com/filterlab , the FilterLab design\ntool provides full schematic diagrams of the filter circuit\nwith component values. It also outputs the filter circuitin SPICE format, which can be used with the macro\nmodel to simulate the actual filter performance.\n5.3 Microchip Advanced Part Selector \n(MAPS)\nMAPS is a software tool that helps semiconductor\nprofessionals efficiently identify the Microchip devices\nthat fit a particular design requirement. Available at nocost from the Microchip website at\nwww.microchip.com/ maps , the MAPS is an overall\nselection tool for Microchip’s product portfolio thatincludes Analog, Memory, MCUs and DSCs. Using this\ntool, you can define a filter to sort features for a\nparametric search of devices and export side-by-sidetechnical comparison reports. Helpful links are also\nprovided for data sheets, purchase and sampling of\nMicrochip parts.5.4 Analog Demonstration and \nEvaluation Boards\nMicrochip offers a broad spectrum of Analog\nDemonstration and Evaluation Boards that are\ndesigned to help you achieve faster time to market. Fora complete listing of these boards and their\ncorresponding user’s guides and technical information,\nvisit the Microchip web site atwww.microchip.com/analogtools .\nSome boards that are especially useful are:• MCP6XXX Amplifier Evaluation Board 1\n• MCP6XXX Amplifier Evaluation Board 2• MCP6XXX Amplifier Evaluation Board 3\n• MCP6XXX Amplifier Evaluation Board 4\n• Active Filter Demo Board Kit• 5/6-Pin SOT-23 Evaluation Board, P/N VSUPEV2\n5.5 Application Notes\nThe following Microchip Analog Design Note and\nApplication Notes are available on the Microchip website at www.microchip.com/appnotes , and are\nrecommended as supplemental reference resources.\n•ADN003 –  “Select the Right Operational Amplifier \nfor your Filtering Circuits”,  DS21821\n•AN722 – “Operational Amplifier Topologies and \nDC Specifications”,  DS00722\n•AN723 – “Operational Amplifier AC Specifications \nand Applications”,  DS00723\n•AN884 – “Driving Capacitive Loads With Op \nAmps”, DS00884\n•AN990 – “Analog Sensor Conditioning Circuits –\nAn Overview”,  DS00990\n•AN1177 – “Op Amp Precision Design: DC Errors”,  \nDS01177\n•AN1228 – “Op Amp Precision Design: Random \nNoise”,  DS01228\n• AN1297 – “Microchip’s Op Amp SPICE Macro \nModels”,  DS01297\n• AN1332: “Current Sensing Circuit Concepts and \nFundamentals”’ DS01332\n•AN1494: “Using MCP6491 Op Amps for Photode-\ntection Applications”’ DS01494\nThese application notes and others are listed in the\ndesign guide:\n•“Signal Chain Design Guide”,  DS21825\nMCP6421/2/4\nDS20005165B-page 22 \uf0e3 2013 Microchip Technology Inc.NOTES:\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 23MCP6421/2/4\n6.0 PACKAGING INFORMATION\n6.1 Package Marking Information\nExample:\nLegend: XX...X Customer-specific information\nY Year code (last digit of calendar year)\nYY Year code (last 2 digits of calendar year)\nWW Week code (week of January 1 is week ‘01’)NNN Alphanumeric traceability code\n  Pb-free JEDEC designator for Matte Tin (Sn)\n* This package is Pb-free. The Pb-free JEDEC designator (     )\ncan be found on the outer packaging for this package.\nNote : In the event the full Microchip part number cannot be marked on one line, it\nwill be carried over to the next line, thus limiting the number of available\ncharacters for customer-specific information.3e\n3eExample: 5-Lead SOT-23 (MCP6421 only)5-Lead SC70 (MCP6421 only)\nDS25\nXXNN3H25\n8-Lead MSOP (3x3 mm) (MCP6422 only) Example\n6422E\n330256\nMCP6421/2/4\nDS20005165B-page 24 \uf0e3 2013 Microchip Technology Inc.14-Lead TSSOP (4.4 mm) (MCP6424 only) Example\nYYWW\nNNNXXXXXXXX14-Lead SOIC (3.90 mm) (MCP6424 only) Example8-Lead SOIC (150 mil.) (MCP6422 only) Example\nNNN\nMCP6424\nE/SL\n1330256\n6424E/ST\n1330\n256MCP6422E\nSN ^^1330\n2563e\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 25MCP6421/2/4\n5-Lead Plastic Small Outine Transistor (LTY) [SC70]\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\nMicrochip Technology Drawing C04-083B/g49/g82/g87/g72/g86/g29\n/g20/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g19/g17/g20/g21/g26/g3/g80/g80/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g21/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g24/g51/g76/g87/g70/g75 /g72 /g19/g17/g25/g24/g3/g37/g54/g38/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g19/g17/g27/g19 /g177 /g20/g17/g20/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g19/g17/g27/g19 /g177 /g20/g17/g19/g19\n/g54/g87/g68/g81/g71/g82/g73/g73 /g36/g20 /g19/g17/g19/g19 /g177 /g19/g17/g20/g19\n/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g20/g17/g27/g19 /g21/g17/g20/g19 /g21/g17/g23/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g20/g17/g20/g24 /g20/g17/g21/g24 /g20/g17/g22/g24\n/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g20/g17/g27/g19 /g21/g17/g19/g19 /g21/g17/g21/g24/g41/g82/g82/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g20/g19 /g19/g17/g21/g19 /g19/g17/g23/g25/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g19/g17/g19/g27 /g177 /g19/g17/g21/g25/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g20/g24 /g177 /g19/g17/g23/g19D\nb\n1 2 3\nE1\nE\n4 5\nee\nc\nLA1AA 2\n/g48/g76/g70/g85/g82/g70/g75/g76/g83 /g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g25/g20/g37\nMCP6421/2/4\nDS20005165B-page 26 \uf0e3 2013 Microchip Technology Inc.5-Lead Plastic Small Outine Transistor (LTY) [SC70]\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 27MCP6421/2/4\n \n /g24/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g54/g80/g68/g79/g79/g3/g50/g88/g87/g79/g76/g81/g72/g3/g55/g85/g68/g81/g86/g76/g86/g87/g82/g85/g3/g11/g50/g55/g12/g3/g62/g54/g50/g55/g16/g21/g22/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g19/g17/g20/g21/g26/g3/g80/g80/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g21/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17/g49/g82/g87/g72/g29 /g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g24\n/g47/g72/g68/g71/g3/g51/g76/g87/g70/g75 /g72 /g19/g17/g28/g24/g3/g37/g54/g38\n/g50/g88/g87/g86/g76/g71/g72/g3/g47/g72/g68/g71/g3/g51/g76/g87/g70/g75 /g72/g20 /g20/g17/g28/g19/g3/g37/g54/g38\n/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g19/g17/g28/g19 /g177 /g20/g17/g23/g24\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g19/g17/g27/g28 /g177 /g20/g17/g22/g19/g54/g87/g68/g81/g71/g82/g73/g73 /g36/g20 /g19/g17/g19/g19 /g177 /g19/g17/g20/g24\n/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g21/g17/g21/g19 /g177 /g22/g17/g21/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g20/g17/g22/g19 /g177 /g20/g17/g27/g19\n/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g21/g17/g26/g19 /g177 /g22/g17/g20/g19\n/g41/g82/g82/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g20/g19 /g177 /g19/g17/g25/g19/g41/g82/g82/g87/g83/g85/g76/g81/g87 /g47/g20 /g19/g17/g22/g24 /g177 /g19/g17/g27/g19\n/g41/g82/g82/g87/g3/g36/g81/g74/g79/g72 /g73 /g19/g131 /g177 /g22/g19/g131\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g19/g17/g19/g27 /g177 /g19/g17/g21/g25\n/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g21/g19 /g177 /g19/g17/g24/g20φNb\nE\nE1\nD1 2 3\ne\ne1\nA\nA1A2 c\nL\nL1\n/g48/g76/g70/g85/g82/g70/g75/g76/g83 /g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g28/g20/g37\nMCP6421/2/4\nDS20005165B-page 28 \uf0e3 2013 Microchip Technology Inc.\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 29MCP6421/2/4\n\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\nMCP6421/2/4\nDS20005165B-page 30 \uf0e3 2013 Microchip Technology Inc.\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 31MCP6421/2/4\n\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\nMCP6421/2/4\nDS20005165B-page 32 \uf0e3 2013 Microchip Technology Inc.\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 33MCP6421/2/4\n\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\nMCP6421/2/4\nDS20005165B-page 34 \uf0e3 2013 Microchip Technology Inc.\\\n/g27/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g54/g80/g68/g79/g79/g3/g50/g88/g87/g79/g76/g81/g72/g3/g11/g54/g49/g12/g3/g177/g3/g49/g68/g85/g85/g82/g90/g15/g3/g22/g17/g28/g19/g3/g80/g80/g3/g37/g82/g71/g92/g3/g62/g54/g50/g44/g38/g64\n/g49/g82/g87/g72/g29 /g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 35MCP6421/2/4\n\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\nMCP6421/2/4\nDS20005165B-page 36 \uf0e3 2013 Microchip Technology Inc.\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 37MCP6421/2/4\n\\\n/g49/g82/g87/g72/g29 /g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\nMCP6421/2/4\nDS20005165B-page 38 \uf0e3 2013 Microchip Technology Inc.\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 39MCP6421/2/4\n\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\nMCP6421/2/4\nDS20005165B-page 40 \uf0e3 2013 Microchip Technology Inc.\\\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 41MCP6421/2/4\nAPPENDIX A: REVISION HISTORY\nRevision B (August 2013)\nThe following is the list of modifications:\n1. Added two new devices to the family: dual\nversion MCP6422 (in 8L-MSOP and 8L-SOIC\npackages) and quad version MCP6424 (in\n15L-SOIC and 14L-TSSOP packages). Addedrelated information throughout the document.\n2. Updated Package Types  drawing with the new\ndevices’ pinouts. \n3. Added ESD Protection on all pins (HBM; MM)\n(Dual and Quad) in the Section 1.1, Absolute\nMaximum Ratings † .\n4. Added the new package temperatures in\nTable 1-3 .\n5. Updated Figures 2-2 and 2-37 in Section 2.0,\nTypical Performance Curves . Added new\nFigure 2-38 .\n6. Updated Section 3.0, Pin Descriptions  with pin\nlist and information.\n7. Added new Section 4.5, Unused Op Amps .\n8. Updated Section 6.0, Packaging Information\nwith markings and package specification\ndrawings.\n9. Updated Product Identification System .\nRevision A (March 2013)\n• Original Release of this Document.\nMCP6421/2/4\nDS20005165B-page 42 \uf0e3 2013 Microchip Technology Inc.NOTES:\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 43MCP6421/2/4\nPRODUCT IDENTIFICATION SYSTEM\nTo order or obtain information, e. g., on pricing or delivery, refer to the factory or the listed sales office .\n   \nDevice: MCP6421T: Single Op Amp (Tape and Reel)\n(SC70, SOT-23)\nMCP6422: Dual Op Amp (MSOP, SOIC)MCP6422T: Dual Op Amp (Tape and Reel)\n(MSOP, SOIC)\nMCP6424: Quad Op Amp (SOIC, TSSOP)MCP6424T: Quad Op Amp (Tape and Reel)\n(SOIC, TSSOP)\nTemperature \nRange:E  = -40°C to +125°C (Extended)\nPackage: LTY* =  Plastic Package (SC70), 5-lead\nMS = Plastic Micro Small Outline Package (MSOP), \n8-lead\nOT = Plastic Small Outline Transistor (SOT-23), 5-leadSL = Plastic Small Outline - Narrow, 3.90 mm Body, \n14-lead\nSN = Plastic Small Outline - Narrow, 3.90 mm Body, \n8-lead\nST = Plastic Thin Shrink Small Outline - 4.4 mm Body, \n14-lead\n* Y = Nickel palladium gold manufacturing designator. Only \navailable on the TDFN package.PART NO. -X /XX\nPackage Temperature\nRangeDeviceExamples:\na) MCP6421T-E/LTY: Tape and Reel,\nExtended Temperature,5LD SC-70 package\nb) MCP6421T-E/OT: Tape and Reel,\nExtended Temperature,5LD SOT-23 package\na) MCP6422-E/MS: Extended Temperature,\n8LD MSOP package\nb) MCP6422T-E/MS: Tape and Reel,\nExtended Temperature,8LD MSOP package\nc) MCP6422-E/SN: Extended Temperature,\n8LD SOIC package\nd) MCP6422T-E/SN: Tape and Reel,\nExtended Temperature,\n8LD SOIC package\na) MCP6424-E/SL: Extended Temperature,\n14LD SOIC package\nb) MCP6424T-E/SL: Tape and Reel,\nExtended Temperature,\n14LD SOIC package\nc) MCP6424-E/ST: Extended Temperature,\n14LD TSSOP  package\nd) MCP6424T-E/ST: Tape and Reel,\nExtended Temperature,14LD TSSOP package\nMCP6421/2/4\nDS20005165B-page 44 \uf0e3 2013 Microchip Technology Inc.NOTES:\n\uf0e3 2013 Microchip Technology Inc. DS20005165B-page 45Information contained in this publication regarding device\napplications and the like is provided only for your convenience\nand may be superseded by updates. It is your responsibility to\nensure that your application meets with your specifications.\nMICROCHIP MAKES NO REPRESENTATIONS OR\nWARRANTIES OF ANY KIND WHETHER EXPRESS OR\nIMPLIED, WRITTEN OR ORAL, STATUTORY OR\nOTHERWISE, RELATED TO THE INFORMATION,\nINCLUDING BUT NOT LIMITED TO ITS CONDITION,\nQUALITY, PERFORMANCE, MERCHANTABILITY OR\nFITNESS FOR PURPOSE . Microchip disclaims all liability\narising from this information and its use. Use of Microchip\ndevices in life support and/or safety applications is entirely at\nthe buyer’s risk, and the buyer agrees to defend, indemnify andhold harmless Microchip from any and all damages, claims,\nsuits, or expenses resulting from such use. No licenses are\nconveyed, implicitly or otherwise, under any Microchip\nintellectual property rights.Trademarks\nThe Microchip name and logo, the Microchip logo, dsPIC, \nFlashFlex, K EELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, \nPICSTART, PIC32 logo, rfPIC, SST, SST Logo, SuperFlash \nand UNI/O are registered trademarks  of Microchip Technology \nIncorporated in the U.S.A. and other countries.\nFilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, \nMTP, SEEVAL and The Embedded Control Solutions \nCompany are registered trademarks of Microchip Technology Incorporated in the U.S.A.\nSilicon Storage Technology is a registered trademark of \nMicrochip Technology Inc. in other countries.\nAnalog-for-the-Digital Age, App lication Maestro, BodyCom, \nchipKIT, chipKIT logo, CodeGuard, dsPICDEM, \ndsPICDEM.net, dsPICworks, dsSPEAK, ECAN, \nECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB \nCertified logo, MPLIB, MPLINK, mTouch, Omniscient Code \nGeneration, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, \nTotal Endurance, TSHARC, UniWinDriver, WiperLock, ZENA \nand Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.\nSQTP is a service mark of Microchip Technology Incorporated \nin the U.S.A.\nGestIC and ULPP are registered trademarks of Microchip \nTechnology Germany II GmbH & Co. KG, a subsidiary of \nMicrochip Technology Inc., in other countries. \nAll other trademarks mentioned herein are property of their \nrespective companies.\n© 2013, Microchip Technology Incorporated, Printed in the \nU.S.A., All Rights Reserved.\n Printed on recycled paper.\nISBN: 978-1-62077-382-6\nNote the following details of the code protection feature on Microchip devices:\n• Microchip products meet the specification cont ained in their particular Microchip Data Sheet.\n• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the \nintended manner and under normal conditions.\n• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our \nknowledge, require using the Microchip produc ts in a manner outside the operating specif ications contained in Microchip’s Data \nSheets. Most likely, the person doing so is  engaged in theft of intellectual property.\n• Microchip is willing to work with the customer who is concerned about the integrity of their code.• Neither Microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. Code protection does not \nmean that we are guaranteeing the product as “unbreakable.”\nCode protection is constantly evolving. We at Microchip are co mmitted to continuously improvin g the code protection features of  our\nproducts. Attempts to break Microchip’s code  protection feature may be a violation of the Digital Millennium Copyright Act. If such acts\nallow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.\nMicrochip received ISO/TS-16949:2009 certification for its worldwide \nheadquarters, design and wafer fabrication facilities in Chandler and \nTempe, Arizona; Gresham, Oregon and design centers in California \nand India. The Company’s quality system processes and procedures \nare for its PIC® MCUs and dsPIC® DSCs, K EELOQ® code hopping \ndevices, Serial EEPROMs, microperipherals, nonvolatile memory and \nanalog products. In addition, Microchip’s quality system for the design \nand manufacture of development systems is ISO 9001:2000 certified.QUALITY MANAGEMENT  S YSTEM \nCERTIFIED BY DNV \n== ISO/TS 16949  == \nDS20005165B-page 46 \uf0e3 2013 Microchip Technology Inc.\nAMERICAS\nCorporate Office\n2355 West Chandler Blvd.\nChandler, AZ 85224-6199\nTel: 480-792-7200 Fax: 480-792-7277\nTechnical Support: \nhttp://www.microchip.com/support\nWeb Address: \nwww.microchip.com\nAtlanta\nDuluth, GA \nTel: 678-957-9614 \nFax: 678-957-1455\nBoston\nWestborough, MA \nTel: 774-760-0087 \nFax: 774-760-0088\nChicago\nItasca, IL \nTel: 630-285-0071 Fax: 630-285-0075\nCleveland\nIndependence, OH \nTel: 216-447-0464 Fax: 216-447-0643\nDallas\nAddison, TX \nTel: 972-818-7423 \nFax: 972-818-2924\nDetroit\nFarmington Hills, MI \nTel: 248-538-2250\nFax: 248-538-2260\nIndianapolis\nNoblesville, IN \nTel: 317-773-8323\nFax: 317-773-5453\nLos Angeles\nMission Viejo, CA \nTel: 949-462-9523 Fax: 949-462-9608\nSanta Clara\nSanta Clara, CA Tel: 408-961-6444\nFax: 408-961-6445\nToronto\nMississauga, Ontario, \nCanada\nTel: 905-673-0699 \nFax: 905-673-6509ASIA/PACIFIC\nAsia Pacific OfficeSuites 3707-14, 37th Floor\nTower 6, The Gateway\nHarbour City, KowloonHong Kong\nTel: 852-2401-1200\nFax: 852-2401-3431\nAustralia - Sydney\nTel: 61-2-9868-6733\nFax: 61-2-9868-6755\nChina - Beijing\nTel: 86-10-8569-7000 \nFax: 86-10-8528-2104\nChina - Chengdu\nTel: 86-28-8665-5511\nFax: 86-28-8665-7889\nChina - Chongqing\nTel: 86-23-8980-9588\nFax: 86-23-8980-9500\nChina - Hangzhou\nTel: 86-571-2819-3187 \nFax: 86-571-2819-3189\nChina - Hong Kong SAR\nTel: 852-2943-5100 \nFax: 852-2401-3431\nChina - Nanjing\nTel: 86-25-8473-2460\nFax: 86-25-8473-2470\nChina - Qingdao\nTel: 86-532-8502-7355\nFax: 86-532-8502-7205\nChina - Shanghai\nTel: 86-21-5407-5533 \nFax: 86-21-5407-5066\nChina - Shenyang\nTel: 86-24-2334-2829Fax: 86-24-2334-2393\nChina - Shenzhen\nTel: 86-755-8864-2200 Fax: 86-755-8203-1760\nChina - Wuhan\nTel: 86-27-5980-5300Fax: 86-27-5980-5118\nChina - Xian\nTel: 86-29-8833-7252Fax: 86-29-8833-7256\nChina - Xiamen\nTel: 86-592-2388138 Fax: 86-592-2388130\nChina - Zhuhai\nTel: 86-756-3210040 Fax: 86-756-3210049ASIA/PACIFIC\nIndia - Bangalore\nTel: 91-80-3090-4444 \nFax: 91-80-3090-4123\nIndia - New Delhi\nTel: 91-11-4160-8631Fax: 91-11-4160-8632\nIndia - Pune\nTel: 91-20-2566-1512Fax: 91-20-2566-1513\nJapan - Osaka\nTel: 81-6-6152-7160 Fax: 81-6-6152-9310\nJapan - Tokyo\nTel: 81-3-6880- 3770 Fax: 81-3-6880-3771\nKorea - Daegu\nTel: 82-53-744-4301\nFax: 82-53-744-4302\nKorea - Seoul\nTel: 82-2-554-7200\nFax: 82-2-558-5932 or 82-2-558-5934\nMalaysia - Kuala Lumpur\nTel: 60-3-6201-9857Fax: 60-3-6201-9859\nMalaysia - Penang\nTel: 60-4-227-8870Fax: 60-4-227-4068\nPhilippines - Manila\nTel: 63-2-634-9065Fax: 63-2-634-9069\nSingapore\nTel: 65-6334-8870\nFax: 65-6334-8850\nTaiwan - Hsin Chu\nTel: 886-3-5778-366\nFax: 886-3-5770-955\nTaiwan - Kaohsiung\nTel: 886-7-213-7828\nFax: 886-7-330-9305\nTaiwan - Taipei\nTel: 886-2-2508-8600 \nFax: 886-2-2508-0102\nThailand - Bangkok\nTel: 66-2-694-1351Fax: 66-2-694-1350EUROPE\nAustria - WelsTel: 43-7242-2244-39\nFax: 43-7242-2244-393\nDenmark - Copenhagen\nTel: 45-4450-2828 \nFax: 45-4485-2829\nFrance - Paris\nTel: 33-1-69-53-63-20 \nFax: 33-1-69-30-90-79\nGermany - Munich\nTel: 49-89-627-144-0 \nFax: 49-89-627-144-44\nItaly - Milan \nTel: 39-0331-742611 \nFax: 39-0331-466781\nNetherlands - Drunen\nTel: 31-416-690399 \nFax: 31-416-690340\nSpain - Madrid\nTel: 34-91-708-08-90\nFax: 34-91-708-08-91\nUK - Wokingham\nTel: 44-118-921-5869\nFax: 44-118-921-5820Worldwide Sales and Service\n11/29/12\n"}]
!==============================================================================!
### Component Summary: MCP6424-E/SL

**Manufacturer:** Microchip Technology Inc.  
**Product Code:** MCP6424-E/SL  
**Type:** Quad Operational Amplifier (Op-Amp)

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VDD): 1.8V to 5.5V
- **Current Ratings:**
  - Quiescent Current per Amplifier: 4.4 µA (typical)
  - Output Short-Circuit Current: ±6 mA (at VDD = 1.8V)
- **Power Consumption:**
  - Low quiescent current, enhancing battery life in portable applications.
- **Operating Temperature Range:**
  - -40°C to +125°C
- **Package Type:**
  - 14-lead SOIC (SL) or 14-lead TSSOP (ST)
- **Special Features:**
  - Rail-to-Rail Input/Output
  - Unity Gain Stable
  - Enhanced EMI Protection: EMIRR at 1.8 GHz: 97 dB
  - No Phase Reversal
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The MCP6424 is a quad operational amplifier designed for low-power applications. It operates with a single supply voltage ranging from 1.8V to 5.5V and features low quiescent current, making it ideal for battery-powered devices. The op-amp provides rail-to-rail input and output, ensuring maximum output swing close to the supply rails. It is unity gain stable and has a gain bandwidth product of 90 kHz, making it suitable for a variety of signal processing tasks.

#### Typical Applications:
- **Portable Medical Instruments:** The low power consumption and extended temperature range make it suitable for medical devices that require battery operation.
- **Safety Monitoring:** Used in systems that monitor environmental conditions or detect hazardous situations.
- **Battery-Powered Systems:** Its low quiescent current helps prolong battery life, making it ideal for portable applications.
- **Remote Sensing:** Suitable for applications where signals need to be amplified over long distances.
- **Supply Current Sensing:** Can be used in circuits that monitor current levels in battery-operated devices.
- **Analog Active Filters:** The op-amp can be configured in various filter topologies for signal conditioning.

This operational amplifier is particularly well-suited for applications requiring high precision and low power consumption, along with robust performance in the presence of electromagnetic interference.