INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/packages.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/imports/new/generate_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_A'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sources_1/new/generate_UV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generate_UV'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Github_repository/COMP3601/VHDL Work/3601project/3601project.srcs/sim_1/imports/new/Processor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor_TB'
