
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035412                       # Number of seconds simulated
sim_ticks                                 35411899374                       # Number of ticks simulated
final_tick                               563328156033                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 277343                       # Simulator instruction rate (inst/s)
host_op_rate                                   350527                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2978594                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901660                       # Number of bytes of host memory used
host_seconds                                 11888.80                       # Real time elapsed on the host
sim_insts                                  3297280404                       # Number of instructions simulated
sim_ops                                    4167340232                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1102208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1696768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       711552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3515136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1791744                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1791744                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8611                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13256                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5559                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27462                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13998                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13998                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        43375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31125357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        36146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47915193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        50604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20093585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99264260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        43375                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        36146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        50604                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             130126                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50597230                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50597230                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50597230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        43375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31125357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        36146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47915193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        50604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20093585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149861490                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84920623                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31065895                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25268067                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076178                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13221824                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12243390                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3190845                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91366                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34362303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169689753                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31065895                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15434235                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35642496                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10657645                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5250493                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16789637                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83801594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.300711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48159098     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1910909      2.28%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2488153      2.97%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3780562      4.51%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3670546      4.38%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2793397      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1657589      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2496468      2.98%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16844872     20.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83801594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365823                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.998216                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35504990                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5135567                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34347075                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267937                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8546019                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271138                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202984912                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8546019                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37373042                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1035295                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1364011                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32703095                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2780127                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197095851                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          844                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1200111                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       874686                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           62                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274592356                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917922128                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917922128                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103843309                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41878                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23613                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7870131                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18264732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9687246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       186570                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2937145                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183209773                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39753                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147600467                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       276085                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59600847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181112382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6417                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83801594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899215                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29047925     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18435900     22.00%     56.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11843964     14.13%     70.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8142540      9.72%     80.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7635977      9.11%     89.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4057470      4.84%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2994047      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896689      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       747082      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83801594                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725007     68.98%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149632     14.24%     83.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176362     16.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122806302     83.20%     83.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084480      1.41%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14565479      9.87%     94.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8127537      5.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147600467                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738099                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1051009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007121                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380329616                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242851185                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143441702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148651476                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       498184                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6996801                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2220                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          847                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2464800                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           99                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8546019                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         608507                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        98684                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183249531                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1186347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18264732                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9687246                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23085                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74637                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          847                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1271792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2441042                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144752361                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13709379                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2848100                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21645623                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20272474                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7936244                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704561                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143479563                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143441702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92143616                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258767273                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689127                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356087                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60345386                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2110450                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75255575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.633160                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.155182                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28921291     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21656518     28.78%     67.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7994501     10.62%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4573386      6.08%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3809289      5.06%     88.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1843997      2.45%     91.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1885993      2.51%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799154      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3771446      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75255575                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3771446                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254733938                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          375050124                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1119029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849206                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849206                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177570                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177570                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651403568                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198096969                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187516603                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84920623                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30942805                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25383418                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2010115                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13008378                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12080423                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3152692                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87036                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31949979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169924521                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30942805                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15233115                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36527834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10772968                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6554047                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15630449                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       804133                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83762713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.493128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47234879     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3643033      4.35%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3194919      3.81%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3433753      4.10%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3027591      3.61%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1563679      1.87%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1023767      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2703039      3.23%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17938053     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83762713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364373                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.000981                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33609880                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6134864                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34748696                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       544840                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8724431                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5067980                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6443                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201543868                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50819                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8724431                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35275284                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2650333                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       792872                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33597586                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2722205                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194720065                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        10997                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1703631                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       747871                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           22                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    270432492                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    908006584                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    908006584                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168028764                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102403725                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33770                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17765                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7226736                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19186092                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9999270                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       241305                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3299762                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183577007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33749                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147506164                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278545                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60871257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    186098751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83762713                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761000                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908856                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29644487     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17789837     21.24%     56.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12001166     14.33%     70.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7619375      9.10%     80.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7504135      8.96%     89.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4434441      5.29%     94.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3371777      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       743497      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       653998      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83762713                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1083266     70.11%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            42      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        204778     13.25%     83.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       257084     16.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121371304     82.28%     82.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2015114      1.37%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16005      0.01%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15700077     10.64%     94.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8403664      5.70%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147506164                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736989                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1545170                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010475                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380598756                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    244483030                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143383644                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149051334                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       263864                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7005506                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          573                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1040                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2278761                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8724431                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1904596                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       162254                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183610756                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       313398                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19186092                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9999270                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17745                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117515                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7681                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1040                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1227414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1126879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2354293                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144951324                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14760971                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2554840                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22929044                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20550824                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8168073                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706904                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143528967                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143383644                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93557861                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        261369736                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.688443                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.357952                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99844526                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122235893                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     61377921                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2034977                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75038281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628980                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172584                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29798625     39.71%     39.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20421412     27.21%     66.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8359480     11.14%     78.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4282236      5.71%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3686640      4.91%     88.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1805061      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1996740      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1008188      1.34%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3679899      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75038281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99844526                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122235893                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19901095                       # Number of memory references committed
system.switch_cpus1.commit.loads             12180586                       # Number of loads committed
system.switch_cpus1.commit.membars              16004                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17548839                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109979286                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2410721                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3679899                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           254972196                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          375960465                       # The number of ROB writes
system.switch_cpus1.timesIdled                  40756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1157910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99844526                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122235893                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99844526                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850529                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850529                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.175739                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.175739                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654414314                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196688863                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188986915                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32008                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84920623                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31417564                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25616720                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100466                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13111347                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12258657                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3386200                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92684                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31421876                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172563416                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31417564                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15644857                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             38318996                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11154499                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5206913                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15512991                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1021054                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83975994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.546621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.295442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45656998     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2533070      3.02%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4722219      5.62%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4725564      5.63%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2924031      3.48%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2341292      2.79%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1458843      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1366660      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18247317     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83975994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369964                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.032055                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32765393                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5148121                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36810188                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       226089                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9026192                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5312486                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2031                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     207025490                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10216                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9026192                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35147161                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         998203                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       896841                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34609213                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3298374                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199617434                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1371073                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1008788                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    280385801                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    931167362                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    931167362                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173288386                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107097415                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35555                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17062                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9187637                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18466191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9417462                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       117595                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3008679                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188174298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34124                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149874012                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       296245                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63669542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    194711362                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     83975994                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.784724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898785                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28674173     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18338205     21.84%     55.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11975040     14.26%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7931633      9.45%     79.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8371531      9.97%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4013578      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3206598      3.82%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       724662      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       740574      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83975994                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         933915     72.39%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        178788     13.86%     86.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       177498     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125356658     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2013205      1.34%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17063      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14495401      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7991685      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149874012                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764872                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1290201                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385310464                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251878294                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146440418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151164213                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       464625                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7169357                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1860                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2260921                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9026192                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         518359                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        89854                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188208423                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       374675                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18466191                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9417462                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17062                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70504                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1311949                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1167078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2479027                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147886485                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13829674                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1987527                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21627494                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20967606                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7797820                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.741467                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146486492                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146440418                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93326581                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267838765                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.724439                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348443                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100922600                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124265675                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63943153                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34124                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2124052                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74949802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657985                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151120                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28311979     37.77%     37.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21060829     28.10%     65.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8757742     11.68%     77.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4358974      5.82%     83.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4341995      5.79%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1750642      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1752845      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       944188      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3670608      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74949802                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100922600                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124265675                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18453375                       # Number of memory references committed
system.switch_cpus2.commit.loads             11296834                       # Number of loads committed
system.switch_cpus2.commit.membars              17062                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17936370                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111953971                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2563035                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3670608                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           259488022                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385449722                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 944629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100922600                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124265675                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100922600                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841443                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841443                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.188435                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.188435                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       664309486                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203446003                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190184796                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34124                       # number of misc regfile writes
system.l2.replacements                          27464                       # number of replacements
system.l2.tagsinuse                      32767.979724                       # Cycle average of tags in use
system.l2.total_refs                          1716398                       # Total number of references to valid blocks.
system.l2.sampled_refs                          60232                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.496447                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1022.357549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.397142                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3981.147028                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.773514                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6327.405191                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.952114                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2585.397795                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6071.086315                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8104.457904                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4648.005171                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.031200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000287                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.121495                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.193097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.078900                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.185275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.247328                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.141846                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43641                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        82353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33653                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  159647                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            57785                       # number of Writeback hits
system.l2.Writeback_hits::total                 57785                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43641                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        82353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33653                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159647                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43641                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        82353                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33653                       # number of overall hits
system.l2.overall_hits::total                  159647                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8607                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13256                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5559                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27458                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8611                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13256                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5559                       # number of demand (read+write) misses
system.l2.demand_misses::total                  27462                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8611                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13256                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5559                       # number of overall misses
system.l2.overall_misses::total                 27462                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       585308                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    452090303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       367496                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    716592993                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       663243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    311581120                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1481880463                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       146672                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        146672                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       585308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    452236975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       367496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    716592993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       663243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    311581120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1482027135                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       585308                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    452236975                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       367496                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    716592993                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       663243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    311581120                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1482027135                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        95609                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              187105                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        57785                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             57785                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52252                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        95609                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39212                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187109                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52252                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        95609                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39212                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187109                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.164734                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.138648                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.141768                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.146752                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.164798                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.138648                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.141768                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146770                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.164798                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.138648                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.141768                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146770                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 48775.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 52525.886255                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 36749.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54058.010938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47374.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56049.850693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53968.987654                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        36668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        36668                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 48775.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 52518.519916                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 36749.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54058.010938                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47374.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56049.850693                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53966.467664                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 48775.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 52518.519916                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 36749.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54058.010938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47374.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56049.850693                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53966.467664                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13998                       # number of writebacks
system.l2.writebacks::total                     13998                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8607                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5559                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            27458                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             27462                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27462                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       515920                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    402013178                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       309312                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    640346254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       583255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    279488424                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1323256343                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       123437                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       123437                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       515920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    402136615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       309312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    640346254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       583255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    279488424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1323379780                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       515920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    402136615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       309312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    640346254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       583255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    279488424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1323379780                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.164734                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138648                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.141768                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.146752                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.164798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.138648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.141768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.164798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.138648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.141768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146770                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42993.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46707.700476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 30931.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48306.144689                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41661.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50276.744738                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48192.014823                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 30859.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 30859.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 42993.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 46700.338520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 30931.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48306.144689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41661.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50276.744738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48189.490205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 42993.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 46700.338520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 30931.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48306.144689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41661.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50276.744738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48189.490205                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               494.997013                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016797238                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2054135.834343                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    11.997013                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.019226                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.793264                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16789621                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16789621                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16789621                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16789621                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16789621                       # number of overall hits
system.cpu0.icache.overall_hits::total       16789621                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       771069                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       771069                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       771069                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       771069                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       771069                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       771069                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16789637                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16789637                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16789637                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16789637                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16789637                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16789637                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48191.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48191.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48191.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48191.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48191.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48191.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           12                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           12                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       598648                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       598648                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       598648                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       598648                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       598648                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       598648                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49887.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49887.333333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49887.333333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49887.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49887.333333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49887.333333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52252                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173623840                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52508                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.616896                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.272468                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.727532                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911221                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088779                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10431258                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10431258                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185112                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185112                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17632                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17632                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17616370                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17616370                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17616370                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17616370                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       133430                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       133430                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2990                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2990                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       136420                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        136420                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       136420                       # number of overall misses
system.cpu0.dcache.overall_misses::total       136420                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4395864066                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4395864066                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    167825966                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    167825966                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4563690032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4563690032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4563690032                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4563690032                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10564688                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10564688                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17752790                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17752790                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17752790                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17752790                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012630                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012630                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000416                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000416                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007684                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007684                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007684                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007684                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32945.095301                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32945.095301                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 56129.085619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56129.085619                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 33453.232898                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33453.232898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 33453.232898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33453.232898                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       379490                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 34499.090909                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24548                       # number of writebacks
system.cpu0.dcache.writebacks::total            24548                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81182                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81182                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2986                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2986                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84168                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84168                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84168                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84168                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52248                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52248                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52252                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52252                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    860351500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    860351500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       150672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       150672                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    860502172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    860502172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    860502172                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    860502172                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002943                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002943                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002943                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002943                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16466.687720                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16466.687720                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        37668                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        37668                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16468.310725                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16468.310725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16468.310725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16468.310725                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.996759                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012408763                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1840743.205455                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996759                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016020                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15630438                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15630438                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15630438                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15630438                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15630438                       # number of overall hits
system.cpu1.icache.overall_hits::total       15630438                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       470024                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       470024                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       470024                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       470024                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       470024                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       470024                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15630449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15630449                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15630449                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15630449                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15630449                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15630449                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 42729.454545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42729.454545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 42729.454545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42729.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 42729.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42729.454545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       391703                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       391703                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       391703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       391703                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       391703                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       391703                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39170.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39170.300000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 39170.300000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39170.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 39170.300000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39170.300000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95609                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191327046                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95865                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1995.796652                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.567933                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.432067                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916281                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083719                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11599207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11599207                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7688354                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7688354                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16959                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16959                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16004                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16004                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19287561                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19287561                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19287561                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19287561                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       356577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       356577                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           45                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       356622                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        356622                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       356622                       # number of overall misses
system.cpu1.dcache.overall_misses::total       356622                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10033322460                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10033322460                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1329074                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1329074                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10034651534                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10034651534                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10034651534                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10034651534                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11955784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11955784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7688399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7688399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16004                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16004                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19644183                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19644183                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19644183                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19644183                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029825                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018154                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018154                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018154                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018154                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28137.884552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28137.884552                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 29534.977778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29534.977778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28138.060843                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28138.060843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28138.060843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28138.060843                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22594                       # number of writebacks
system.cpu1.dcache.writebacks::total            22594                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       260968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       260968                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       261013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       261013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       261013                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       261013                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95609                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95609                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95609                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95609                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95609                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95609                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1518883210                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1518883210                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1518883210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1518883210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1518883210                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1518883210                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007997                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007997                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004867                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004867                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004867                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004867                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15886.404104                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15886.404104                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15886.404104                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15886.404104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15886.404104                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15886.404104                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996499                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015263236                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192793.166307                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996499                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15512975                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15512975                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15512975                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15512975                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15512975                       # number of overall hits
system.cpu2.icache.overall_hits::total       15512975                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       831987                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       831987                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       831987                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       831987                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       831987                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       831987                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15512991                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15512991                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15512991                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15512991                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15512991                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15512991                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51999.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51999.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51999.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51999.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51999.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51999.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       686583                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       686583                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       686583                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       686583                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       686583                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       686583                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49041.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49041.642857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49041.642857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49041.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49041.642857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49041.642857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39212                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169322376                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39468                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4290.117969                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.520582                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.479418                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904377                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095623                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10554484                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10554484                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7122965                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7122965                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17062                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17062                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17062                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17062                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17677449                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17677449                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17677449                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17677449                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       102606                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102606                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       102606                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        102606                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       102606                       # number of overall misses
system.cpu2.dcache.overall_misses::total       102606                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3304339518                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3304339518                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3304339518                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3304339518                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3304339518                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3304339518                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10657090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10657090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7122965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7122965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17062                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17062                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17780055                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17780055                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17780055                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17780055                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009628                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009628                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005771                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005771                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005771                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005771                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32204.154903                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32204.154903                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32204.154903                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32204.154903                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32204.154903                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32204.154903                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10643                       # number of writebacks
system.cpu2.dcache.writebacks::total            10643                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        63394                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        63394                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        63394                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        63394                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        63394                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        63394                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39212                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39212                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39212                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39212                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39212                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39212                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    572746958                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    572746958                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    572746958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    572746958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    572746958                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    572746958                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002205                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002205                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002205                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002205                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14606.420433                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14606.420433                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14606.420433                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14606.420433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14606.420433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14606.420433                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
