<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>UARTCC32XXDMA.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_f980dfa2069855638b0cd8c57f735ca5.html">tidrivers_cc32xx</a></li><li class="navelem"><a class="el" href="dir_1f993ecc1be2c92f22fa996028484d25.html">source</a></li><li class="navelem"><a class="el" href="dir_7d5e4df8250b3628ec18e3540c26d41f.html">ti</a></li><li class="navelem"><a class="el" href="dir_9983ac6a1abe9238d230cdfb8f047d3c.html">drivers</a></li><li class="navelem"><a class="el" href="dir_177028d08b7629063b5e451e2d934b50.html">uart</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">UARTCC32XXDMA.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART driver implementation for a CC32XX UART controller, using the micro DMA controller. </p>
<p>============================================================================</p>
<p>The UART header file should be included in an application as follows: </p><div class="fragment"><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t_8h.html">ti/drivers/UART.h</a>&gt;</span></div><div class="line"><span class="preprocessor">#include &lt;<a class="code" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html">ti/drivers/uart/UARTCC32XXDMA.h</a>&gt;</span></div></div><!-- fragment --><p>Refer to <a class="el" href="_u_a_r_t_8h.html">UART.h</a> for a complete description of APIs &amp; example of use.</p>
<h1>Device Specific Pin Mode Macros</h1>
<p>This header file contains pin mode definitions used to specify the UART TX and RX pin assignment in the <a class="el" href="struct_u_a_r_t_c_c32_x_x_d_m_a___h_w_attrs_v1.html" title="UARTCC32XXDMA Hardware attributes. ">UARTCC32XXDMA_HWAttrsV1</a> structure. Please refer to the CC32XX Techincal Reference Manual for details on pin multiplexing.</p>
<h1>Flow Control</h1>
<p>To enable Flow Control, the RTS and CTS pins must be assigned in the <a class="el" href="struct_u_a_r_t_c_c32_x_x___h_w_attrs_v1.html" title="UARTCC32XX Hardware attributes. ">UARTCC32XX_HWAttrsV1</a>. </p><hr/>
</div><div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/ClockP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/HwiP.h&gt;</code><br />
<code>#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</code><br />
<code>#include &lt;<a class="el" href="_power_8h_source.html">ti/drivers/Power.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_power_c_c32_x_x_8h_source.html">ti/drivers/power/PowerCC32XX.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_a_r_t_8h_source.html">ti/drivers/UART.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="_u_d_m_a_c_c32_x_x_8h_source.html">ti/drivers/dma/UDMACC32XX.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for UARTCC32XXDMA.h:</div>
<div class="dyncontent">
<div class="center"><img src="_u_a_r_t_c_c32_x_x_d_m_a_8h__incl.png" border="0" usemap="#_u_a_r_t_c_c32_x_x_d_m_a_8h" alt=""/></div>
<map name="_u_a_r_t_c_c32_x_x_d_m_a_8h" id="_u_a_r_t_c_c32_x_x_d_m_a_8h">
<area shape="rect" id="node7" href="_power_8h.html" title="Power Manager. " alt="" coords="344,162,468,189"/>
<area shape="rect" id="node10" href="_power_c_c32_x_x_8h.html" title="Power manager interface for the CC32XX. " alt="" coords="720,80,935,107"/>
<area shape="rect" id="node15" href="_u_a_r_t_8h.html" title="Universal Asynchronous Receiver&#45;Transmitter (UART) Driver. " alt="" coords="1408,244,1532,271"/>
<area shape="rect" id="node16" href="_u_d_m_a_c_c32_x_x_8h.html" title="uDMA driver implementation for CC32XX. " alt="" coords="229,80,437,107"/>
<area shape="rect" id="node8" href="_list_8h.html" title="Linked List interface for use in drivers. " alt="" coords="438,244,574,271"/>
</map>
</div>
</div>
<p><a href="_u_a_r_t_c_c32_x_x_d_m_a_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_c_c32_x_x_d_m_a___h_w_attrs_v1.html">UARTCC32XXDMA_HWAttrsV1</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UARTCC32XXDMA Hardware attributes.  <a href="struct_u_a_r_t_c_c32_x_x_d_m_a___h_w_attrs_v1.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t_c_c32_x_x_d_m_a___object.html">UARTCC32XXDMA_Object</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UARTCC32XXDMA Object.  <a href="struct_u_a_r_t_c_c32_x_x_d_m_a___object.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a8fb2d9a46355fc00af1ceaf35a9f64b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a8fb2d9a46355fc00af1ceaf35a9f64b2">UARTCC32XXDMA_PIN_UNASSIGNED</a>&#160;&#160;&#160;0xFFF</td></tr>
<tr class="memdesc:a8fb2d9a46355fc00af1ceaf35a9f64b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates a pin is not being used.  <a href="#a8fb2d9a46355fc00af1ceaf35a9f64b2">More...</a><br /></td></tr>
<tr class="separator:a8fb2d9a46355fc00af1ceaf35a9f64b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7168506fee6c0647bc70ac21591b04a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ae7168506fee6c0647bc70ac21591b04a">UARTCC32XXDMA_PIN_01_UART1_TX</a>&#160;&#160;&#160;0x700</td></tr>
<tr class="separator:ae7168506fee6c0647bc70ac21591b04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2212aca8737095c1711bdaf621692b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a2212aca8737095c1711bdaf621692b19">UARTCC32XXDMA_PIN_02_UART1_RX</a>&#160;&#160;&#160;0x701</td></tr>
<tr class="separator:a2212aca8737095c1711bdaf621692b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b4f8f60c514e7b3db293add89ff030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a17b4f8f60c514e7b3db293add89ff030">UARTCC32XXDMA_PIN_03_UART0_TX</a>&#160;&#160;&#160;0x702</td></tr>
<tr class="separator:a17b4f8f60c514e7b3db293add89ff030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6915ad3325aed1f5b919f0d209fa5b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ad6915ad3325aed1f5b919f0d209fa5b2">UARTCC32XXDMA_PIN_04_UART0_RX</a>&#160;&#160;&#160;0x703</td></tr>
<tr class="separator:ad6915ad3325aed1f5b919f0d209fa5b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8dc709698daad400525ec79bdf5c224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ac8dc709698daad400525ec79bdf5c224">UARTCC32XXDMA_PIN_07_UART1_TX</a>&#160;&#160;&#160;0x506</td></tr>
<tr class="separator:ac8dc709698daad400525ec79bdf5c224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f2c0eb5dbe811220fc85d6e8cce09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ac5f2c0eb5dbe811220fc85d6e8cce09c">UARTCC32XXDMA_PIN_08_UART1_RX</a>&#160;&#160;&#160;0x507</td></tr>
<tr class="separator:ac5f2c0eb5dbe811220fc85d6e8cce09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9e28d34c1f2ee6032b21923c9853e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ae9e28d34c1f2ee6032b21923c9853e0c">UARTCC32XXDMA_PIN_16_UART1_TX</a>&#160;&#160;&#160;0x20F</td></tr>
<tr class="separator:ae9e28d34c1f2ee6032b21923c9853e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0733f5d3630579b0c271c6ee6ca73768"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a0733f5d3630579b0c271c6ee6ca73768">UARTCC32XXDMA_PIN_17_UART1_RX</a>&#160;&#160;&#160;0x210</td></tr>
<tr class="separator:a0733f5d3630579b0c271c6ee6ca73768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed635da6a4f4a8361ff83f44be58727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a0ed635da6a4f4a8361ff83f44be58727">UARTCC32XXDMA_PIN_45_UART0_RX</a>&#160;&#160;&#160;0x92C</td></tr>
<tr class="separator:a0ed635da6a4f4a8361ff83f44be58727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d5219c0b8fce2a9bc91b8840de4952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ab1d5219c0b8fce2a9bc91b8840de4952">UARTCC32XXDMA_PIN_45_UART1_RX</a>&#160;&#160;&#160;0x22C</td></tr>
<tr class="separator:ab1d5219c0b8fce2a9bc91b8840de4952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3163f2aaf3b50f438c55f88f164028b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a3163f2aaf3b50f438c55f88f164028b0">UARTCC32XXDMA_PIN_53_UART0_TX</a>&#160;&#160;&#160;0x934</td></tr>
<tr class="separator:a3163f2aaf3b50f438c55f88f164028b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c903d14f9af3a814cea65f461f2170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a71c903d14f9af3a814cea65f461f2170">UARTCC32XXDMA_PIN_55_UART0_TX</a>&#160;&#160;&#160;0x336</td></tr>
<tr class="separator:a71c903d14f9af3a814cea65f461f2170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2934f5ef3d0a27a42f30b23b383e541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a2934f5ef3d0a27a42f30b23b383e541e">UARTCC32XXDMA_PIN_55_UART1_TX</a>&#160;&#160;&#160;0x636</td></tr>
<tr class="separator:a2934f5ef3d0a27a42f30b23b383e541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195dac0dec3b3ee6bf36c80a6aec5fc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a195dac0dec3b3ee6bf36c80a6aec5fc1">UARTCC32XXDMA_PIN_57_UART0_RX</a>&#160;&#160;&#160;0x338</td></tr>
<tr class="separator:a195dac0dec3b3ee6bf36c80a6aec5fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf8b97a2b28440d974e0bfd9164dcfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a8cf8b97a2b28440d974e0bfd9164dcfa">UARTCC32XXDMA_PIN_57_UART1_RX</a>&#160;&#160;&#160;0x638</td></tr>
<tr class="separator:a8cf8b97a2b28440d974e0bfd9164dcfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae110313d47de0a37c2d42d6db0070e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ae110313d47de0a37c2d42d6db0070e71">UARTCC32XXDMA_PIN_58_UART1_TX</a>&#160;&#160;&#160;0x639</td></tr>
<tr class="separator:ae110313d47de0a37c2d42d6db0070e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62bef9b95b26aabdee6c699d3689c2ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a62bef9b95b26aabdee6c699d3689c2ce">UARTCC32XXDMA_PIN_59_UART1_RX</a>&#160;&#160;&#160;0x63A</td></tr>
<tr class="separator:a62bef9b95b26aabdee6c699d3689c2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81bb20ae2ea1d3971dab87b6fd90e69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a81bb20ae2ea1d3971dab87b6fd90e69a">UARTCC32XXDMA_PIN_62_UART0_TX</a>&#160;&#160;&#160;0xB3D</td></tr>
<tr class="separator:a81bb20ae2ea1d3971dab87b6fd90e69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf82e8f518317fdadc414c3fa11f1f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#abf82e8f518317fdadc414c3fa11f1f41">UARTCC32XXDMA_PIN_50_UART0_CTS</a>&#160;&#160;&#160;0xC31</td></tr>
<tr class="separator:abf82e8f518317fdadc414c3fa11f1f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cd607b3fc8b2027465dd7fce6f27f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a33cd607b3fc8b2027465dd7fce6f27f8">UARTCC32XXDMA_PIN_50_UART0_RTS</a>&#160;&#160;&#160;0x331</td></tr>
<tr class="separator:a33cd607b3fc8b2027465dd7fce6f27f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b649a3e89361f0f49ef71e088a2476b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a0b649a3e89361f0f49ef71e088a2476b">UARTCC32XXDMA_PIN_50_UART1_RTS</a>&#160;&#160;&#160;0xA31</td></tr>
<tr class="separator:a0b649a3e89361f0f49ef71e088a2476b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf66678cad8289b283fc5d7a5b94c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#aedf66678cad8289b283fc5d7a5b94c26">UARTCC32XXDMA_PIN_52_UART0_RTS</a>&#160;&#160;&#160;0x633</td></tr>
<tr class="separator:aedf66678cad8289b283fc5d7a5b94c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76eb69eb053b53f6a89c24bf255f6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ac76eb69eb053b53f6a89c24bf255f6b6">UARTCC32XXDMA_PIN_61_UART0_RTS</a>&#160;&#160;&#160;0x53C</td></tr>
<tr class="separator:ac76eb69eb053b53f6a89c24bf255f6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d2db635533b90fe1ad44813f92dd19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a72d2db635533b90fe1ad44813f92dd19">UARTCC32XXDMA_PIN_61_UART0_CTS</a>&#160;&#160;&#160;0x63C</td></tr>
<tr class="separator:a72d2db635533b90fe1ad44813f92dd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a500495909c44c13a555be56ffd4afaa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a500495909c44c13a555be56ffd4afaa1">UARTCC32XXDMA_PIN_61_UART1_CTS</a>&#160;&#160;&#160;0x33C</td></tr>
<tr class="separator:a500495909c44c13a555be56ffd4afaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd9e9774367ff070b9ed60e0bdad2f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#abd9e9774367ff070b9ed60e0bdad2f90">UARTCC32XXDMA_PIN_62_UART0_RTS</a>&#160;&#160;&#160;0xA3D</td></tr>
<tr class="separator:abd9e9774367ff070b9ed60e0bdad2f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47514edc370383187783ac2700e6c27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a47514edc370383187783ac2700e6c27a">UARTCC32XXDMA_PIN_62_UART1_RTS</a>&#160;&#160;&#160;0x33D</td></tr>
<tr class="separator:a47514edc370383187783ac2700e6c27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af301884c26f72238aa26ec217b2ce134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#af301884c26f72238aa26ec217b2ce134">UARTCC32XXDMA_FLOWCTRL_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:af301884c26f72238aa26ec217b2ce134"><td class="mdescLeft">&#160;</td><td class="mdescRight">No hardware flow control.  <a href="#af301884c26f72238aa26ec217b2ce134">More...</a><br /></td></tr>
<tr class="separator:af301884c26f72238aa26ec217b2ce134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb7bc13ebc92b1cf8213a27ac0762f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#affb7bc13ebc92b1cf8213a27ac0762f1">UARTCC32XXDMA_FLOWCTRL_HARDWARE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:affb7bc13ebc92b1cf8213a27ac0762f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware flow control.  <a href="#affb7bc13ebc92b1cf8213a27ac0762f1">More...</a><br /></td></tr>
<tr class="separator:affb7bc13ebc92b1cf8213a27ac0762f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8901b84c7e2b48425c195150cee2c1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___c_m_d.html#ga8901b84c7e2b48425c195150cee2c1bc">UARTCC32XXDMA_CMD_IS_BUSY</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___c_o_n_t_r_o_l.html#ga0f5a809e0884da33fef102236eb51644">UART_CMD_RESERVED</a> + 0)</td></tr>
<tr class="memdesc:ga8901b84c7e2b48425c195150cee2c1bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command used by UART_control to determines whether the UART transmitter is busy or not.  <a href="group___u_a_r_t___c_m_d.html#ga8901b84c7e2b48425c195150cee2c1bc">More...</a><br /></td></tr>
<tr class="separator:ga8901b84c7e2b48425c195150cee2c1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767f57c3d3cc972d6dfbfe06b6be0a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___c_m_d.html#ga767f57c3d3cc972d6dfbfe06b6be0a23">UARTCC32XXDMA_CMD_IS_RX_DATA_AVAILABLE</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___c_o_n_t_r_o_l.html#ga0f5a809e0884da33fef102236eb51644">UART_CMD_RESERVED</a> + 1)</td></tr>
<tr class="memdesc:ga767f57c3d3cc972d6dfbfe06b6be0a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command used by UART_control to determines if there are any characters in the receive FIFO.  <a href="group___u_a_r_t___c_m_d.html#ga767f57c3d3cc972d6dfbfe06b6be0a23">More...</a><br /></td></tr>
<tr class="separator:ga767f57c3d3cc972d6dfbfe06b6be0a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb4459dc6b30b24df7363a63c04f1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t___c_m_d.html#gabbb4459dc6b30b24df7363a63c04f1e4">UARTCC32XXDMA_CMD_IS_TX_SPACE_AVAILABLE</a>&#160;&#160;&#160;(<a class="el" href="group___u_a_r_t___c_o_n_t_r_o_l.html#ga0f5a809e0884da33fef102236eb51644">UART_CMD_RESERVED</a> + 2)</td></tr>
<tr class="memdesc:gabbb4459dc6b30b24df7363a63c04f1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Command used by UART_control to determines if there is any space in the transmit FIFO.  <a href="group___u_a_r_t___c_m_d.html#gabbb4459dc6b30b24df7363a63c04f1e4">More...</a><br /></td></tr>
<tr class="separator:gabbb4459dc6b30b24df7363a63c04f1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ad6f79384f9fc97f7ee4d84b48295b10b"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ad6f79384f9fc97f7ee4d84b48295b10b">UARTCC32XXDMA_ErrorCallback</a>) (<a class="el" href="_u_a_r_t_8h.html#ab69886c7119a5054a972d8c735f15928">UART_Handle</a> handle, uint32_t error)</td></tr>
<tr class="memdesc:ad6f79384f9fc97f7ee4d84b48295b10b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The definition of an optional callback function used by the UART driver to notify the application when a receive error (FIFO overrun, parity error, etc) occurs.  <a href="#ad6f79384f9fc97f7ee4d84b48295b10b">More...</a><br /></td></tr>
<tr class="separator:ad6f79384f9fc97f7ee4d84b48295b10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25cbd4c7cf74782099e40839aa70d414"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t_c_c32_x_x_d_m_a___object.html">UARTCC32XXDMA_Object</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a25cbd4c7cf74782099e40839aa70d414">UARTCC32XXDMA_Handle</a></td></tr>
<tr class="separator:a25cbd4c7cf74782099e40839aa70d414"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad0c07f745f0f1f1952e878176832a48f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_u_a_r_t___fxn_table.html">UART_FxnTable</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#ad0c07f745f0f1f1952e878176832a48f">UARTCC32XXDMA_fxnTable</a></td></tr>
<tr class="separator:ad0c07f745f0f1f1952e878176832a48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a8fb2d9a46355fc00af1ceaf35a9f64b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb2d9a46355fc00af1ceaf35a9f64b2">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_UNASSIGNED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_UNASSIGNED&#160;&#160;&#160;0xFFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates a pin is not being used. </p>
<p>If hardware flow control is not being used, the UART CTS and RTS pins should be set to UARTCC32XX_PIN_UNASSIGNED. </p>

</div>
</div>
<a id="ae7168506fee6c0647bc70ac21591b04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7168506fee6c0647bc70ac21591b04a">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_01_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_01_UART1_TX&#160;&#160;&#160;0x700</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 1 is used for UART1 TX </p>

</div>
</div>
<a id="a2212aca8737095c1711bdaf621692b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2212aca8737095c1711bdaf621692b19">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_02_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_02_UART1_RX&#160;&#160;&#160;0x701</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 2 is used for UART1 RX </p>

</div>
</div>
<a id="a17b4f8f60c514e7b3db293add89ff030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b4f8f60c514e7b3db293add89ff030">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_03_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_03_UART0_TX&#160;&#160;&#160;0x702</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 3 is used for UART0 TX </p>

</div>
</div>
<a id="ad6915ad3325aed1f5b919f0d209fa5b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6915ad3325aed1f5b919f0d209fa5b2">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_04_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_04_UART0_RX&#160;&#160;&#160;0x703</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 4 is used for UART0 RX </p>

</div>
</div>
<a id="ac8dc709698daad400525ec79bdf5c224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8dc709698daad400525ec79bdf5c224">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_07_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_07_UART1_TX&#160;&#160;&#160;0x506</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 7 is used for UART1 TX </p>

</div>
</div>
<a id="ac5f2c0eb5dbe811220fc85d6e8cce09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f2c0eb5dbe811220fc85d6e8cce09c">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_08_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_08_UART1_RX&#160;&#160;&#160;0x507</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 8 is used for UART1 RX </p>

</div>
</div>
<a id="ae9e28d34c1f2ee6032b21923c9853e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9e28d34c1f2ee6032b21923c9853e0c">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_16_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_16_UART1_TX&#160;&#160;&#160;0x20F</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 16 is used for UART1 TX </p>

</div>
</div>
<a id="a0733f5d3630579b0c271c6ee6ca73768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0733f5d3630579b0c271c6ee6ca73768">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_17_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_17_UART1_RX&#160;&#160;&#160;0x210</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 17 is used for UART1 RX </p>

</div>
</div>
<a id="a0ed635da6a4f4a8361ff83f44be58727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed635da6a4f4a8361ff83f44be58727">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_45_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_45_UART0_RX&#160;&#160;&#160;0x92C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 45 is used for UART0 RX </p>

</div>
</div>
<a id="ab1d5219c0b8fce2a9bc91b8840de4952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d5219c0b8fce2a9bc91b8840de4952">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_45_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_45_UART1_RX&#160;&#160;&#160;0x22C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 45 is used for UART1 RX </p>

</div>
</div>
<a id="a3163f2aaf3b50f438c55f88f164028b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3163f2aaf3b50f438c55f88f164028b0">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_53_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_53_UART0_TX&#160;&#160;&#160;0x934</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 53 is used for UART0 TX </p>

</div>
</div>
<a id="a71c903d14f9af3a814cea65f461f2170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71c903d14f9af3a814cea65f461f2170">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_55_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_55_UART0_TX&#160;&#160;&#160;0x336</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 55 is used for UART0 TX </p>

</div>
</div>
<a id="a2934f5ef3d0a27a42f30b23b383e541e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2934f5ef3d0a27a42f30b23b383e541e">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_55_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_55_UART1_TX&#160;&#160;&#160;0x636</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 55 is used for UART1 TX </p>

</div>
</div>
<a id="a195dac0dec3b3ee6bf36c80a6aec5fc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195dac0dec3b3ee6bf36c80a6aec5fc1">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_57_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_57_UART0_RX&#160;&#160;&#160;0x338</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 57 is used for UART0 RX </p>

</div>
</div>
<a id="a8cf8b97a2b28440d974e0bfd9164dcfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf8b97a2b28440d974e0bfd9164dcfa">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_57_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_57_UART1_RX&#160;&#160;&#160;0x638</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 57 is used for UART1 RX </p>

</div>
</div>
<a id="ae110313d47de0a37c2d42d6db0070e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae110313d47de0a37c2d42d6db0070e71">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_58_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_58_UART1_TX&#160;&#160;&#160;0x639</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 58 is used for UART1 TX </p>

</div>
</div>
<a id="a62bef9b95b26aabdee6c699d3689c2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62bef9b95b26aabdee6c699d3689c2ce">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_59_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_59_UART1_RX&#160;&#160;&#160;0x63A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 59 is used for UART1 RX </p>

</div>
</div>
<a id="a81bb20ae2ea1d3971dab87b6fd90e69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81bb20ae2ea1d3971dab87b6fd90e69a">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_62_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_62_UART0_TX&#160;&#160;&#160;0xB3D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART0 TX </p>

</div>
</div>
<a id="abf82e8f518317fdadc414c3fa11f1f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf82e8f518317fdadc414c3fa11f1f41">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_50_UART0_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_50_UART0_CTS&#160;&#160;&#160;0xC31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART0 CTS </p>

</div>
</div>
<a id="a33cd607b3fc8b2027465dd7fce6f27f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cd607b3fc8b2027465dd7fce6f27f8">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_50_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_50_UART0_RTS&#160;&#160;&#160;0x331</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART0 RTS </p>

</div>
</div>
<a id="a0b649a3e89361f0f49ef71e088a2476b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b649a3e89361f0f49ef71e088a2476b">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_50_UART1_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_50_UART1_RTS&#160;&#160;&#160;0xA31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 50 is used for UART1 RTS </p>

</div>
</div>
<a id="aedf66678cad8289b283fc5d7a5b94c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf66678cad8289b283fc5d7a5b94c26">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_52_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_52_UART0_RTS&#160;&#160;&#160;0x633</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 52 is used for UART0 RTS </p>

</div>
</div>
<a id="ac76eb69eb053b53f6a89c24bf255f6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76eb69eb053b53f6a89c24bf255f6b6">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_61_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_61_UART0_RTS&#160;&#160;&#160;0x53C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART0 RTS </p>

</div>
</div>
<a id="a72d2db635533b90fe1ad44813f92dd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d2db635533b90fe1ad44813f92dd19">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_61_UART0_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_61_UART0_CTS&#160;&#160;&#160;0x63C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART0 CTS </p>

</div>
</div>
<a id="a500495909c44c13a555be56ffd4afaa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a500495909c44c13a555be56ffd4afaa1">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_61_UART1_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_61_UART1_CTS&#160;&#160;&#160;0x33C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 61 is used for UART1 CTS </p>

</div>
</div>
<a id="abd9e9774367ff070b9ed60e0bdad2f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd9e9774367ff070b9ed60e0bdad2f90">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_62_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_62_UART0_RTS&#160;&#160;&#160;0xA3D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART0 RTS </p>

</div>
</div>
<a id="a47514edc370383187783ac2700e6c27a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47514edc370383187783ac2700e6c27a">&sect;&nbsp;</a></span>UARTCC32XXDMA_PIN_62_UART1_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_PIN_62_UART1_RTS&#160;&#160;&#160;0x33D</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PIN 62 is used for UART1 RTS </p>

</div>
</div>
<a id="af301884c26f72238aa26ec217b2ce134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af301884c26f72238aa26ec217b2ce134">&sect;&nbsp;</a></span>UARTCC32XXDMA_FLOWCTRL_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_FLOWCTRL_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>No hardware flow control. </p>

</div>
</div>
<a id="affb7bc13ebc92b1cf8213a27ac0762f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb7bc13ebc92b1cf8213a27ac0762f1">&sect;&nbsp;</a></span>UARTCC32XXDMA_FLOWCTRL_HARDWARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UARTCC32XXDMA_FLOWCTRL_HARDWARE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware flow control. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ad6f79384f9fc97f7ee4d84b48295b10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f79384f9fc97f7ee4d84b48295b10b">&sect;&nbsp;</a></span>UARTCC32XXDMA_ErrorCallback</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* UARTCC32XXDMA_ErrorCallback) (<a class="el" href="_u_a_r_t_8h.html#ab69886c7119a5054a972d8c735f15928">UART_Handle</a> handle, uint32_t error)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The definition of an optional callback function used by the UART driver to notify the application when a receive error (FIFO overrun, parity error, etc) occurs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">UART_Handle</td><td>UART_Handle</td></tr>
    <tr><td class="paramname">error</td><td>The current value of the receive status register. Please refer to the device data sheet to interpret this value. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a25cbd4c7cf74782099e40839aa70d414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25cbd4c7cf74782099e40839aa70d414">&sect;&nbsp;</a></span>UARTCC32XXDMA_Handle</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_u_a_r_t_c_c32_x_x_d_m_a___object.html">UARTCC32XXDMA_Object</a> * <a class="el" href="_u_a_r_t_c_c32_x_x_d_m_a_8h.html#a25cbd4c7cf74782099e40839aa70d414">UARTCC32XXDMA_Handle</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ad0c07f745f0f1f1952e878176832a48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0c07f745f0f1f1952e878176832a48f">&sect;&nbsp;</a></span>UARTCC32XXDMA_fxnTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_u_a_r_t___fxn_table.html">UART_FxnTable</a> UARTCC32XXDMA_fxnTable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2020</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
