
*** Running vivado
    with args -log TopLevelControlAlgo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelControlAlgo.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source TopLevelControlAlgo.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/jules/Desktop/project_David-fpga/project_David-fpga.srcs/utils_1/imports/synth_1/TopLevelControlAlgo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/jules/Desktop/project_David-fpga/project_David-fpga.srcs/utils_1/imports/synth_1/TopLevelControlAlgo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TopLevelControlAlgo -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28148
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1703.922 ; gain = 67.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelControlAlgo' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:58]
INFO: [Synth 8-3491] module 'TestLedCpnt' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TestLedCpnt.vhd:35' bound to instance 'CptLed' of component 'TestLedCpnt' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:163]
INFO: [Synth 8-638] synthesizing module 'TestLedCpnt' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TestLedCpnt.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'TestLedCpnt' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TestLedCpnt.vhd:43]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/counter.vhd:35' bound to instance 'CptCounter' of component 'counter' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/counter.vhd:42]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/counter.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/counter.vhd:42]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/counter.vhd:35' bound to instance 'BuzCounter' of component 'counter' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:177]
INFO: [Synth 8-3491] module 'PIRSensor' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/PIRSensor.vhd:34' bound to instance 'RESPIRSensor' of component 'PIRSensor' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:184]
INFO: [Synth 8-638] synthesizing module 'PIRSensor' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/PIRSensor.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'PIRSensor' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/PIRSensor.vhd:44]
INFO: [Synth 8-3491] module 'Buzzer' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/Buzzer.vhd:34' bound to instance 'BuzActor' of component 'Buzzer' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:191]
INFO: [Synth 8-638] synthesizing module 'Buzzer' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/Buzzer.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Buzzer' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/Buzzer.vhd:43]
INFO: [Synth 8-3491] module 'UART_SCOM' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd:8' bound to instance 'UART_Raspi' of component 'UART_SCOM' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:197]
INFO: [Synth 8-638] synthesizing module 'UART_SCOM' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd:18]
INFO: [Synth 8-3491] module 'freq_div' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/freq_div.vhd:5' bound to instance 'U0' of component 'freq_div' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd:77]
INFO: [Synth 8-638] synthesizing module 'freq_div' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/freq_div.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'freq_div' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/freq_div.vhd:12]
INFO: [Synth 8-3491] module 'byte_gen' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/byte_gen.vhd:4' bound to instance 'U1' of component 'byte_gen' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd:79]
INFO: [Synth 8-638] synthesizing module 'byte_gen' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/byte_gen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'byte_gen' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/byte_gen.vhd:13]
	Parameter g_CLKS_PER_BIT bound to: 1302 - type: integer 
INFO: [Synth 8-3491] module 'UART_TX' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:5' bound to instance 'U2' of component 'UART_TX' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd:85]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:20]
	Parameter g_CLKS_PER_BIT bound to: 1302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:20]
	Parameter g_CLKS_PER_BIT bound to: 1302 - type: integer 
INFO: [Synth 8-3491] module 'UART_RX' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:5' bound to instance 'U3' of component 'UART_RX' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd:94]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:18]
	Parameter g_CLKS_PER_BIT bound to: 1302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:18]
INFO: [Synth 8-3491] module 'id_code_gen' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/id_code_gen.vhd:4' bound to instance 'U4' of component 'id_code_gen' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd:101]
INFO: [Synth 8-638] synthesizing module 'id_code_gen' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/id_code_gen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'id_code_gen' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/id_code_gen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'UART_SCOM' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_SCOM.vhd:18]
INFO: [Synth 8-3491] module 'ControlAlgo' declared at 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:34' bound to instance 'ControlALgoComp' of component 'ControlALgo' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:206]
INFO: [Synth 8-638] synthesizing module 'ControlAlgo' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:62]
WARNING: [Synth 8-614] signal 'AlgboutCpt' is read in the process but is not in the sensitivity list [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'ControlAlgo' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'TopLevelControlAlgo' (0#1) [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/TopLevelControlAlgo.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element BuzEnable_out_reg was removed.  [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/Buzzer.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element r_Clk_Count_reg was removed.  [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element r_Bit_Index_reg was removed.  [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element r_TX_Data_reg was removed.  [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element r_Bit_Index_reg was removed.  [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:55]
WARNING: [Synth 8-3848] Net Algid_pin in module/entity ControlAlgo does not have driver. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:56]
WARNING: [Synth 8-3848] Net AlgCode_pin in module/entity ControlAlgo does not have driver. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:57]
WARNING: [Synth 8-7129] Port Algid_pin[3] in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Algid_pin[2] in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Algid_pin[1] in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port Algid_pin[0] in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port AlgCode_pin[3] in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port AlgCode_pin[2] in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port AlgCode_pin[1] in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port AlgCode_pin[0] in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port resetPir in module ControlAlgo is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_TX_Byte[7] in module UART_TX is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_TX_Byte[6] in module UART_TX is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_TX_Byte[5] in module UART_TX is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_TX_Byte[4] in module UART_TX is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_TX_Byte[3] in module UART_TX is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_TX_Byte[2] in module UART_TX is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_TX_Byte[1] in module UART_TX is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_TX_Byte[0] in module UART_TX is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module PIRSensor is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module PIRSensor is either unconnected or has no load
WARNING: [Synth 8-7129] Port PIROut in module PIRSensor is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.043 ; gain = 149.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.043 ; gain = 149.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1786.043 ; gain = 149.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1786.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:11]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc:11]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevelControlAlgo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevelControlAlgo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1863.520 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                                0 |                              000
          s_tx_start_bit |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                              000
          s_rx_start_bit |                              010 |                              001
          s_rx_data_bits |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'one-hot' in module 'UART_RX'
WARNING: [Synth 8-327] inferring latch for variable 'id_o_reg' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/id_code_gen.vhd:19]
WARNING: [Synth 8-327] inferring latch for variable 'code_o_reg' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/id_code_gen.vhd:20]
WARNING: [Synth 8-327] inferring latch for variable 'AlgBuzzer_in_reg' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'AlgresetCpt_reg' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'AlgOnCpt_reg' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 'AlgSw_pin_reg' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'buzCptMem_reg' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/new/ControlAlgo.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design TopLevelControlAlgo has port TOPAlgPIRes driven by constant 0
WARNING: [Synth 8-3917] design TopLevelControlAlgo has port TOPAlgTX_pin driven by constant 0
WARNING: [Synth 8-7129] Port TOPresetPir in module TopLevelControlAlgo is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (UART_Raspi/U2/FSM_sequential_r_SM_Main_reg) is unused and will be removed from module TopLevelControlAlgo.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_TX_Serial1_out with 1st driver pin 'UART_Raspi/U2/o_TX_Serial_reg/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:41]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_TX_Serial1_out with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:41]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_TX_Serial1_out is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_TX.vhd:41]
WARNING: [Synth 8-3332] Sequential element (UART_Raspi/U3/FSM_onehot_r_SM_Main_reg[2]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (UART_Raspi/U3/FSM_onehot_r_SM_Main_reg[1]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (UART_Raspi/U3/FSM_onehot_r_SM_Main_reg[0]) is unused and will be removed from module TopLevelControlAlgo.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[7] with 1st driver pin 'UART_Raspi/U3/o_RX_Byte_reg[7]/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[7] with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_RX_Byte_reg[7] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[6] with 1st driver pin 'UART_Raspi/U3/o_RX_Byte_reg[6]/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[6] with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_RX_Byte_reg[6] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[5] with 1st driver pin 'UART_Raspi/U3/o_RX_Byte_reg[5]/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[5] with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_RX_Byte_reg[5] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[4] with 1st driver pin 'UART_Raspi/U3/o_RX_Byte_reg[4]/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[4] with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_RX_Byte_reg[4] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[3] with 1st driver pin 'UART_Raspi/U3/o_RX_Byte_reg[3]/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[3] with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_RX_Byte_reg[3] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[2] with 1st driver pin 'UART_Raspi/U3/o_RX_Byte_reg[2]/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[2] with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_RX_Byte_reg[2] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[1] with 1st driver pin 'UART_Raspi/U3/o_RX_Byte_reg[1]/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[1] with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_RX_Byte_reg[1] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[0] with 1st driver pin 'UART_Raspi/U3/o_RX_Byte_reg[0]/Q' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin o_RX_Byte_reg[0] with 2nd driver pin 'GND' [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
CRITICAL WARNING: [Synth 8-6858] multi-driven net o_RX_Byte_reg[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/project_David-fpga/project_David-fpga.srcs/sources_1/imports/new/UART_RX.vhd:57]
WARNING: [Synth 8-3332] Sequential element (UART_Raspi/U4/id_o_reg[3]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgBuzzer_in_reg) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgresetCpt_reg) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgOnCpt_reg) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgSw_pin_reg[7]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgSw_pin_reg[6]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgSw_pin_reg[5]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgSw_pin_reg[4]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgSw_pin_reg[3]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgSw_pin_reg[2]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgSw_pin_reg[1]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/AlgSw_pin_reg[0]) is unused and will be removed from module TopLevelControlAlgo.
WARNING: [Synth 8-3332] Sequential element (ControlALgoComp/buzCptMem_reg) is unused and will be removed from module TopLevelControlAlgo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |     1|
|6     |LUT5 |     1|
|7     |LUT6 |     2|
|8     |FDRE |     7|
|9     |IBUF |     2|
|10    |OBUF |    13|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.520 ; gain = 226.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 27 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1863.520 ; gain = 149.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.520 ; gain = 226.750
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c46e2c3c
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 60 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1863.520 ; gain = 226.750
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/jules/Desktop/Travail/VHDL_Master_Camp/ProjetMicJulesSynth/ProjetMicJulesSynth.runs/synth_1/TopLevelControlAlgo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevelControlAlgo_utilization_synth.rpt -pb TopLevelControlAlgo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  6 11:47:18 2022...
