

================================================================
== Vitis HLS Report for 'Block_entry3947_proc'
================================================================
* Date:           Sun Nov 13 22:40:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CORDIC_original
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.35 ns|  3.903 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       17|       17|  90.950 ns|  90.950 ns|   17|   17|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 19 [1/1] (1.95ns)   --->   "%p_read15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 19 'read' 'p_read15' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.95ns)   --->   "%p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 20 'read' 'p_read_10' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Repl2_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read15, i32 15"   --->   Operation 21 'bitselect' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read15, i32 7, i32 15"   --->   Operation 22 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %p_read_10, i32 7, i32 15"   --->   Operation 23 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read15, i32 15"   --->   Operation 24 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 25 [1/1] (1.95ns)   --->   "%p_read26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 25 'read' 'p_read26' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%y_sft_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i9, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i1 %p_Repl2_s, i9 %tmp"   --->   Operation 26 'bitconcatenate' 'y_sft_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1534 = sext i9 %r_V_3"   --->   Operation 27 'sext' 'sext_ln1534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%sub_ln859 = sub i16 %p_read_10, i16 %y_sft_V"   --->   Operation 28 'sub' 'sub_ln859' <Predicate = (p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %y_sft_V, i16 %p_read_10"   --->   Operation 29 'add' 'add_ln859' <Predicate = (!p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%r_V = select i1 %p_Repl2_s, i16 %sub_ln859, i16 %add_ln859"   --->   Operation 30 'select' 'r_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.07ns)   --->   "%add_ln859_13 = add i16 %sext_ln1534, i16 %p_read15"   --->   Operation 31 'add' 'add_ln859_13' <Predicate = (p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.07ns)   --->   "%sub_ln859_7 = sub i16 %p_read15, i16 %sext_ln1534"   --->   Operation 32 'sub' 'sub_ln859_7' <Predicate = (!p_Repl2_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%select_ln859_13 = select i1 %p_Repl2_s, i16 %add_ln859_13, i16 %sub_ln859_7"   --->   Operation 33 'select' 'select_ln859_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln859_14 = select i1 %tmp_23, i16 65472, i16 64"   --->   Operation 34 'select' 'select_ln859_14' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_14 = add i16 %select_ln859_14, i16 %p_read26"   --->   Operation 35 'add' 'add_ln859_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_15 = add i16 %select_ln859_13, i16 %add_ln859_14"   --->   Operation 36 'add' 'add_ln859_15' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i16 %r_V"   --->   Operation 37 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i26 %sext_ln1317, i26 879"   --->   Operation 38 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 39 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i26 %sext_ln1317, i26 879"   --->   Operation 39 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 40 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_4 = mul i26 %sext_ln1317, i26 879"   --->   Operation 40 'mul' 'r_V_4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i26 %sext_ln1317, i26 879"   --->   Operation 41 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln874 = trunc i26 %r_V_4"   --->   Operation 42 'trunc' 'trunc_ln874' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.73>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %r_V_4, i32 10"   --->   Operation 43 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%p_Val2_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %r_V_4, i32 10, i32 25"   --->   Operation 44 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%p_Result_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %r_V_4, i32 9"   --->   Operation 45 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (1.66ns)   --->   "%r_5 = icmp_ne  i9 %trunc_ln874, i9 0"   --->   Operation 46 'icmp' 'r_5' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%or_ln420 = or i1 %p_Result_s, i1 %r_5"   --->   Operation 47 'or' 'or_ln420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%and_ln420 = and i1 %or_ln420, i1 %p_Result_28"   --->   Operation 48 'and' 'and_ln420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln423)   --->   "%zext_ln423 = zext i1 %and_ln420"   --->   Operation 49 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln423 = add i16 %p_Val2_8, i16 %zext_ln423"   --->   Operation 50 'add' 'add_ln423' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.95>
ST_8 : Operation 51 [1/1] (1.95ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %outStream_theta, i16 %add_ln859_15" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_8 : Operation 52 [1/1] (1.95ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %outStream_r, i16 %add_ln423" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'write' 'write_ln174' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 9 <SV = 8> <Delay = 1.95>
ST_9 : Operation 53 [1/1] (1.95ns)   --->   "%tmp_V_6 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %outStream_r" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tmp_V_6' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_6, i32 15"   --->   Operation 54 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 55 [1/1] (1.95ns)   --->   "%tmp_V_8 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %outStream_theta" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'read' 'tmp_V_8' <Predicate = true> <Delay = 1.95> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_8, i32 15"   --->   Operation 56 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.07>
ST_10 : Operation 57 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, i16 %tmp_V_6"   --->   Operation 57 'sub' 'tmp_V' <Predicate = (p_Result_29)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (2.07ns)   --->   "%tmp_V_4 = sub i16 0, i16 %tmp_V_8"   --->   Operation 58 'sub' 'tmp_V_4' <Predicate = (p_Result_32)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 59 [1/1] (2.42ns)   --->   "%icmp_ln1136 = icmp_eq  i16 %tmp_V_6, i16 0"   --->   Operation 59 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.80ns)   --->   "%tmp_V_7 = select i1 %p_Result_29, i16 %tmp_V, i16 %tmp_V_6"   --->   Operation 60 'select' 'tmp_V_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i16 @llvm.part.select.i16, i16 %tmp_V_7, i32 15, i32 0"   --->   Operation 61 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_30 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_15"   --->   Operation 62 'bitconcatenate' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1244 = sext i17 %p_Result_30"   --->   Operation 63 'sext' 'sext_ln1244' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244, i1 1"   --->   Operation 64 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (2.55ns)   --->   "%sub_ln1145 = sub i32 16, i32 %l"   --->   Operation 65 'sub' 'sub_ln1145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1145 = trunc i32 %sub_ln1145"   --->   Operation 66 'trunc' 'trunc_ln1145' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i32 %sub_ln1145"   --->   Operation 67 'trunc' 'trunc_ln1148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1144 = trunc i32 %l"   --->   Operation 68 'trunc' 'trunc_ln1144' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (2.42ns)   --->   "%icmp_ln1136_1 = icmp_eq  i16 %tmp_V_8, i16 0"   --->   Operation 69 'icmp' 'icmp_ln1136_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.80ns)   --->   "%tmp_V_9 = select i1 %p_Result_32, i16 %tmp_V_4, i16 %tmp_V_8"   --->   Operation 70 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_22 = partselect i16 @llvm.part.select.i16, i16 %tmp_V_9, i32 15, i32 0"   --->   Operation 71 'partselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_33 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_22"   --->   Operation 72 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1244_1 = sext i17 %p_Result_33"   --->   Operation 73 'sext' 'sext_ln1244_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244_1, i1 1"   --->   Operation 74 'cttz' 'l_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (2.55ns)   --->   "%sub_ln1145_1 = sub i32 16, i32 %l_1"   --->   Operation 75 'sub' 'sub_ln1145_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1145_1 = trunc i32 %sub_ln1145_1"   --->   Operation 76 'trunc' 'trunc_ln1145_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = trunc i32 %sub_ln1145_1"   --->   Operation 77 'trunc' 'trunc_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1144_1 = trunc i32 %l_1"   --->   Operation 78 'trunc' 'trunc_ln1144_1' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 79 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1145, i32 4294967272"   --->   Operation 79 'add' 'lsb_index' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 80 'partselect' 'tmp_27' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.78ns)   --->   "%sub_ln1148 = sub i5 9, i5 %trunc_ln1148"   --->   Operation 81 'sub' 'sub_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln1159 = add i32 %sub_ln1145, i32 4294967271"   --->   Operation 82 'add' 'add_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (2.55ns)   --->   "%sub_ln1160 = sub i32 25, i32 %sub_ln1145"   --->   Operation 83 'sub' 'sub_ln1160' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (2.55ns)   --->   "%lsb_index_1 = add i32 %sub_ln1145_1, i32 4294967272"   --->   Operation 84 'add' 'lsb_index_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 85 'partselect' 'tmp_31' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (1.78ns)   --->   "%sub_ln1148_1 = sub i5 9, i5 %trunc_ln1148_1"   --->   Operation 86 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln1136_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (2.55ns)   --->   "%add_ln1159_1 = add i32 %sub_ln1145_1, i32 4294967271"   --->   Operation 87 'add' 'add_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.55ns)   --->   "%sub_ln1160_1 = sub i32 25, i32 %sub_ln1145_1"   --->   Operation 88 'sub' 'sub_ln1160_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.64>
ST_13 : Operation 89 [1/1] (2.47ns)   --->   "%icmp_ln1147 = icmp_sgt  i31 %tmp_27, i31 0"   --->   Operation 89 'icmp' 'icmp_ln1147' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%zext_ln1148 = zext i5 %sub_ln1148"   --->   Operation 90 'zext' 'zext_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%lshr_ln1148 = lshr i16 65535, i16 %zext_ln1148"   --->   Operation 91 'lshr' 'lshr_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%p_Result_17 = and i16 %tmp_V_7, i16 %lshr_ln1148"   --->   Operation 92 'and' 'p_Result_17' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1148 = icmp_ne  i16 %p_Result_17, i16 0"   --->   Operation 93 'icmp' 'icmp_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln1147, i1 %icmp_ln1148"   --->   Operation 94 'and' 'a' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 95 'bitselect' 'tmp_28' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln1150 = xor i1 %tmp_28, i1 1"   --->   Operation 96 'xor' 'xor_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (2.07ns)   --->   "%add_ln1150 = add i16 %trunc_ln1145, i16 65512"   --->   Operation 97 'add' 'add_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_7, i16 %add_ln1150"   --->   Operation 98 'bitselect' 'p_Result_18' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln1150 = and i1 %p_Result_18, i1 %xor_ln1150"   --->   Operation 99 'and' 'and_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln1150 = or i1 %and_ln1150, i1 %a"   --->   Operation 100 'or' 'or_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150"   --->   Operation 101 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln1136)> <Delay = 0.97>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i16 %tmp_V_7"   --->   Operation 102 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (2.47ns)   --->   "%icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 103 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1159 = zext i32 %add_ln1159"   --->   Operation 104 'zext' 'zext_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 105 [2/2] (3.60ns)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 105 'lshr' 'lshr_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1160 = zext i32 %sub_ln1160"   --->   Operation 106 'zext' 'zext_ln1160' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (3.60ns)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 107 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1136)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (2.47ns)   --->   "%icmp_ln1147_1 = icmp_sgt  i31 %tmp_31, i31 0"   --->   Operation 108 'icmp' 'icmp_ln1147_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148_1)   --->   "%zext_ln1148_1 = zext i5 %sub_ln1148_1"   --->   Operation 109 'zext' 'zext_ln1148_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148_1)   --->   "%lshr_ln1148_1 = lshr i16 65535, i16 %zext_ln1148_1"   --->   Operation 110 'lshr' 'lshr_ln1148_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148_1)   --->   "%p_Result_24 = and i16 %tmp_V_9, i16 %lshr_ln1148_1"   --->   Operation 111 'and' 'p_Result_24' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1148_1 = icmp_ne  i16 %p_Result_24, i16 0"   --->   Operation 112 'icmp' 'icmp_ln1148_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%a_1 = and i1 %icmp_ln1147_1, i1 %icmp_ln1148_1"   --->   Operation 113 'and' 'a_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 114 'bitselect' 'tmp_32' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%xor_ln1150_1 = xor i1 %tmp_32, i1 1"   --->   Operation 115 'xor' 'xor_ln1150_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (2.07ns)   --->   "%add_ln1150_1 = add i16 %trunc_ln1145_1, i16 65512"   --->   Operation 116 'add' 'add_ln1150_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_9, i16 %add_ln1150_1"   --->   Operation 117 'bitselect' 'p_Result_25' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%and_ln1150_1 = and i1 %p_Result_25, i1 %xor_ln1150_1"   --->   Operation 118 'and' 'and_ln1150_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1_i)   --->   "%or_ln1150_1 = or i1 %and_ln1150_1, i1 %a_1"   --->   Operation 119 'or' 'or_ln1150_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1150_1_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150_1"   --->   Operation 120 'bitconcatenate' 'or_ln1150_1_i' <Predicate = (!icmp_ln1136_1)> <Delay = 0.97>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1158_1 = zext i16 %tmp_V_9"   --->   Operation 121 'zext' 'zext_ln1158_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (2.47ns)   --->   "%icmp_ln1159_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 122 'icmp' 'icmp_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1159_1 = zext i32 %add_ln1159_1"   --->   Operation 123 'zext' 'zext_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 124 [2/2] (3.60ns)   --->   "%lshr_ln1159_1 = lshr i64 %zext_ln1158_1, i64 %zext_ln1159_1"   --->   Operation 124 'lshr' 'lshr_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1160_1 = zext i32 %sub_ln1160_1"   --->   Operation 125 'zext' 'zext_ln1160_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (3.60ns)   --->   "%shl_ln1160_1 = shl i64 %zext_ln1158_1, i64 %zext_ln1160_1"   --->   Operation 126 'shl' 'shl_ln1160_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.60>
ST_14 : Operation 127 [1/2] (3.60ns)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 127 'lshr' 'lshr_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/2] (3.60ns)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 128 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1136)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/2] (3.60ns)   --->   "%lshr_ln1159_1 = lshr i64 %zext_ln1158_1, i64 %zext_ln1159_1"   --->   Operation 129 'lshr' 'lshr_ln1159_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/2] (3.60ns)   --->   "%shl_ln1160_1 = shl i64 %zext_ln1158_1, i64 %zext_ln1160_1"   --->   Operation 130 'shl' 'shl_ln1160_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.60> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.52>
ST_15 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160"   --->   Operation 131 'select' 'm_2' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1162 = zext i2 %or_ln_i"   --->   Operation 132 'zext' 'zext_ln1162' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln1162"   --->   Operation 133 'add' 'm_3' <Predicate = (!icmp_ln1136)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%m_9 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 134 'partselect' 'm_9' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 135 'bitselect' 'p_Result_19' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln1159_1, i64 %lshr_ln1159_1, i64 %shl_ln1160_1"   --->   Operation 136 'select' 'm_7' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln1162_1 = zext i2 %or_ln1150_1_i"   --->   Operation 137 'zext' 'zext_ln1162_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_8 = add i64 %m_7, i64 %zext_ln1162_1"   --->   Operation 138 'add' 'm_8' <Predicate = (!icmp_ln1136_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%m_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_8, i32 1, i32 63"   --->   Operation 139 'partselect' 'm_10' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_8, i32 25"   --->   Operation 140 'bitselect' 'p_Result_26' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.24>
ST_16 : Operation 141 [1/1] (1.24ns)   --->   "%select_ln1144 = select i1 %p_Result_19, i8 127, i8 126"   --->   Operation 141 'select' 'select_ln1144' <Predicate = (!icmp_ln1136)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (1.24ns)   --->   "%select_ln1144_1 = select i1 %p_Result_26, i8 127, i8 126"   --->   Operation 142 'select' 'select_ln1144_1' <Predicate = (!icmp_ln1136_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.66>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i63 %m_9"   --->   Operation 143 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165 = sub i8 3, i8 %trunc_ln1144"   --->   Operation 144 'sub' 'sub_ln1165' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 145 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144"   --->   Operation 145 'add' 'add_ln1170' <Predicate = (!icmp_ln1136)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_9_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_29, i8 %add_ln1170"   --->   Operation 146 'bitconcatenate' 'tmp_9_i' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_31 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_9_i, i32 23, i32 31"   --->   Operation 147 'partset' 'p_Result_31' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln809 = trunc i64 %p_Result_31"   --->   Operation 148 'trunc' 'trunc_ln809' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1163_1 = zext i63 %m_10"   --->   Operation 149 'zext' 'zext_ln1163_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165_1 = sub i8 3, i8 %trunc_ln1144_1"   --->   Operation 150 'sub' 'sub_ln1165_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 151 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170_1 = add i8 %sub_ln1165_1, i8 %select_ln1144_1"   --->   Operation 151 'add' 'add_ln1170_1' <Predicate = (!icmp_ln1136_1)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_11_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_32, i8 %add_ln1170_1"   --->   Operation 152 'bitconcatenate' 'tmp_11_i' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_34 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163_1, i9 %tmp_11_i, i32 23, i32 31"   --->   Operation 153 'partset' 'p_Result_34' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln809_1 = trunc i64 %p_Result_34"   --->   Operation 154 'trunc' 'trunc_ln809_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 0.69>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %outStream_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %outStream_theta, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.69ns)   --->   "%select_ln1136 = select i1 %icmp_ln1136, i32 0, i32 %trunc_ln809"   --->   Operation 157 'select' 'select_ln1136' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %r, i32 %select_ln1136" [cordiccart2pol.cpp:156]   --->   Operation 158 'write' 'write_ln156' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.69ns)   --->   "%select_ln1136_1 = select i1 %icmp_ln1136_1, i32 0, i32 %trunc_ln809_1"   --->   Operation 159 'select' 'select_ln1136_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %theta, i32 %select_ln1136_1" [cordiccart2pol.cpp:157]   --->   Operation 160 'write' 'write_ln157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_r_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i16 %outStream_r, i16 %outStream_r"   --->   Operation 161 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_theta_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i16 %outStream_theta, i16 %outStream_theta"   --->   Operation 162 'specchannel' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 163 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.35ns, clock uncertainty: 1.44ns.

 <State 1>: 1.95ns
The critical path consists of the following:
	wire read operation ('p_read15') on port 'p_read1' [11]  (1.95 ns)

 <State 2>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln859') [18]  (2.08 ns)
	'select' operation ('r.V') [20]  (0.805 ns)

 <State 3>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln859_14') [26]  (0 ns)
	'add' operation ('add_ln859_15') [27]  (3.9 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('r.V') [30]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('r.V') [30]  (2.15 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.74ns
The critical path consists of the following:
	'icmp' operation ('r') [35]  (1.66 ns)
	'or' operation ('or_ln420') [36]  (0 ns)
	'and' operation ('qb') [37]  (0 ns)
	'add' operation ('add_ln423') [39]  (2.08 ns)

 <State 8>: 1.95ns
The critical path consists of the following:
	fifo write operation ('write_ln174', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outStream_theta' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [28]  (1.95 ns)

 <State 9>: 1.95ns
The critical path consists of the following:
	fifo read operation ('tmp.V', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'outStream_r' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [41]  (1.95 ns)

 <State 10>: 2.08ns
The critical path consists of the following:
	'sub' operation ('tmp.V') [44]  (2.08 ns)

 <State 11>: 3.36ns
The critical path consists of the following:
	'select' operation ('tmp.V') [45]  (0.805 ns)
	'cttz' operation ('l') [49]  (0 ns)
	'sub' operation ('sub_ln1145') [50]  (2.55 ns)

 <State 12>: 2.55ns
The critical path consists of the following:
	'add' operation ('lsb_index') [52]  (2.55 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1148') [58]  (0 ns)
	'and' operation ('__Result__') [59]  (0 ns)
	'icmp' operation ('icmp_ln1148') [60]  (2.67 ns)
	'and' operation ('a') [61]  (0 ns)
	'or' operation ('or_ln1150') [67]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 14>: 3.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1159') [73]  (3.61 ns)

 <State 15>: 3.52ns
The critical path consists of the following:
	'select' operation ('m') [77]  (0 ns)
	'add' operation ('m') [79]  (3.52 ns)

 <State 16>: 1.25ns
The critical path consists of the following:
	'select' operation ('select_ln1144') [83]  (1.25 ns)

 <State 17>: 3.67ns
The critical path consists of the following:
	'sub' operation ('sub_ln1165') [85]  (0 ns)
	'add' operation ('add_ln1170') [86]  (3.67 ns)

 <State 18>: 0.698ns
The critical path consists of the following:
	'select' operation ('select_ln1136') [90]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
