
---------- Begin Simulation Statistics ----------
final_tick                                83837695500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306900                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680972                       # Number of bytes of host memory used
host_op_rate                                   307503                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   325.84                       # Real time elapsed on the host
host_tick_rate                              257297849                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083838                       # Number of seconds simulated
sim_ticks                                 83837695500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.676754                       # CPI: cycles per instruction
system.cpu.discardedOps                        189425                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34957846                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.596390                       # IPC: instructions per cycle
system.cpu.numCycles                        167675391                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132717545                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174204                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381575                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       682100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4002                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              69972                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       113610                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60587                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137406                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69972                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       588953                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 588953                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20543232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20543232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207378                       # Request fanout histogram
system.membus.reqLayer0.occupancy           874322000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1109260790                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            396789                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       715577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          141082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286773                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396016                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047343                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2049222                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82224384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82295168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174894                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7271040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           858456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004752                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068768                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 854377     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4079      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             858456                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1285130000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1024186494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               476076                       # number of demand (read+write) hits
system.l2.demand_hits::total                   476178                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              476076                       # number of overall hits
system.l2.overall_hits::total                  476178                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206713                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207384                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            206713                       # number of overall misses
system.l2.overall_misses::total                207384                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17178011500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17229207000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51195500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17178011500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17229207000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683562                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683562                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.302748                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.303387                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.302748                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.303387                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76297.317437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83100.779825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83078.766925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76297.317437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83100.779825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83078.766925                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              113610                       # number of writebacks
system.l2.writebacks::total                    113610                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207378                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44485500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15110570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15155055500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44485500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15110570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15155055500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.302739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.303378                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.302739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.303378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66297.317437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73101.394728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73079.379201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66297.317437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73101.394728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73079.379201                       # average overall mshr miss latency
system.l2.replacements                         174894                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       601967                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           601967                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       601967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       601967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3305                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            149367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149367                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137406                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137406                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11731765500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11731765500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.479146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.479146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85380.299987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85380.299987                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137406                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10357705500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10357705500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.479146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.479146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75380.299987                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75380.299987                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76297.317437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76297.317437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44485500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44485500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66297.317437                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66297.317437                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        326709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            326709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5446246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5446246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.175011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.175011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78581.470847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78581.470847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4752864500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4752864500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.174995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.174995                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68582.913666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68582.913666                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31926.618354                       # Cycle average of tags in use
system.l2.tags.total_refs                     1362274                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.560054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      62.634201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        85.974832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31778.009321                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974323                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16857                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2938832                       # Number of tag accesses
system.l2.tags.data_accesses                  2938832                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    113609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006494017652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6742                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6742                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              540623                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106919                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207378                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113610                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207378                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113610                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    184                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  145008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   6777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   6750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.731682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.019086                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.233080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6585     97.67%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           16      0.24%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.90%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6742                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.843963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.813409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3948     58.56%     58.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      1.23%     59.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2533     37.57%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.55%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6742                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13272192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7271040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    158.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83829765500                       # Total gap between requests
system.mem_ctrls.avgGap                     261161.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13217472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7267968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 512227.820002519002                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 157655478.495350569487                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86690932.481558963656                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       206707                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       113610                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16872708                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6544854868                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4654234276466                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25145.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31662.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  40966765.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13229248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13272192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7271040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7271040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       206707                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       113610                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        113610                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       512228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    157795940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        158308168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       512228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       512228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86727575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86727575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86727575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       512228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    157795940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       245035743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207194                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              113562                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         6565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         6389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         6377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         6429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         6426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         6435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         6624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         6393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         6424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         6521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         6140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         6471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         6693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         6753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         6704                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         6632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         6621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3687                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3599                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         3597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         3242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         3662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3705                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2937490128                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             690370408                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6561727576                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14177.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31669.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              143202                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              74259                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            69.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       103295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   198.735505                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   117.743133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.149731                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        63987     61.95%     61.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        15906     15.40%     77.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3565      3.45%     80.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2175      2.11%     82.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10489     10.15%     93.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1188      1.15%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          347      0.34%     94.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          421      0.41%     94.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5217      5.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       103295                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13260416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7267968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              158.167706                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.690932                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    81811102.463997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    144428061.657605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   285204248.649591                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  135185704.080001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7276936702.541866                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 22608751794.434315                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 11756551561.574062                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  42288869175.402245                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   504.413545                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35757143376                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3768450000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44312102124                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    79264641.455997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    139932578.570405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   283108671.215990                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  132713413.392000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7276936702.541866                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23398516082.306019                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 11211333576.038092                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  42521805665.520882                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.191967                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34081085794                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3768450000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45988159706                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10277918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277918                       # number of overall hits
system.cpu.icache.overall_hits::total        10277918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54217500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54217500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54217500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54217500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278691                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278691                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278691                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70139.068564                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70139.068564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70139.068564                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70139.068564                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53444500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53444500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53444500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53444500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69139.068564                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69139.068564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69139.068564                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69139.068564                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54217500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70139.068564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70139.068564                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53444500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53444500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69139.068564                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69139.068564                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.837822                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13297.142303                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.837822                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.694996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.694996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558155                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               100196356                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51330189                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51330189                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51330699                       # number of overall hits
system.cpu.dcache.overall_hits::total        51330699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       733468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         733468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       741377                       # number of overall misses
system.cpu.dcache.overall_misses::total        741377                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24813262500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24813262500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24813262500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24813262500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52063657                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52063657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014238                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33830.054617                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33830.054617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33469.156043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33469.156043                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       226566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3069                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.824047                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       601967                       # number of writebacks
system.cpu.dcache.writebacks::total            601967                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58584                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58584                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58584                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674884                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682789                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682789                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22535002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22535002000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23205525999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23205525999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012963                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33390.926441                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33390.926441                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33986.379392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33986.379392                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681765                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40726366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40726366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9195878500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9195878500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41114575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41114575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23687.958033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23687.958033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           98                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388111                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8803381500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8803381500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22682.638472                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22682.638472                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10603823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10603823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       345259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       345259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15617384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15617384000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45233.821566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45233.821566                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58486                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13731620500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13731620500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026192                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47883.240403                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47883.240403                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    670523999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    670523999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84822.770272                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84822.770272                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.520302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52013564                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682789                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.178093                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.520302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104827093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104827093                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485800                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735491                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103811                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904744                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685820                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475002                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024883                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83837695500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
