{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603439081096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603439081096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 14:44:40 2020 " "Processing started: Fri Oct 23 14:44:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603439081096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603439081096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ASIC -c ASIC --generate_functional_sim_netlist " "Command: quartus_map ASIC -c ASIC --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603439081096 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603439081704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "F:/VerilogHDL/Lab3/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moorefsm.v 1 1 " "Found 1 design units, including 1 entities, in source file moorefsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MooreFSM " "Found entity 1: MooreFSM" {  } { { "MooreFSM.v" "" { Text "F:/VerilogHDL/Lab3/MooreFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(17) " "Verilog HDL warning at regfile.v(17): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "F:/VerilogHDL/Lab3/regfile.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1603439081795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "F:/VerilogHDL/Lab3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asic.v 1 1 " "Found 1 design units, including 1 entities, in source file asic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASIC " "Found entity 1: ASIC" {  } { { "ASIC.v" "" { Text "F:/VerilogHDL/Lab3/ASIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/VerilogHDL/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.v" "" { Text "F:/VerilogHDL/Lab3/ShiftLeft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.v" "" { Text "F:/VerilogHDL/Lab3/Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "F:/VerilogHDL/Lab3/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextstate.v 1 1 " "Found 1 design units, including 1 entities, in source file nextstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 NextState " "Found entity 1: NextState" {  } { { "NextState.v" "" { Text "F:/VerilogHDL/Lab3/NextState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "F:/VerilogHDL/Lab3/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439081839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439081839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASIC " "Elaborating entity \"ASIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603439081896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:ControlUnit_inst0 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:ControlUnit_inst0\"" {  } { { "ASIC.v" "ControlUnit_inst0" { Text "F:/VerilogHDL/Lab3/ASIC.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath_inst1 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath_inst1\"" {  } { { "ASIC.v" "Datapath_inst1" { Text "F:/VerilogHDL/Lab3/ASIC.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1 " "Elaborating entity \"RegisterFile\" for hierarchy \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\"" {  } { { "Datapath.v" "RegisterFile_inst1" { Text "F:/VerilogHDL/Lab3/Datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:Datapath_inst1\|ALU:ALU_inst2 " "Elaborating entity \"ALU\" for hierarchy \"Datapath:Datapath_inst1\|ALU:ALU_inst2\"" {  } { { "Datapath.v" "ALU_inst2" { Text "F:/VerilogHDL/Lab3/Datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft Datapath:Datapath_inst1\|ShiftLeft:ShiftLeft_inst3 " "Elaborating entity \"ShiftLeft\" for hierarchy \"Datapath:Datapath_inst1\|ShiftLeft:ShiftLeft_inst3\"" {  } { { "Datapath.v" "ShiftLeft_inst3" { Text "F:/VerilogHDL/Lab3/Datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Datapath:Datapath_inst1\|Reg:Reg_inst4 " "Elaborating entity \"Reg\" for hierarchy \"Datapath:Datapath_inst1\|Reg:Reg_inst4\"" {  } { { "Datapath.v" "Reg_inst4" { Text "F:/VerilogHDL/Lab3/Datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MooreFSM MooreFSM:MooreFSM_inst2 " "Elaborating entity \"MooreFSM\" for hierarchy \"MooreFSM:MooreFSM_inst2\"" {  } { { "ASIC.v" "MooreFSM_inst2" { Text "F:/VerilogHDL/Lab3/ASIC.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState MooreFSM:MooreFSM_inst2\|NextState:NextState_inst0 " "Elaborating entity \"NextState\" for hierarchy \"MooreFSM:MooreFSM_inst2\|NextState:NextState_inst0\"" {  } { { "MooreFSM.v" "NextState_inst0" { Text "F:/VerilogHDL/Lab3/MooreFSM.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register MooreFSM:MooreFSM_inst2\|register:register_inst1 " "Elaborating entity \"register\" for hierarchy \"MooreFSM:MooreFSM_inst2\|register:register_inst1\"" {  } { { "MooreFSM.v" "register_inst1" { Text "F:/VerilogHDL/Lab3/MooreFSM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439081990 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux0\"" {  } { { "RegisterFile.v" "Mux0" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux1\"" {  } { { "RegisterFile.v" "Mux1" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux2\"" {  } { { "RegisterFile.v" "Mux2" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux3\"" {  } { { "RegisterFile.v" "Mux3" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux4\"" {  } { { "RegisterFile.v" "Mux4" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux5\"" {  } { { "RegisterFile.v" "Mux5" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux6\"" {  } { { "RegisterFile.v" "Mux6" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux7\"" {  } { { "RegisterFile.v" "Mux7" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux8\"" {  } { { "RegisterFile.v" "Mux8" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux9\"" {  } { { "RegisterFile.v" "Mux9" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux10\"" {  } { { "RegisterFile.v" "Mux10" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux11\"" {  } { { "RegisterFile.v" "Mux11" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux12\"" {  } { { "RegisterFile.v" "Mux12" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux13\"" {  } { { "RegisterFile.v" "Mux13" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux14\"" {  } { { "RegisterFile.v" "Mux14" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux15\"" {  } { { "RegisterFile.v" "Mux15" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux16\"" {  } { { "RegisterFile.v" "Mux16" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux17\"" {  } { { "RegisterFile.v" "Mux17" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux18\"" {  } { { "RegisterFile.v" "Mux18" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux19\"" {  } { { "RegisterFile.v" "Mux19" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux20\"" {  } { { "RegisterFile.v" "Mux20" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux21\"" {  } { { "RegisterFile.v" "Mux21" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux22\"" {  } { { "RegisterFile.v" "Mux22" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux23\"" {  } { { "RegisterFile.v" "Mux23" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux24\"" {  } { { "RegisterFile.v" "Mux24" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux25\"" {  } { { "RegisterFile.v" "Mux25" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux26\"" {  } { { "RegisterFile.v" "Mux26" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux27\"" {  } { { "RegisterFile.v" "Mux27" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux28\"" {  } { { "RegisterFile.v" "Mux28" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux29\"" {  } { { "RegisterFile.v" "Mux29" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux30\"" {  } { { "RegisterFile.v" "Mux30" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|Mux31\"" {  } { { "RegisterFile.v" "Mux31" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082118 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1603439082118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|lpm_mux:Mux0\"" {  } { { "RegisterFile.v" "" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603439082200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|lpm_mux:Mux0 " "Instantiated megafunction \"Datapath:Datapath_inst1\|RegisterFile:RegisterFile_inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439082201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439082201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439082201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603439082201 ""}  } { { "RegisterFile.v" "" { Text "F:/VerilogHDL/Lab3/RegisterFile.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603439082201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "F:/VerilogHDL/Lab3/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603439082315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603439082315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603439082660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 14:44:42 2020 " "Processing ended: Fri Oct 23 14:44:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603439082660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603439082660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603439082660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603439082660 ""}
