git clone --depth 1 --no-tags https://github.com/MarizSabry/Pipelined-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785388318
git clone --depth 1 --no-tags https://github.com/CptCrasher/fpga-bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784036173
git clone --depth 1 --no-tags https://github.com/hsmukesh/vlsi-lab-experiment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785554597
git clone --depth 1 --no-tags https://github.com/LexTex2/Lab01-ClocksAndTestBenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785443602
git clone --depth 1 --no-tags https://github.com/Germanyy0410/sport-stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785098510
git clone --depth 1 --no-tags https://github.com/antonsheva/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785095605
git clone --depth 1 --no-tags https://github.com/maple0705/Chipathon2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779332544
git clone --depth 1 --no-tags https://github.com/Azonfox/ALTERA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784614453
git clone --depth 1 --no-tags https://github.com/ChocolateJin/JichuangProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784675697
git clone --depth 1 --no-tags https://github.com/RavinduRepo/VerilogLabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784246353
git clone --depth 1 --no-tags https://github.com/chaozhang2000/HI-CGRA-Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785647818
git clone --depth 1 --no-tags https://github.com/alexpenne1/350FP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781646936
git clone --depth 1 --no-tags https://github.com/GoodKook/ETRI-0.5u-CMOS-MPW-DK-Example--FIR8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777546797
git clone --depth 1 --no-tags https://github.com/kido2k3/FLOATING-POINTING_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785474221
git clone --depth 1 --no-tags https://github.com/sach/System-Verilog-Packet-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/1367664
git clone --depth 1 --no-tags https://github.com/dagget/programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/1417558
git clone --depth 1 --no-tags https://github.com/bosson/balancebook.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/1334429
git clone --depth 1 --no-tags https://github.com/mcgrue/sots.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/1199571
git clone --depth 1 --no-tags https://github.com/raysalemi/uvmprimer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14757330
git clone --depth 1 --no-tags https://github.com/VerificationExcellence/SystemVerilogReference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19295560
git clone --depth 1 --no-tags https://github.com/VerificationExcellence/UVMReference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21985000
git clone --depth 1 --no-tags https://github.com/veripool/verilog-mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/8392762
git clone --depth 1 --no-tags https://github.com/cluelogic/uvm-tutorial-for-candy-lovers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18410509
git clone --depth 1 --no-tags https://github.com/VerificationExcellence/SystemVerilogAssertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21086331
git clone --depth 1 --no-tags https://github.com/dovstamler/uvm_agents.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20074609
git clone --depth 1 --no-tags https://github.com/swetland/zynq-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19686070
git clone --depth 1 --no-tags https://github.com/doswellf/combinator-uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18693562
git clone --depth 1 --no-tags https://github.com/unihd-cag/openhmc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24226543
git clone --depth 1 --no-tags https://github.com/luuvish/amba3-vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24566615
git clone --depth 1 --no-tags https://github.com/hjking/uvm_gen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14003679
git clone --depth 1 --no-tags https://github.com/mbgh/aes128-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26754880
git clone --depth 1 --no-tags https://github.com/cjdrake/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/7930350
git clone --depth 1 --no-tags https://github.com/bhunt2/DDR4Sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21617805
git clone --depth 1 --no-tags https://github.com/chiggs/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21731933
git clone --depth 1 --no-tags https://github.com/Poofjunior/HardwareModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24547056
git clone --depth 1 --no-tags https://github.com/nosnhojn/uvm-utest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/9754865
git clone --depth 1 --no-tags https://github.com/JulianKemmerer/Drexel-ECEC575.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20935663
git clone --depth 1 --no-tags https://github.com/freecores/aes_decrypt_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21916916
git clone --depth 1 --no-tags https://github.com/jkopanski/802.15.4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25865367
git clone --depth 1 --no-tags https://github.com/freecores/i2c_master_slave_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917426
git clone --depth 1 --no-tags https://github.com/UCLONG/NetEmulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13407258
git clone --depth 1 --no-tags https://github.com/jmoles/keccak-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/10268732
git clone --depth 1 --no-tags https://github.com/sidharthms/asic-edge-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18233565
git clone --depth 1 --no-tags https://github.com/arunov/musk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16895161
git clone --depth 1 --no-tags https://github.com/freecores/ahb2wishbone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21916936
git clone --depth 1 --no-tags https://github.com/Kchymet/Scrypt_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26460475
git clone --depth 1 --no-tags https://github.com/jeras/riscv_asm_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24030254
git clone --depth 1 --no-tags https://github.com/freecores/aes_beh_model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21916911
git clone --depth 1 --no-tags https://github.com/ppnipuna/Network_Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18459742
git clone --depth 1 --no-tags https://github.com/amiq-consulting/amiq_sv_octave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26642689
git clone --depth 1 --no-tags https://github.com/freecores/systemverilog-uart16550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918150
git clone --depth 1 --no-tags https://github.com/taichi-ishitani/sv_hackathon_2014.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24754625
git clone --depth 1 --no-tags https://github.com/pbing/dcf77_receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/6692940
git clone --depth 1 --no-tags https://github.com/freecores/cic_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917095
git clone --depth 1 --no-tags https://github.com/bluecmd/sim-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21830738
git clone --depth 1 --no-tags https://github.com/kouamano/SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/3469591
git clone --depth 1 --no-tags https://github.com/Aceic/BLE-VER-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23823013
git clone --depth 1 --no-tags https://github.com/dlin303/MDP3.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19291518
git clone --depth 1 --no-tags https://github.com/freecores/qrisc32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917887
git clone --depth 1 --no-tags https://github.com/wicker/Image-Processing-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/10571250
git clone --depth 1 --no-tags https://github.com/mballance/socblox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/14995190
git clone --depth 1 --no-tags https://github.com/tenthousandfailures/uniquecoverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23056206
git clone --depth 1 --no-tags https://github.com/nawb/MIPS-multicore-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17383298
git clone --depth 1 --no-tags https://github.com/freecores/wisbone_2_ahb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21918370
git clone --depth 1 --no-tags https://github.com/cambridgehackers/atomicc-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22993036
git clone --depth 1 --no-tags https://github.com/gkaratziolas/D1_Shift_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26995521
git clone --depth 1 --no-tags https://github.com/ljepson74/gitplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/13609384
git clone --depth 1 --no-tags https://github.com/johan92/fpga-risc-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21009400
git clone --depth 1 --no-tags https://github.com/freecores/pipelined_fixed_point_elementary_functions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917840
git clone --depth 1 --no-tags https://github.com/mjftw/coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24993566
git clone --depth 1 --no-tags https://github.com/bluecmd/mexiko.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/17825329
git clone --depth 1 --no-tags https://github.com/damnsavage/interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/27190150
git clone --depth 1 --no-tags https://github.com/rohitban/project3USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24906711
git clone --depth 1 --no-tags https://github.com/ChidambaramR/SBTEL-X86_64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16636428
git clone --depth 1 --no-tags https://github.com/cpulabs/hdl_floating_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19928777
git clone --depth 1 --no-tags https://github.com/sidharthms/pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25438777
git clone --depth 1 --no-tags https://github.com/JakeStevens/Quicksilver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25669069
git clone --depth 1 --no-tags https://github.com/freecores/cdc_ufifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917076
git clone --depth 1 --no-tags https://github.com/richallanb/9Bit-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24391174
git clone --depth 1 --no-tags https://github.com/earvc/shader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18786591
git clone --depth 1 --no-tags https://github.com/udit-gupta/cse502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19685882
git clone --depth 1 --no-tags https://github.com/ppnipuna/Asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18459367
git clone --depth 1 --no-tags https://github.com/dcblack/uvm_objections.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21243568
git clone --depth 1 --no-tags https://github.com/chiggs/support_tickets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/15053689
git clone --depth 1 --no-tags https://github.com/freecores/ds1621.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917223
git clone --depth 1 --no-tags https://github.com/tyxuanyuanlx/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26685963
git clone --depth 1 --no-tags https://github.com/blyste/Bomberman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19713250
git clone --depth 1 --no-tags https://github.com/nsdeo12/axi_vip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/22002688
git clone --depth 1 --no-tags https://github.com/TM90/VerilogModules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/16182063
git clone --depth 1 --no-tags https://github.com/drloggers/xbar8x8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/20749099
git clone --depth 1 --no-tags https://github.com/BenjaminSmith-cpe/Vic-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/18692207
git clone --depth 1 --no-tags https://github.com/rcls/terpine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/6326645
git clone --depth 1 --no-tags https://github.com/drloggers/xbar_Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19927732
git clone --depth 1 --no-tags https://github.com/mmanmath/Nexys3Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21784569
git clone --depth 1 --no-tags https://github.com/freecores/pit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917848
git clone --depth 1 --no-tags https://github.com/jgrossmann/4340_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26125781
git clone --depth 1 --no-tags https://github.com/freecores/gost28147.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21917357
git clone --depth 1 --no-tags https://github.com/Gorchakov1/Mips_flag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23119492
git clone --depth 1 --no-tags https://github.com/suavesav/group_processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24385422
git clone --depth 1 --no-tags https://github.com/ionave/project_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24608376
git clone --depth 1 --no-tags https://github.com/MacroBull/10189020-FPGA_Application_Work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21867242
git clone --depth 1 --no-tags https://github.com/Gorchakov1/Mips_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23080550
git clone --depth 1 --no-tags https://github.com/cms-gem-daq-project/GLIB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25869124
git clone --depth 1 --no-tags https://github.com/arsene2007/551.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26829951
git clone --depth 1 --no-tags https://github.com/eozsahin/ASIC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19947365
git clone --depth 1 --no-tags https://github.com/dtzeng/ldv-f14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24276992
git clone --depth 1 --no-tags https://github.com/Sanya2007/Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/23397934
git clone --depth 1 --no-tags https://github.com/jamesdi1993/arm-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/19382540
git clone --depth 1 --no-tags https://github.com/klm2193/E155_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25844434
git clone --depth 1 --no-tags https://github.com/ayeohmy/VerilogBattleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/24504640
git clone --depth 1 --no-tags https://github.com/ashuka24/e155-f2014-digital_keyboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/25794436
git clone --depth 1 --no-tags https://github.com/redmanduck/narrowwell-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/26038371
git clone --depth 1 --no-tags https://github.com/zakdam/enigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/21994945
