<profile>

<section name = "Vitis HLS Report for 'cpu'" level="0">
<item name = "Date">Tue Jan 20 09:42:57 2026
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">riscv_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.667 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32">cpu_Pipeline_VITIS_LOOP_22_1, 34, 34, 0.340 us, 0.340 us, 33, 33, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38">cpu_Pipeline_PROGRAM_LOOP, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 671, 1559, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 99, -</column>
<column name="Register">-, -, 10, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38">cpu_Pipeline_PROGRAM_LOOP, 0, 0, 663, 1504, 0</column>
<column name="grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32">cpu_Pipeline_VITIS_LOOP_22_1, 0, 0, 8, 55, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="reg_file_U">reg_file_RAM_1WNR_AUTO_1R1W, 2, 0, 0, 0, 32, 32, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="pstrb">9, 2, 4, 8</column>
<column name="reg_file_address0">14, 3, 5, 15</column>
<column name="reg_file_ce0">14, 3, 1, 3</column>
<column name="reg_file_ce1">9, 2, 1, 2</column>
<column name="reg_file_d0">14, 3, 32, 96</column>
<column name="reg_file_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32_ap_start_reg">1, 0, 1, 0</column>
<column name="pstrb_reg">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cpu, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cpu, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cpu, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cpu, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cpu, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cpu, return value</column>
<column name="mem_address0">out, 10, ap_memory, mem, array</column>
<column name="mem_ce0">out, 1, ap_memory, mem, array</column>
<column name="mem_we0">out, 1, ap_memory, mem, array</column>
<column name="mem_d0">out, 32, ap_memory, mem, array</column>
<column name="mem_q0">in, 32, ap_memory, mem, array</column>
<column name="pstrb">out, 4, ap_none, pstrb, pointer</column>
</table>
</item>
</section>
</profile>
