# <!-- XML:Generated(2007-10-04 11:02:49.690000) -->

# <!-- XML:AnnotatedFile:Generated(2007-08-22 10:13:46.546000) -->

# Device file info: $Id: PIC16F610.ann,v 1.3 2007/08/22 17:27:44 charled Exp $
# Macro file info: $Id: PIC16F610.ann,v 1.3 2007/08/22 17:27:44 charled Exp $
 
format=0.1

#device=PIC16F610
# DOS: DOS-00783
# PS:  
# DS:  

vpp (range=10.000-12.000  dflt=12.000)
vdd (range=2.000-5.500  dfltrange=4.500-5.500  nominal=5.000)

# Updated LVP Threshold
# Added by Akram to add the 4-byte boundary.
pgming (memtech=ee tries=1 lvpthresh=4.500 boundary=4)
    wait (pgm=2500 lvpgm=2500 eedata=6000 cfg=6000 userid=6000 erase=6000 lverase=2500)
    latches(pgm=1 eedata=1 userid=1 cfg=1 rowerase=16) 

# <!-- XML:Regions:Begin() -->
pgmmem (region=0x0-0x3ff)
userid (region=0x2000-0x2003)
testmem (region=0x2000-0x20ff)
devid (region=0x2006-0x2006 idmask=0x3fe0 id=0x2260)
    ver (id=0x520 desc="a0")
cfgmem (region=0x2007-0x2007)
bkbgvectmem (region=0x2004-0x2004)
# <!-- XML:Regions:End() -->



# <!-- XML:SFRs:Begin() -->
sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STATUS addr=0x3 size=1 access='r r rw r r rw rw rw')
    reset (por='00011xxx' mclr='000qquuu')
    bit (names='IRP RP nTO nPD Z DC C' width='1 2 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=PORTA addr=0x5 size=1 access='u u rw rw r rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - RA5 RA4 RA3 RA2 RA1 RA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTC addr=0x7 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - RC5 RC4 RC3 RC2 RC1 RC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PCLATH addr=0xa size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCLATH' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=INTCON addr=0xb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='0000000u')
    bit (names='GIE PEIE TMR0IE INTE RAIE TMR0IF INTF RAIF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR1 addr=0xc size=1 access='u u u rw rw rw u rw')
    reset (por='00000000' mclr='00000000')
    bit (names='- - - C2IF C1IF OSFIF - TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TMR1 addr=0xe size=2 flags=j)
    bit (names='TMR1' width='16')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR1L addr=0xe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=TMR1H addr=0xf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=T1CON addr=0x10 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='T1GINV TMR1GE T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=VRCON addr=0x19 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='C1VREN C2VREN VRR VP6EN VR' width='1 1 1 1 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM1CON0 addr=0x1a size=1 access='rw r rw rw u rw rw rw')
    reset (por='0000-000' mclr='0000-000')
    bit (names='C1ON C1OUT C1OE C1POL - C1R C1CH' width='1 1 1 1 1 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM2CON0 addr=0x1b size=1 access='rw r rw rw u rw rw rw')
    reset (por='0000-000' mclr='0000-000')
    bit (names='C2ON C2OUT C2OE C2POL - C2R C2CH' width='1 1 1 1 1 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=CM2CON1 addr=0x1c size=1 access='r r u rw rw rw rw rw')
    reset (por='00-00010' mclr='00-00010')
    bit (names='MC1ON MC2OUT - T1ACS C1HYS C2HYS T1GSS C2SYNC' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=OPTION_REG addr=0x81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRAPU INTEDG T0CS T0SE PSA PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISA addr=0x85 size=1 access='u u rw rw r rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISC addr=0x87 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISC' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PIE1 addr=0x8c size=1 access='u u u rw rw rw u rw')
    reset (por='00000000' mclr='00000000')
    bit (names='- - - C2IE C1IE OSFIE - TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCON addr=0x8e size=1 access='u u u u u u rw rw')
    reset (por='------qq' mclr='------uu')
    bit (names='- - - - - - nPOR nBOR' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=OSCTUNE addr=0x90 size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---uuuuu')
    bit (names='- - - TUN' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=ANSEL addr=0x91 size=1 access='rw rw rw rw u u rw rw')
    reset (por='1111--11' mclr='1111--11')
    bit (names='ANS7 ANS6 ANS5 ANS4 - - ANS1 ANS0' width='1 1 1 1 1 1 1 1')
    stimulus (pcfiles=w regfiles=w)
sfr (key=WPUA addr=0x95 size=1 access='u u rw rw u rw rw rw')
    reset (por='--11-111' mclr='--11-111')
    bit (names='- - WPUA5 WPUA4 - WPUA2 WPUA1 WPUA0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=IOCA addr=0x96 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - IOCA5 IOCA4 IOCA3 IOCA2 IOCA1 IOCA0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=SRCON0 addr=0x99 size=1 access='rw rw rw rw rw rw u rw')
    reset (por='000000-0' mclr='000000-0')
    bit (names='SR C1SEN C2REN PULSS PULSR - SRCLKEN' width='2 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=SRCON1 addr=0x9a size=1 access='rw rw u u u u u u')
    reset (por='00------' mclr='00------')
    bit (names='SRCS - - - - - -' width='2 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
# <!-- XML:SFRs:End() -->

NumBanks=2
NumHWBP=1        #Added for hardware break point May 23rd,2007
MirrorRegs (0x0-0x0  0x80-0x80)
MirrorRegs (0x1-0x1)
MirrorRegs (0x2-0x4  0x82-0x84)
MirrorRegs (0x05-0x05)
MirrorRegs (0x7-0x7)
MirrorRegs (0xA-0xB  0x8A-0x8B)
MirrorRegs (0x0c-0xc)
MirrorRegs (0x0e-0x1a)
MirrorRegs (0x1E-0x6F)
MirrorRegs (0x70-0x7F 0xF0-0xFF)
MirrorRegs (0x81-0x81)
MirrorRegs (0x85-0x85)
MirrorRegs (0x87-0x87)
MirrorRegs (0x8c-0x8c)
MirrorRegs (0x8e-0x8e)
MirrorRegs (0x90-0x91)
MirrorRegs (0x95-0x96)
MirrorRegs (0x99-0x9A)
UnusedRegs (0x06-0x06)
UnusedRegs (0x08-0x09)
UnusedRegs (0x0d-0x0d)
UnusedRegs (0x11-0x18)
UnusedRegs (0x1d-0x3f)
UnusedRegs (0x86-0x86)
UnusedRegs (0x88-0x89)
UnusedRegs (0x8d-0x8d)
UnusedRegs (0x8f-0x8f)
UnusedRegs (0x92-0x94)
UnusedRegs (0x97-0x98)
UnusedRegs (0x9B-0xBF)
UnusedRegs (0xc0-0xef)

# <!-- XML:DCRs:Begin() -->
cfgbits (key=CONFIG addr=0x2007 unused=0x3000)
    illegal (mask=0x48 value=0x48 msg="Current settings of PWRT and BOD are in conflict")
    field (key=OSC mask=0x7 desc="Oscillator")
        setting (req=0x7 value=0x7 desc="External RC Clockout")
        setting (req=0x7 value=0x6 desc="External RC No Clock")
        setting (req=0x7 value=0x5 desc="Internal RC Clockout")
        setting (req=0x7 value=0x4 desc="Internal RC No Clock")
        setting (req=0x7 value=0x3 desc="EC")
        setting (req=0x7 value=0x2 desc="HS")
        setting (req=0x7 value=0x1 desc="XT")
        setting (req=0x7 value=0x0 desc="LP")
    field (key=WDT mask=0x8 desc="Watchdog Timer")
        setting (req=0x8 value=0x8 desc="On")
        setting (req=0x8 value=0x0 desc="Off")
    field (key=PUT mask=0x10 desc="Power Up Timer")
        setting (req=0x10 value=0x10 desc="Off")
        setting (req=0x10 value=0x0 desc="On")
    field (key=MCLRE mask=0x20 desc="Master Clear Enable")
        setting (req=0x20 value=0x20 desc="External")
        setting (req=0x20 value=0x0 desc="Internal")
    field (key=CP mask=0x40 desc="Code Protect")
        setting (req=0x40 value=0x40 desc="Off")
            checksum (type=0x0 protregion=0x00-0x00)
        setting (req=0x40 value=0x0 desc="On")
            checksum (type=0x27 protregion=0x000-0x3FF)
    field (key=IOSCFS mask=0x80 desc="Internal Oscillator Frequency Select")
        setting (req=0x80 value=0x80 desc="8 MHz")
        setting (req=0x80 value=0x0 desc="4 MHz")
    field (key=BODEN mask=0x300 desc="Brown Out Detect")
        setting (req=0x300 value=0x0 desc="BOD disabled")
        setting (req=0x300 value=0x100 desc="BOD disabled")
        setting (req=0x300 value=0x200 desc="BOD enabled in run, disabled in sleep")
        setting (req=0x300 value=0x300 desc="BOD Enabled")
# <!-- XML:DCRs:End() -->

