Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 19 15:07:26 2024
| Host         : HUNTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ARMSOC_TOP_timing_summary_routed.rpt -pb ARMSOC_TOP_timing_summary_routed.pb -rpx ARMSOC_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ARMSOC_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 53 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.408        0.000                      0                13661        0.063        0.000                      0                13661        3.000        0.000                       0                  5983  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M      {0.000 5.000}      10.000          100.000         
dbg_tck_pin             {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50M_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50M_1    {0.000 5.000}      10.000          100.000         
u_clk_25M/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_25M_1    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25M_1    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_50M           11.852        0.000                      0                   99        0.171        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M                                                                                                                                                        7.845        0.000                       0                     3  
dbg_tck_pin                  17.154        0.000                      0                  444        0.063        0.000                      0                  444       19.500        0.000                       0                   328  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_50M_1         11.854        0.000                      0                   99        0.171        0.000                      0                   99        9.500        0.000                       0                    55  
  clkfbout_clk_50M_1                                                                                                                                                      7.845        0.000                       0                     3  
u_clk_25M/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_25M_1          8.408        0.000                      0                 9512        0.065        0.000                      0                 9512       18.750        0.000                       0                  5592  
  clkfbout_clk_25M_1                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_50M_1  clk_out1_clk_50M         11.852        0.000                      0                   99        0.087        0.000                      0                   99  
clk_out1_clk_25M_1  clk_out1_clk_50M         10.535        0.000                      0                    9        1.324        0.000                      0                    9  
clk_out1_clk_25M_1  dbg_tck_pin              30.322        0.000                      0                  156        0.147        0.000                      0                  156  
clk_out1_clk_50M    clk_out1_clk_50M_1       11.852        0.000                      0                   99        0.087        0.000                      0                   99  
clk_out1_clk_25M_1  clk_out1_clk_50M_1       10.535        0.000                      0                    9        1.324        0.000                      0                    9  
clk_out1_clk_50M    clk_out1_clk_25M_1       12.101        0.000                      0                  190        0.154        0.000                      0                  190  
dbg_tck_pin         clk_out1_clk_25M_1       20.592        0.000                      0                  198        0.952        0.000                      0                  198  
clk_out1_clk_50M_1  clk_out1_clk_25M_1       12.101        0.000                      0                  190        0.155        0.000                      0                  190  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_25M_1  clk_out1_clk_25M_1       28.794        0.000                      0                 2900        0.579        0.000                      0                 2900  
**async_default**   clk_out1_clk_50M    clk_out1_clk_25M_1       10.223        0.000                      0                  340        0.557        0.000                      0                  340  
**async_default**   clk_out1_clk_50M_1  clk_out1_clk_25M_1       10.224        0.000                      0                  340        0.557        0.000                      0                  340  
**async_default**   dbg_tck_pin         dbg_tck_pin              17.502        0.000                      0                  281        0.662        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       11.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 0.766ns (9.585%)  route 7.226ns (90.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.415     6.931    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.055 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.055    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.766ns (9.641%)  route 7.179ns (90.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.371     6.885    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.009    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    18.905    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 0.766ns (9.647%)  route 7.174ns (90.353%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.365     6.879    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.003 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.003    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.032    18.906    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.766ns (10.021%)  route 6.878ns (89.979%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.069     6.583    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.707    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.032    18.908    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.766ns (10.028%)  route 6.873ns (89.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.064     6.578    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.702    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.029    18.903    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.230ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.766ns (10.061%)  route 6.848ns (89.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.037     6.553    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.677 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.677    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 12.230    

Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 0.766ns (10.064%)  route 6.845ns (89.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.035     6.551    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.675    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.288ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 1.935ns (25.347%)  route 5.699ns (74.653%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    -0.920    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.177     3.775    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y71         LUT4 (Prop_lut4_I1_O)        0.124     3.899 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.899    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.431 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.431    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=3, routed)           0.524     5.289    uAHBVGA/uVGAInterface/O[0]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.303     5.592 r  uAHBVGA/uVGAInterface/cout[7]_i_7/O
                         net (fo=8, routed)           0.998     6.590    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.714    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.577    19.055    
                         clock uncertainty           -0.084    18.971    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    19.002    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 12.288    

Slack (MET) :             15.436ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.354ns (33.798%)  route 2.652ns (66.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    -0.917    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.853     0.454    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X68Y70         LUT5 (Prop_lut5_I1_O)        0.152     0.606 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.640     1.246    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I0_O)        0.358     1.604 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.303     1.907    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.326     2.233 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.856     3.089    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.038    
                         clock uncertainty           -0.084    18.954    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.429    18.525    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 15.436    

Slack (MET) :             15.436ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.354ns (33.798%)  route 2.652ns (66.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    -0.917    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.853     0.454    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X68Y70         LUT5 (Prop_lut5_I1_O)        0.152     0.606 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.640     1.246    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I0_O)        0.358     1.604 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.303     1.907    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.326     2.233 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.856     3.089    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.038    
                         clock uncertainty           -0.084    18.954    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.429    18.525    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 15.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.365    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.596    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.060    -0.536    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.038%)  route 0.146ns (43.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/Q
                         net (fo=7, routed)           0.146    -0.305    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[4]
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.831    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X69Y70         FDRE (Hold_fdre_C_D)         0.091    -0.465    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.189%)  route 0.192ns (50.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.258    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[4]
    SLICE_X70Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.121    -0.436    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.839%)  route 0.153ns (45.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/Q
                         net (fo=8, routed)           0.153    -0.300    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[8]
    SLICE_X67Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.092    -0.488    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.538%)  route 0.174ns (45.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.174    -0.253    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.120    -0.459    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.262%)  route 0.143ns (36.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.143    -0.305    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X66Y73         LUT4 (Prop_lut4_I1_O)        0.098    -0.207 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1/O
                         net (fo=1, routed)           0.000    -0.207    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1_n_0
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                         clock pessimism              0.253    -0.582    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.121    -0.461    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.172    -0.256    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.211    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.121    -0.472    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.181    -0.273    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[1]
    SLICE_X68Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.228 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.092    -0.491    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.258    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y74         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.213    uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__2_n_0
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.120    -0.476    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.578%)  route 0.182ns (49.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.272    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[1]
    SLICE_X68Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.091    -0.492    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X60Y126    reg_sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y126    reg_sys_rst_n_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y126    reg_sys_rst_n_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y126    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M
  To Clock:  clkfbout_clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.154ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G8eoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
                            (falling edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.704ns (25.125%)  route 2.098ns (74.875%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 25.052 - 20.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.634     5.577    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X45Y99         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G8eoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDPE (Prop_fdpe_C_Q)         0.456     6.033 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G8eoz6_reg/Q
                         net (fo=10, routed)          1.292     7.324    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G8eoz6
    SLICE_X47Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.448 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_5/O
                         net (fo=1, routed)           0.806     8.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_5_n_0
    SLICE_X47Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.378 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_1/O
                         net (fo=1, routed)           0.000     8.378    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lt57v6
    SLICE_X47Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.511    25.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X47Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.482    25.534    
                         clock uncertainty           -0.035    25.498    
    SLICE_X47Y97         FDCE (Setup_fdce_C_D)        0.034    25.532    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.532    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 17.154    

Slack (MET) :             18.053ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bodoz6_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
                            (falling edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.670ns (34.617%)  route 1.265ns (65.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 25.051 - 20.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y97         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bodoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDPE (Prop_fdpe_C_Q)         0.518     6.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bodoz6_reg/Q
                         net (fo=37, routed)          1.265     7.359    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bodoz6
    SLICE_X47Y96         LUT3 (Prop_lut3_I2_O)        0.152     7.511 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_inv_i_1/O
                         net (fo=1, routed)           0.000     7.511    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_3770_in
    SLICE_X47Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    25.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X47Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.499    25.550    
                         clock uncertainty           -0.035    25.514    
    SLICE_X47Y96         FDPE (Setup_fdpe_C_D)        0.050    25.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.564    
                         arrival time                          -7.511    
  -------------------------------------------------------------------
                         slack                                 18.053    

Slack (MET) :             26.287ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.435ns  (logic 1.676ns (12.475%)  route 11.759ns (87.525%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 45.056 - 40.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     6.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           1.018     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.204     8.377    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.501 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.460     8.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.730     9.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.195    12.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326    12.486 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176    13.663    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    15.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    16.371    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.495 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.516    19.011    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X40Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.515    45.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/C
                         clock pessimism              0.482    45.538    
                         clock uncertainty           -0.035    45.502    
    SLICE_X40Y93         FDCE (Setup_fdce_C_CE)      -0.205    45.297    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg
  -------------------------------------------------------------------
                         required time                         45.297    
                         arrival time                         -19.011    
  -------------------------------------------------------------------
                         slack                                 26.287    

Slack (MET) :             26.293ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.429ns  (logic 1.676ns (12.480%)  route 11.753ns (87.520%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     6.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           1.018     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.204     8.377    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.501 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.460     8.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.730     9.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.195    12.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326    12.486 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176    13.663    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    15.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    16.371    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.495 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.510    19.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.482    45.539    
                         clock uncertainty           -0.035    45.503    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.205    45.298    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         45.298    
                         arrival time                         -19.005    
  -------------------------------------------------------------------
                         slack                                 26.293    

Slack (MET) :             26.309ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.648ns  (logic 1.800ns (13.188%)  route 11.848ns (86.812%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     6.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           1.018     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.204     8.377    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.501 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.460     8.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.730     9.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.195    12.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326    12.486 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176    13.663    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    15.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    16.371    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.495 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.605    19.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    19.224 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_i_1/O
                         net (fo=1, routed)           0.000    19.224    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqg8v6
    SLICE_X33Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X33Y95         FDCE (Setup_fdce_C_D)        0.029    45.533    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg
  -------------------------------------------------------------------
                         required time                         45.533    
                         arrival time                         -19.224    
  -------------------------------------------------------------------
                         slack                                 26.309    

Slack (MET) :             26.365ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.594ns  (logic 1.800ns (13.241%)  route 11.794ns (86.759%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 45.059 - 40.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     6.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           1.018     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.204     8.377    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.501 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.460     8.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.730     9.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.195    12.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326    12.486 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176    13.663    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    15.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    16.371    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.495 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.551    19.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    19.170 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    19.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.518    45.059    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.482    45.541    
                         clock uncertainty           -0.035    45.505    
    SLICE_X29Y96         FDCE (Setup_fdce_C_D)        0.029    45.534    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         45.534    
                         arrival time                         -19.170    
  -------------------------------------------------------------------
                         slack                                 26.365    

Slack (MET) :             26.471ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 1.676ns (12.618%)  route 11.607ns (87.382%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 45.052 - 40.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     6.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           1.018     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.204     8.377    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.501 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.460     8.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.730     9.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.195    12.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326    12.486 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176    13.663    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    15.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.779    16.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.124    17.077 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.781    18.858    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X46Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.511    45.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/C
                         clock pessimism              0.482    45.534    
                         clock uncertainty           -0.035    45.498    
    SLICE_X46Y99         FDCE (Setup_fdce_C_CE)      -0.169    45.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg
  -------------------------------------------------------------------
                         required time                         45.329    
                         arrival time                         -18.858    
  -------------------------------------------------------------------
                         slack                                 26.471    

Slack (MET) :             26.471ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.283ns  (logic 1.676ns (12.618%)  route 11.607ns (87.382%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 45.052 - 40.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     6.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           1.018     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.204     8.377    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.501 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.460     8.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.730     9.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.195    12.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326    12.486 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176    13.663    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    15.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.779    16.953    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.124    17.077 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.781    18.858    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X46Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.511    45.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/C
                         clock pessimism              0.482    45.534    
                         clock uncertainty           -0.035    45.498    
    SLICE_X46Y99         FDCE (Setup_fdce_C_CE)      -0.169    45.329    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg
  -------------------------------------------------------------------
                         required time                         45.329    
                         arrival time                         -18.858    
  -------------------------------------------------------------------
                         slack                                 26.471    

Slack (MET) :             26.545ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.415ns  (logic 1.800ns (13.418%)  route 11.615ns (86.582%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     6.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           1.018     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.204     8.377    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.501 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.460     8.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.730     9.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.195    12.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326    12.486 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176    13.663    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    15.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    16.371    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.495 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.372    18.866    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X31Y96         LUT6 (Prop_lut6_I2_O)        0.124    18.990 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_i_1/O
                         net (fo=1, routed)           0.000    18.990    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrg8v6
    SLICE_X31Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                         clock pessimism              0.482    45.540    
                         clock uncertainty           -0.035    45.504    
    SLICE_X31Y96         FDCE (Setup_fdce_C_D)        0.031    45.535    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg
  -------------------------------------------------------------------
                         required time                         45.535    
                         arrival time                         -18.990    
  -------------------------------------------------------------------
                         slack                                 26.545    

Slack (MET) :             26.583ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        13.143ns  (logic 1.676ns (12.752%)  route 11.467ns (87.248%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 45.060 - 40.000 ) 
    Source Clock Delay      (SCD):    5.576ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.633     5.576    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDCE (Prop_fdce_C_Q)         0.456     6.032 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6_reg/Q
                         net (fo=9, routed)           1.018     7.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L7doz6
    SLICE_X43Y94         LUT6 (Prop_lut6_I2_O)        0.124     7.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4/O
                         net (fo=7, routed)           1.204     8.377    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tvpzz6_i_4_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.501 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5/O
                         net (fo=3, routed)           0.460     8.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_5_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.085 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2/O
                         net (fo=2, routed)           0.730     9.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uchoz6_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I3_O)        0.150     9.965 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7/O
                         net (fo=1, routed)           2.195    12.160    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_7_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I3_O)        0.326    12.486 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176    13.663    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124    13.787 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    15.050    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.174 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    16.371    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.495 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.224    18.719    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X29Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.519    45.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
                         clock pessimism              0.482    45.542    
                         clock uncertainty           -0.035    45.506    
    SLICE_X29Y98         FDCE (Setup_fdce_C_CE)      -0.205    45.301    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg
  -------------------------------------------------------------------
                         required time                         45.301    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                 26.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.263%)  route 0.259ns (64.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6_reg/Q
                         net (fo=4, routed)           0.259     2.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Usdzz6
    SLICE_X33Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg/C
                         clock pessimism             -0.343     2.086    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.066     2.152    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Nudzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.344%)  route 0.309ns (68.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.566     1.814    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDCE (Prop_fdce_C_Q)         0.141     1.955 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyizz6_reg/Q
                         net (fo=7, routed)           0.309     2.263    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyizz6
    SLICE_X42Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.834     2.425    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X42Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg/C
                         clock pessimism             -0.343     2.082    
    SLICE_X42Y100        FDCE (Hold_fdce_C_D)         0.052     2.134    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M0jzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.577%)  route 0.077ns (35.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/Q
                         net (fo=5, routed)           0.077     2.033    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6
    SLICE_X38Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg/C
                         clock pessimism             -0.602     1.828    
    SLICE_X38Y99         FDCE (Hold_fdce_C_D)         0.076     1.904    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwkzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.394%)  route 0.311ns (62.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/Q
                         net (fo=1, routed)           0.311     2.267    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.312 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_i_1/O
                         net (fo=1, routed)           0.000     2.312    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D8h8v6
    SLICE_X39Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X39Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg/C
                         clock pessimism             -0.343     2.087    
    SLICE_X39Y99         FDCE (Hold_fdce_C_D)         0.092     2.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jfcoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rk1g07_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.566     1.814    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X43Y95         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rk1g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.955 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rk1g07_reg/Q
                         net (fo=1, routed)           0.087     2.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rk1g07
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.045     2.087 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_i_1/O
                         net (fo=1, routed)           0.000     2.087    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ooh8v6
    SLICE_X42Y95         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X42Y95         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg/C
                         clock pessimism             -0.600     1.827    
    SLICE_X42Y95         FDRE (Hold_fdre_C_D)         0.120     1.947    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Mfqoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ziizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.126%)  route 0.327ns (69.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/Q
                         net (fo=4, routed)           0.327     2.285    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ziizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ziizz6_reg/C
                         clock pessimism             -0.343     2.084    
    SLICE_X38Y100        FDCE (Hold_fdce_C_D)         0.052     2.136    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ziizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfkzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.568     1.816    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfkzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDCE (Prop_fdce_C_Q)         0.141     1.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfkzz6_reg/Q
                         net (fo=2, routed)           0.099     2.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qfkzz6
    SLICE_X30Y100        LUT5 (Prop_lut5_I3_O)        0.045     2.101 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_i_1/O
                         net (fo=1, routed)           0.000     2.101    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V3h8v6
    SLICE_X30Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg/C
                         clock pessimism             -0.601     1.829    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.120     1.949    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rmeoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.191%)  route 0.338ns (61.809%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X38Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.164     1.979 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6_reg/Q
                         net (fo=2, routed)           0.338     2.317    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F5vzz6
    SLICE_X34Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.362 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_i_1/O
                         net (fo=1, routed)           0.000     2.362    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P7h8v6
    SLICE_X34Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.838     2.428    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X34Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/C
                         clock pessimism             -0.343     2.085    
    SLICE_X34Y100        FDCE (Hold_fdce_C_D)         0.121     2.206    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.420%)  route 0.127ns (40.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.571     1.819    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.141     1.960 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/Q
                         net (fo=2, routed)           0.127     2.087    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.045     2.132 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_i_1/O
                         net (fo=1, routed)           0.000     2.132    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wlh8v6
    SLICE_X30Y98         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.841     2.431    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y98         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg/C
                         clock pessimism             -0.577     1.855    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121     1.976    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wwgoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X28Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6_reg/Q
                         net (fo=1, routed)           0.087     2.045    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zzzzz6
    SLICE_X29Y95         LUT5 (Prop_lut5_I0_O)        0.045     2.090 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6_i_1/O
                         net (fo=1, routed)           0.000     2.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Blh8v6
    SLICE_X29Y95         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y95         FDRE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6_reg/C
                         clock pessimism             -0.600     1.831    
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.092     1.923    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vbezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X42Y98   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X41Y93   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y3roz6_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X45Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y4eoz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X35Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X47Y99   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X31Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X30Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X37Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X32Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lffoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X34Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vicoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Plkzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Wjkzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Knkzz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X36Y100  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xbcoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X42Y98   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X45Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y4eoz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y99   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X31Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X42Y98   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ldizz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X41Y93   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y3roz6_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X45Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y4eoz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X35Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5ezz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X47Y99   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y5lzz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X31Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gnazz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X30Y97   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go1107_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X37Y94   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X40Y98   u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rfozz6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.854ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 0.766ns (9.585%)  route 7.226ns (90.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.415     6.931    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.055 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.055    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.909    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 11.854    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.766ns (9.641%)  route 7.179ns (90.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.371     6.885    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.009    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.876    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.905ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 0.766ns (9.647%)  route 7.174ns (90.353%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.365     6.879    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.003 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.003    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.876    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.032    18.908    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 11.905    

Slack (MET) :             12.203ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.766ns (10.021%)  route 6.878ns (89.979%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.069     6.583    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.707    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.032    18.910    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                 12.203    

Slack (MET) :             12.203ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.766ns (10.028%)  route 6.873ns (89.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.064     6.578    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.702    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.082    18.876    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 12.203    

Slack (MET) :             12.232ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.766ns (10.061%)  route 6.848ns (89.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.037     6.553    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.677 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.677    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.909    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 12.232    

Slack (MET) :             12.233ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 0.766ns (10.064%)  route 6.845ns (89.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.035     6.551    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.675    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.082    18.878    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.029    18.907    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 12.233    

Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 1.935ns (25.347%)  route 5.699ns (74.653%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    -0.920    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.177     3.775    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y71         LUT4 (Prop_lut4_I1_O)        0.124     3.899 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.899    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.431 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.431    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=3, routed)           0.524     5.289    uAHBVGA/uVGAInterface/O[0]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.303     5.592 r  uAHBVGA/uVGAInterface/cout[7]_i_7/O
                         net (fo=8, routed)           0.998     6.590    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.714    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.577    19.055    
                         clock uncertainty           -0.082    18.973    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    19.004    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.354ns (33.798%)  route 2.652ns (66.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    -0.917    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.853     0.454    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X68Y70         LUT5 (Prop_lut5_I1_O)        0.152     0.606 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.640     1.246    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I0_O)        0.358     1.604 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.303     1.907    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.326     2.233 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.856     3.089    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.038    
                         clock uncertainty           -0.082    18.956    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.429    18.527    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 15.438    

Slack (MET) :             15.438ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.354ns (33.798%)  route 2.652ns (66.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    -0.917    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.853     0.454    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X68Y70         LUT5 (Prop_lut5_I1_O)        0.152     0.606 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.640     1.246    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I0_O)        0.358     1.604 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.303     1.907    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.326     2.233 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.856     3.089    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.038    
                         clock uncertainty           -0.082    18.956    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.429    18.527    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.527    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 15.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.365    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.596    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.060    -0.536    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.038%)  route 0.146ns (43.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/Q
                         net (fo=7, routed)           0.146    -0.305    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[4]
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.831    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.275    -0.556    
    SLICE_X69Y70         FDRE (Hold_fdre_C_D)         0.091    -0.465    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.189%)  route 0.192ns (50.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.258    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[4]
    SLICE_X70Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.121    -0.436    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.839%)  route 0.153ns (45.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/Q
                         net (fo=8, routed)           0.153    -0.300    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[8]
    SLICE_X67Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.092    -0.488    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.538%)  route 0.174ns (45.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.174    -0.253    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.120    -0.459    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.262%)  route 0.143ns (36.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.143    -0.305    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X66Y73         LUT4 (Prop_lut4_I1_O)        0.098    -0.207 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1/O
                         net (fo=1, routed)           0.000    -0.207    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1_n_0
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                         clock pessimism              0.253    -0.582    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.121    -0.461    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.172    -0.256    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.211    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.121    -0.472    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.181    -0.273    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[1]
    SLICE_X68Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.228 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.092    -0.491    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.258    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y74         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.213    uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__2_n_0
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.120    -0.476    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.578%)  route 0.182ns (49.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.272    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[1]
    SLICE_X68Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.091    -0.492    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    BUFG_VGA_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X60Y126    reg_sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y126    reg_sys_rst_n_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y126    reg_sys_rst_n_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X60Y126    reg_sys_rst_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y74     uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y74     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X67Y73     uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50M_1
  To Clock:  clkfbout_clk_50M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50M_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    u_clk_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_clk_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u_clk_25M/inst/clk_in1
  To Clock:  u_clk_25M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk_25M/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.451ns  (logic 8.051ns (25.599%)  route 23.400ns (74.401%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 41.681 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.469    24.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I0_O)        0.348    24.387 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.627    25.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    25.139 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.535    25.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.124    25.798 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.944    26.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X44Y145        LUT3 (Prop_lut3_I0_O)        0.152    26.894 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.898    27.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X36Y153        LUT6 (Prop_lut6_I4_O)        0.332    28.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.996    29.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X55Y144        LUT6 (Prop_lut6_I1_O)        0.124    29.244 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.774    30.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y144        LUT5 (Prop_lut5_I2_O)        0.119    30.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.986    31.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X36Y155        LUT2 (Prop_lut2_I1_O)        0.327    31.450 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.761    32.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X34Y157        LUT5 (Prop_lut5_I0_O)        0.358    32.569 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.357    32.926    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X32Y158        LUT6 (Prop_lut6_I4_O)        0.328    33.254 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_i_1/O
                         net (fo=1, routed)           0.000    33.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vlk8v6
    SLICE_X32Y158        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.681    41.681    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y158        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg/C
                         clock pessimism              0.087    41.768    
                         clock uncertainty           -0.135    41.633    
    SLICE_X32Y158        FDCE (Setup_fdce_C_D)        0.029    41.662    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Av9917_reg
  -------------------------------------------------------------------
                         required time                         41.662    
                         arrival time                         -33.254    
  -------------------------------------------------------------------
                         slack                                  8.408    

Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.451ns  (logic 8.051ns (25.599%)  route 23.400ns (74.401%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 41.681 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.469    24.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I0_O)        0.348    24.387 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.627    25.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    25.139 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.535    25.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.124    25.798 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.944    26.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X44Y145        LUT3 (Prop_lut3_I0_O)        0.152    26.894 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.898    27.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X36Y153        LUT6 (Prop_lut6_I4_O)        0.332    28.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.996    29.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X55Y144        LUT6 (Prop_lut6_I1_O)        0.124    29.244 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.774    30.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y144        LUT5 (Prop_lut5_I2_O)        0.119    30.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.986    31.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X36Y155        LUT2 (Prop_lut2_I1_O)        0.327    31.450 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.761    32.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X34Y157        LUT5 (Prop_lut5_I0_O)        0.358    32.569 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.357    32.926    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X32Y158        LUT6 (Prop_lut6_I2_O)        0.328    33.254 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_1/O
                         net (fo=1, routed)           0.000    33.254    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jmk8v6
    SLICE_X32Y158        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.681    41.681    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y158        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg/C
                         clock pessimism              0.087    41.768    
                         clock uncertainty           -0.135    41.633    
    SLICE_X32Y158        FDCE (Setup_fdce_C_D)        0.032    41.665    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_reg
  -------------------------------------------------------------------
                         required time                         41.665    
                         arrival time                         -33.254    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.423ns  (logic 8.051ns (25.621%)  route 23.372ns (74.379%))
  Logic Levels:           33  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 41.681 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.469    24.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I0_O)        0.348    24.387 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.627    25.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    25.139 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.535    25.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.124    25.798 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.944    26.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X44Y145        LUT3 (Prop_lut3_I0_O)        0.152    26.894 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.898    27.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X36Y153        LUT6 (Prop_lut6_I4_O)        0.332    28.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.996    29.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X55Y144        LUT6 (Prop_lut6_I1_O)        0.124    29.244 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.774    30.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y144        LUT5 (Prop_lut5_I2_O)        0.119    30.138 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.986    31.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X36Y155        LUT2 (Prop_lut2_I1_O)        0.327    31.450 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.761    32.211    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X34Y157        LUT5 (Prop_lut5_I0_O)        0.358    32.569 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3/O
                         net (fo=3, routed)           0.329    32.898    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vc2oz6_i_3_n_0
    SLICE_X32Y157        LUT6 (Prop_lut6_I2_O)        0.328    33.226 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_i_1/O
                         net (fo=1, routed)           0.000    33.226    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cmk8v6
    SLICE_X32Y157        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.681    41.681    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X32Y157        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg/C
                         clock pessimism              0.087    41.768    
                         clock uncertainty           -0.135    41.633    
    SLICE_X32Y157        FDCE (Setup_fdce_C_D)        0.029    41.662    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ejja17_reg
  -------------------------------------------------------------------
                         required time                         41.662    
                         arrival time                         -33.226    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        31.046ns  (logic 7.742ns (24.937%)  route 23.304ns (75.063%))
  Logic Levels:           34  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 41.681 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.469    24.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I0_O)        0.348    24.387 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.627    25.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    25.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.535    25.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.124    25.798 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.944    26.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X44Y145        LUT3 (Prop_lut3_I0_O)        0.152    26.894 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.898    27.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X36Y153        LUT6 (Prop_lut6_I4_O)        0.332    28.124 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.996    29.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X55Y144        LUT6 (Prop_lut6_I1_O)        0.124    29.244 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.774    30.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y144        LUT5 (Prop_lut5_I2_O)        0.119    30.138 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.986    31.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X36Y155        LUT4 (Prop_lut4_I3_O)        0.332    31.455 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3/O
                         net (fo=3, routed)           0.448    31.904    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_3_n_0
    SLICE_X35Y155        LUT6 (Prop_lut6_I5_O)        0.124    32.028 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6/O
                         net (fo=1, routed)           0.294    32.322    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_6_n_0
    SLICE_X36Y155        LUT6 (Prop_lut6_I0_O)        0.124    32.446 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5/O
                         net (fo=1, routed)           0.280    32.726    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_5_n_0
    SLICE_X36Y155        LUT6 (Prop_lut6_I4_O)        0.124    32.850 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1/O
                         net (fo=1, routed)           0.000    32.850    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_i_1_n_0
    SLICE_X36Y155        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.681    41.681    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X36Y155        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg/C
                         clock pessimism              0.087    41.768    
                         clock uncertainty           -0.135    41.633    
    SLICE_X36Y155        FDCE (Setup_fdce_C_D)        0.031    41.664    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smvnz6_reg
  -------------------------------------------------------------------
                         required time                         41.664    
                         arrival time                         -32.850    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             9.557ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        30.302ns  (logic 7.697ns (25.401%)  route 22.605ns (74.599%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 41.681 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.469    24.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I0_O)        0.348    24.387 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.627    25.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    25.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.535    25.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.124    25.798 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.944    26.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X44Y145        LUT3 (Prop_lut3_I0_O)        0.152    26.894 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.898    27.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X36Y153        LUT6 (Prop_lut6_I4_O)        0.332    28.124 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.996    29.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X55Y144        LUT6 (Prop_lut6_I1_O)        0.124    29.244 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.774    30.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y144        LUT5 (Prop_lut5_I2_O)        0.119    30.138 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5/O
                         net (fo=3, routed)           0.986    31.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_5_n_0
    SLICE_X36Y155        LUT2 (Prop_lut2_I1_O)        0.327    31.450 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4/O
                         net (fo=2, routed)           0.323    31.773    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_4_n_0
    SLICE_X35Y156        LUT6 (Prop_lut6_I4_O)        0.332    32.105 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1/O
                         net (fo=1, routed)           0.000    32.105    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_i_1_n_0
    SLICE_X35Y156        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.681    41.681    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X35Y156        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg/C
                         clock pessimism              0.087    41.768    
                         clock uncertainty           -0.135    41.633    
    SLICE_X35Y156        FDCE (Setup_fdce_C_D)        0.029    41.662    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pv2t07_reg
  -------------------------------------------------------------------
                         required time                         41.662    
                         arrival time                         -32.105    
  -------------------------------------------------------------------
                         slack                                  9.557    

Slack (MET) :             9.883ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.710ns  (logic 7.415ns (24.958%)  route 22.295ns (75.042%))
  Logic Levels:           33  (CARRY4=6 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.469    24.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I0_O)        0.348    24.387 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.627    25.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    25.139 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.535    25.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.124    25.798 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.944    26.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X44Y145        LUT3 (Prop_lut3_I0_O)        0.152    26.894 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.898    27.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X36Y153        LUT6 (Prop_lut6_I4_O)        0.332    28.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.996    29.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X55Y144        LUT6 (Prop_lut6_I1_O)        0.124    29.244 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.450    29.694    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X55Y144        LUT5 (Prop_lut5_I3_O)        0.124    29.818 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6/O
                         net (fo=1, routed)           0.478    30.296    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_6_n_0
    SLICE_X58Y143        LUT6 (Prop_lut6_I2_O)        0.124    30.420 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3/O
                         net (fo=2, routed)           0.444    30.864    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Elhnz6_i_3_n_0
    SLICE_X59Y144        LUT6 (Prop_lut6_I5_O)        0.124    30.988 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3/O
                         net (fo=1, routed)           0.402    31.390    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_3_n_0
    SLICE_X59Y145        LUT6 (Prop_lut6_I1_O)        0.124    31.514 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_i_1/O
                         net (fo=1, routed)           0.000    31.514    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gpfet6
    SLICE_X59Y145        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.496    41.496    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X59Y145        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg/C
                         clock pessimism              0.007    41.503    
                         clock uncertainty           -0.135    41.368    
    SLICE_X59Y145        FDCE (Setup_fdce_C_D)        0.029    41.397    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cnhnz6_reg
  -------------------------------------------------------------------
                         required time                         41.397    
                         arrival time                         -31.514    
  -------------------------------------------------------------------
                         slack                                  9.883    

Slack (MET) :             10.185ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.307ns  (logic 7.167ns (24.455%)  route 22.140ns (75.545%))
  Logic Levels:           31  (CARRY4=6 LUT2=2 LUT3=4 LUT4=4 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.469    24.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I0_O)        0.348    24.387 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.627    25.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    25.139 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.535    25.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.124    25.798 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.944    26.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X44Y145        LUT3 (Prop_lut3_I0_O)        0.152    26.894 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.898    27.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X36Y153        LUT6 (Prop_lut6_I4_O)        0.332    28.124 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.996    29.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X55Y144        LUT6 (Prop_lut6_I1_O)        0.124    29.244 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.774    30.019    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X48Y144        LUT4 (Prop_lut4_I2_O)        0.124    30.143 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Exlnz6_i_2/O
                         net (fo=3, routed)           0.465    30.608    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ib3nv6
    SLICE_X53Y144        LUT6 (Prop_lut6_I5_O)        0.124    30.732 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_i_1/O
                         net (fo=1, routed)           0.379    31.111    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovfet6
    SLICE_X53Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.491    41.491    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X53Y144        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg/C
                         clock pessimism              0.007    41.498    
                         clock uncertainty           -0.135    41.363    
    SLICE_X53Y144        FDCE (Setup_fdce_C_D)       -0.067    41.296    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cavnz6_reg
  -------------------------------------------------------------------
                         required time                         41.296    
                         arrival time                         -31.111    
  -------------------------------------------------------------------
                         slack                                 10.185    

Slack (MET) :             10.389ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        29.206ns  (logic 7.291ns (24.964%)  route 21.915ns (75.036%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           0.469    24.039    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I0_O)        0.348    24.387 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7/O
                         net (fo=3, routed)           0.627    25.015    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_7_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    25.139 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3/O
                         net (fo=19, routed)          0.535    25.674    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gwtf07_i_3_n_0
    SLICE_X45Y143        LUT3 (Prop_lut3_I2_O)        0.124    25.798 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vv5g07_i_2/O
                         net (fo=126, routed)         0.944    26.742    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vs9ov6
    SLICE_X44Y145        LUT3 (Prop_lut3_I0_O)        0.152    26.894 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/We7107_i_2/O
                         net (fo=29, routed)          0.898    27.792    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hmtov6
    SLICE_X36Y153        LUT6 (Prop_lut6_I4_O)        0.332    28.124 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3/O
                         net (fo=1, routed)           0.996    29.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_3_n_0
    SLICE_X55Y144        LUT6 (Prop_lut6_I1_O)        0.124    29.244 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjhnz6_i_2/O
                         net (fo=8, routed)           0.787    30.031    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oxfet6
    SLICE_X50Y141        LUT5 (Prop_lut5_I1_O)        0.124    30.155 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4/O
                         net (fo=1, routed)           0.300    30.455    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_4_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I0_O)        0.124    30.579 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3/O
                         net (fo=2, routed)           0.307    30.885    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_3_n_0
    SLICE_X49Y140        LUT2 (Prop_lut2_I1_O)        0.124    31.009 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_i_1/O
                         net (fo=1, routed)           0.000    31.009    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujx7v6
    SLICE_X49Y140        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X49Y140        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg/C
                         clock pessimism              0.007    41.505    
                         clock uncertainty           -0.135    41.370    
    SLICE_X49Y140        FDCE (Setup_fdce_C_D)        0.029    41.399    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bijnz6_reg
  -------------------------------------------------------------------
                         required time                         41.399    
                         arrival time                         -31.009    
  -------------------------------------------------------------------
                         slack                                 10.389    

Slack (MET) :             10.396ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qpeg07_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        28.700ns  (logic 7.798ns (27.171%)  route 20.902ns (72.829%))
  Logic Levels:           35  (CARRY4=13 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.022    24.593    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.348    24.941 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_8/O
                         net (fo=8, routed)           0.642    25.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_8_n_0
    SLICE_X47Y143        LUT5 (Prop_lut5_I1_O)        0.124    25.707 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_5/O
                         net (fo=6, routed)           0.658    26.365    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_6661_in
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124    26.489 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fq9nz6_i_6/O
                         net (fo=1, routed)           0.151    26.641    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fq9nz6_i_6_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124    26.765 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fq9nz6_i_2/O
                         net (fo=4, routed)           1.410    28.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrbet6
    SLICE_X69Y123        LUT6 (Prop_lut6_I0_O)        0.124    28.299 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_i_226/O
                         net (fo=1, routed)           0.000    28.299    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_i_226_n_0
    SLICE_X69Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.697 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    28.697    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_137_n_0
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_80/CO[3]
                         net (fo=1, routed)           0.009    28.820    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_80_n_0
    SLICE_X69Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.934 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.934    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_44_n_0
    SLICE_X69Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.048 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_18_n_0
    SLICE_X69Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.162 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.162    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_7_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_3_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_1/CO[0]
                         net (fo=73, routed)          0.957    30.503    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P9get6
    SLICE_X65Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qpeg07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.482    41.482    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X65Y125        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qpeg07_reg/C
                         clock pessimism              0.007    41.489    
                         clock uncertainty           -0.135    41.354    
    SLICE_X65Y125        FDCE (Setup_fdce_C_CE)      -0.454    40.900    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qpeg07_reg
  -------------------------------------------------------------------
                         required time                         40.900    
                         arrival time                         -30.503    
  -------------------------------------------------------------------
                         slack                                 10.396    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        28.678ns  (logic 7.798ns (27.191%)  route 20.880ns (72.809%))
  Logic Levels:           35  (CARRY4=13 LUT2=2 LUT3=2 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.803     1.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X38Y164        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y164        FDCE (Prop_fdce_C_Q)         0.518     2.321 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Le9nz6_reg/Q
                         net (fo=3, routed)           0.836     3.157    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_1_in7_in[1]
    SLICE_X44Y159        LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     3.281    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_23_n_0
    SLICE_X44Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.831 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.831    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HSIZED[1]_INST_0_i_13_n_0
    SLICE_X44Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.144 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_3/O[3]
                         net (fo=1, routed)           0.588     4.732    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z9zm17[7]
    SLICE_X45Y160        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     5.439 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.439    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[6]_INST_0_i_1_n_0
    SLICE_X45Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.553 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[10]_INST_0_i_1_n_0
    SLICE_X45Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.667 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.667    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[14]_INST_0_i_1_n_0
    SLICE_X45Y163        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.889 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HADDRD[18]_INST_0_i_1/O[0]
                         net (fo=15, routed)          3.413     9.302    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_0_in2114_in
    SLICE_X65Y101        LUT3 (Prop_lut3_I2_O)        0.325     9.627 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63/O
                         net (fo=14, routed)          1.333    10.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_63_n_0
    SLICE_X51Y97         LUT5 (Prop_lut5_I1_O)        0.326    11.286 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474/O
                         net (fo=1, routed)           0.665    11.951    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_474_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.124    12.075 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290/O
                         net (fo=2, routed)           0.966    13.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_290_n_0
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.124    13.166 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125/O
                         net (fo=1, routed)           0.667    13.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_125_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124    13.957 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41/O
                         net (fo=4, routed)           0.587    14.544    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_41_n_0
    SLICE_X63Y105        LUT6 (Prop_lut6_I5_O)        0.124    14.668 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50/O
                         net (fo=3, routed)           0.960    15.628    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HTRANSD[1]_INST_0_i_50_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I1_O)        0.150    15.778 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55/O
                         net (fo=5, routed)           0.616    16.394    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_55_n_0
    SLICE_X62Y112        LUT6 (Prop_lut6_I0_O)        0.326    16.720 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28/O
                         net (fo=1, routed)           0.680    17.400    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_28_n_0
    SLICE_X60Y113        LUT6 (Prop_lut6_I2_O)        0.124    17.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15/O
                         net (fo=1, routed)           0.284    17.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_15_n_0
    SLICE_X59Y113        LUT6 (Prop_lut6_I4_O)        0.124    17.932 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.166    18.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_7_n_0
    SLICE_X59Y113        LUT4 (Prop_lut4_I3_O)        0.124    18.222 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8/O
                         net (fo=3, routed)           0.607    18.829    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/MEMATTRS[0]_INST_0_i_8_n_0
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.117    18.946 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.290    19.236    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HPROTS[3]_INST_0_i_9_n_0
    SLICE_X56Y113        LUT5 (Prop_lut5_I1_O)        0.348    19.584 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R8mzz6_i_1/O
                         net (fo=1, routed)           0.850    20.434    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pgqnv6
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.124    20.558 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uyyzz6_i_4/O
                         net (fo=7, routed)           1.931    22.489    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qodiw6
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.150    22.639 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7/O
                         net (fo=3, routed)           0.613    23.252    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ng9oz6_i_7_n_0
    SLICE_X46Y147        LUT4 (Prop_lut4_I0_O)        0.319    23.571 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12/O
                         net (fo=5, routed)           1.022    24.593    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S5jnz6_i_12_n_0
    SLICE_X42Y145        LUT6 (Prop_lut6_I0_O)        0.348    24.941 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_8/O
                         net (fo=8, routed)           0.642    25.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_8_n_0
    SLICE_X47Y143        LUT5 (Prop_lut5_I1_O)        0.124    25.707 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_i_5/O
                         net (fo=6, routed)           0.658    26.365    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/p_6661_in
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124    26.489 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fq9nz6_i_6/O
                         net (fo=1, routed)           0.151    26.641    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fq9nz6_i_6_n_0
    SLICE_X55Y141        LUT6 (Prop_lut6_I1_O)        0.124    26.765 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fq9nz6_i_2/O
                         net (fo=4, routed)           1.410    28.175    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrbet6
    SLICE_X69Y123        LUT6 (Prop_lut6_I0_O)        0.124    28.299 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_i_226/O
                         net (fo=1, routed)           0.000    28.299    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_i_226_n_0
    SLICE_X69Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.697 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_137/CO[3]
                         net (fo=1, routed)           0.000    28.697    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_137_n_0
    SLICE_X69Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.811 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_80/CO[3]
                         net (fo=1, routed)           0.009    28.820    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_80_n_0
    SLICE_X69Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.934 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.934    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_44_n_0
    SLICE_X69Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.048 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.048    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_18_n_0
    SLICE_X69Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.162 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    29.162    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_7_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.276 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.276    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_3_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.547 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cdhnz6_reg_i_1/CO[0]
                         net (fo=73, routed)          0.935    30.482    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/P9get6
    SLICE_X65Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.488    41.488    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X65Y120        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg/C
                         clock pessimism              0.007    41.495    
                         clock uncertainty           -0.135    41.360    
    SLICE_X65Y120        FDCE (Setup_fdce_C_CE)      -0.454    40.906    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bahnz6_reg
  -------------------------------------------------------------------
                         required time                         40.906    
                         arrival time                         -30.482    
  -------------------------------------------------------------------
                         slack                                 10.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 uAHBVGA/last_HADDR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uvga_console/last_address_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.086%)  route 0.250ns (63.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.562     0.562    uAHBVGA/fclk
    SLICE_X47Y88         FDRE                                         r  uAHBVGA/last_HADDR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uAHBVGA/last_HADDR_reg[27]/Q
                         net (fo=4, routed)           0.250     0.952    uAHBVGA/uvga_console/D[27]
    SLICE_X53Y86         FDRE                                         r  uAHBVGA/uvga_console/last_address_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.827     0.827    uAHBVGA/uvga_console/fclk
    SLICE_X53Y86         FDRE                                         r  uAHBVGA/uvga_console/last_address_reg[27]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.066     0.888    uAHBVGA/uvga_console/last_address_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uAHBVGA/last_HADDR_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uvga_console/last_address_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.505%)  route 0.256ns (64.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.562     0.562    uAHBVGA/fclk
    SLICE_X47Y88         FDRE                                         r  uAHBVGA/last_HADDR_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uAHBVGA/last_HADDR_reg[29]/Q
                         net (fo=4, routed)           0.256     0.959    uAHBVGA/uvga_console/D[29]
    SLICE_X53Y87         FDRE                                         r  uAHBVGA/uvga_console/last_address_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.828     0.828    uAHBVGA/uvga_console/fclk
    SLICE_X53Y87         FDRE                                         r  uAHBVGA/uvga_console/last_address_reg[29]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.070     0.893    uAHBVGA/uvga_console/last_address_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.564     0.564    uAHBUART/uFIFO_RX/fclk
    SLICE_X45Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.259     0.963    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.832     0.832    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X42Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.564     0.564    uAHBUART/uFIFO_RX/fclk
    SLICE_X45Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.259     0.963    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.832     0.832    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X42Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.564     0.564    uAHBUART/uFIFO_RX/fclk
    SLICE_X45Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.259     0.963    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.832     0.832    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X42Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.564     0.564    uAHBUART/uFIFO_RX/fclk
    SLICE_X45Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.259     0.963    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.832     0.832    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X42Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.564     0.564    uAHBUART/uFIFO_RX/fclk
    SLICE_X45Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.259     0.963    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.832     0.832    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X42Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.564     0.564    uAHBUART/uFIFO_RX/fclk
    SLICE_X45Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.259     0.963    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.832     0.832    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y87         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X42Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.888    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.564     0.564    uAHBUART/uFIFO_RX/fclk
    SLICE_X45Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.259     0.963    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X42Y87         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.832     0.832    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y87         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.564     0.564    uAHBUART/uFIFO_RX/fclk
    SLICE_X45Y88         FDCE                                         r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  uAHBUART/uFIFO_RX/w_ptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.259     0.963    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/ADDRD0
    SLICE_X42Y87         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.832     0.832    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/WCLK
    SLICE_X42Y87         RAMS32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.254     0.578    
    SLICE_X42Y87         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.888    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25M_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y21     uAHB2ROM/memory_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y11     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y15     uAHB2RAM/memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y22     uAHB2ROM/memory_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y11     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y15     uAHB2RAM/memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X0Y23     uAHB2ROM/memory_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X2Y14     uAHBVGA/uvga_image/uimage_ram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y16     uAHB2RAM/memory_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB36_X1Y23     uAHB2ROM/memory_reg_3_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y87     uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X42Y88     uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25M_1
  To Clock:  clkfbout_clk_25M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25M_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_25M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_25M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       11.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 0.766ns (9.585%)  route 7.226ns (90.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.415     6.931    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.055 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.055    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.766ns (9.641%)  route 7.179ns (90.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.371     6.885    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.009    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    18.905    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 0.766ns (9.647%)  route 7.174ns (90.353%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.365     6.879    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.003 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.003    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.032    18.906    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.766ns (10.021%)  route 6.878ns (89.979%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.069     6.583    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.707    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.032    18.908    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.766ns (10.028%)  route 6.873ns (89.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.064     6.578    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.702    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.029    18.903    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.230ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.766ns (10.061%)  route 6.848ns (89.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.037     6.553    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.677 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.677    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 12.230    

Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 0.766ns (10.064%)  route 6.845ns (89.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.035     6.551    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.675    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.288ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 1.935ns (25.347%)  route 5.699ns (74.653%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    -0.920    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.177     3.775    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y71         LUT4 (Prop_lut4_I1_O)        0.124     3.899 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.899    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.431 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.431    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=3, routed)           0.524     5.289    uAHBVGA/uVGAInterface/O[0]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.303     5.592 r  uAHBVGA/uVGAInterface/cout[7]_i_7/O
                         net (fo=8, routed)           0.998     6.590    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.714    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.577    19.055    
                         clock uncertainty           -0.084    18.971    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    19.002    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 12.288    

Slack (MET) :             15.436ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.354ns (33.798%)  route 2.652ns (66.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    -0.917    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.853     0.454    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X68Y70         LUT5 (Prop_lut5_I1_O)        0.152     0.606 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.640     1.246    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I0_O)        0.358     1.604 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.303     1.907    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.326     2.233 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.856     3.089    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.038    
                         clock uncertainty           -0.084    18.954    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.429    18.525    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 15.436    

Slack (MET) :             15.436ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.354ns (33.798%)  route 2.652ns (66.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    -0.917    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.853     0.454    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X68Y70         LUT5 (Prop_lut5_I1_O)        0.152     0.606 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.640     1.246    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I0_O)        0.358     1.604 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.303     1.907    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.326     2.233 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.856     3.089    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.038    
                         clock uncertainty           -0.084    18.954    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.429    18.525    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 15.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.365    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.512    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.060    -0.452    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.038%)  route 0.146ns (43.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/Q
                         net (fo=7, routed)           0.146    -0.305    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[4]
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.831    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.084    -0.472    
    SLICE_X69Y70         FDRE (Hold_fdre_C_D)         0.091    -0.381    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.189%)  route 0.192ns (50.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.258    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[4]
    SLICE_X70Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.084    -0.473    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.121    -0.352    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.839%)  route 0.153ns (45.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/Q
                         net (fo=8, routed)           0.153    -0.300    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[8]
    SLICE_X67Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.084    -0.496    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.092    -0.404    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.538%)  route 0.174ns (45.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.174    -0.253    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.084    -0.495    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.120    -0.375    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.262%)  route 0.143ns (36.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.143    -0.305    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X66Y73         LUT4 (Prop_lut4_I1_O)        0.098    -0.207 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1/O
                         net (fo=1, routed)           0.000    -0.207    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1_n_0
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.121    -0.377    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.172    -0.256    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.211    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.509    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.121    -0.388    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.181    -0.273    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[1]
    SLICE_X68Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.228 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.092    -0.407    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.258    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y74         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.213    uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__2_n_0
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.512    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.120    -0.392    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.578%)  route 0.182ns (49.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.272    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[1]
    SLICE_X68Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.091    -0.408    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       10.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.535ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 2.826ns (47.105%)  route 3.173ns (52.895%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.887     5.998    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.415     7.537    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.661 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.661    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.196    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                 10.535    

Slack (MET) :             10.576ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 2.826ns (47.450%)  route 3.130ns (52.550%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.888     5.999    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.371     7.494    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.618 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.618    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    18.194    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 10.576    

Slack (MET) :             10.583ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 2.826ns (47.493%)  route 3.124ns (52.507%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.888     5.999    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.365     7.488    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.612 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.612    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.032    18.195    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.195    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 10.583    

Slack (MET) :             10.881ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.826ns (49.979%)  route 2.828ns (50.021%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.888     5.999    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.069     7.192    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.316    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.032    18.197    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                 10.881    

Slack (MET) :             10.881ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.826ns (50.025%)  route 2.823ns (49.975%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.888     5.999    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.064     7.187    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.311 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.311    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.029    18.192    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.192    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 10.881    

Slack (MET) :             10.913ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.826ns (50.273%)  route 2.795ns (49.727%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.887     5.998    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.037     7.159    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.283    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.196    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                 10.913    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 2.826ns (50.297%)  route 2.793ns (49.703%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.887     5.998    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.035     7.156    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.280    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.029    18.194    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             11.038ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 2.826ns (51.435%)  route 2.668ns (48.565%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.887     5.998    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           0.910     7.032    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.156 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.156    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    18.194    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 11.038    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.823%)  route 1.961ns (77.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.619     1.619    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X47Y142        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y142        FDCE (Prop_fdce_C_Q)         0.456     2.075 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           1.961     4.036    lockup
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.124     4.160 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     4.160    reg_sys_rst_n_i_1_n_0
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.481    18.466    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.466    
                         clock uncertainty           -0.315    18.151    
    SLICE_X60Y126        FDCE (Setup_fdce_C_D)        0.077    18.228    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.228    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 14.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.238%)  route 0.157ns (45.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X63Y73         FDPE                                         r  uAHBVGA/r_text_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[2]/Q
                         net (fo=1, routed)           0.157     0.852    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[2]
    SLICE_X64Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.897 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.897    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X63Y73         FDPE                                         r  uAHBVGA/r_text_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[4]/Q
                         net (fo=1, routed)           0.162     0.856    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[4]
    SLICE_X64Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.901 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.901    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.559%)  route 0.189ns (50.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    uAHBVGA/fclk
    SLICE_X63Y74         FDPE                                         r  uAHBVGA/r_text_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.694 r  uAHBVGA/r_text_color_reg[6]/Q
                         net (fo=1, routed)           0.189     0.883    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[6]
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.928 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.928    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.092    -0.429    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.670%)  route 0.196ns (51.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X63Y73         FDPE                                         r  uAHBVGA/r_text_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[5]/Q
                         net (fo=1, routed)           0.196     0.891    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[5]
    SLICE_X64Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.936 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.936    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.071%)  route 0.209ns (52.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    uAHBVGA/fclk
    SLICE_X63Y74         FDPE                                         r  uAHBVGA/r_text_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.694 r  uAHBVGA/r_text_color_reg[0]/Q
                         net (fo=1, routed)           0.209     0.903    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[0]
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.948 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.948    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.091    -0.430    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.071%)  route 0.209ns (52.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X63Y73         FDPE                                         r  uAHBVGA/r_text_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[1]/Q
                         net (fo=1, routed)           0.209     0.904    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[1]
    SLICE_X64Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.949 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.949    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.091    -0.429    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.823%)  route 0.211ns (53.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    uAHBVGA/fclk
    SLICE_X63Y74         FDPE                                         r  uAHBVGA/r_text_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.694 r  uAHBVGA/r_text_color_reg[7]/Q
                         net (fo=1, routed)           0.211     0.905    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[7]
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.950 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     0.950    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.092    -0.429    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.857%)  route 0.228ns (52.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    uAHBVGA/fclk
    SLICE_X62Y75         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.228     0.944    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][3]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.989    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.092    -0.429    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.209ns (29.482%)  route 0.500ns (70.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDCE (Prop_fdce_C_Q)         0.164     0.716 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           0.500     1.216    sys_reset_req
    SLICE_X60Y126        LUT2 (Prop_lut2_I0_O)        0.045     1.261 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.261    reg_sys_rst_n_i_1_n_0
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.817    -0.840    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.315    -0.525    
    SLICE_X60Y126        FDCE (Hold_fdce_C_D)         0.120    -0.405    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  1.665    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       30.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.322ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.604ns  (logic 1.076ns (8.537%)  route 11.528ns (91.463%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.056ns = ( 45.056 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    11.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    11.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.516    14.242    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X40Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.515    45.056    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg/C
                         clock pessimism              0.000    45.056    
                         clock uncertainty           -0.287    44.769    
    SLICE_X40Y93         FDCE (Setup_fdce_C_CE)      -0.205    44.564    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/V1poz6_reg
  -------------------------------------------------------------------
                         required time                         44.564    
                         arrival time                         -14.242    
  -------------------------------------------------------------------
                         slack                                 30.322    

Slack (MET) :             30.328ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.598ns  (logic 1.076ns (8.541%)  route 11.522ns (91.459%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    11.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    11.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.510    14.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg/C
                         clock pessimism              0.000    45.057    
                         clock uncertainty           -0.287    44.770    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.205    44.565    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S3pzz6_reg
  -------------------------------------------------------------------
                         required time                         44.565    
                         arrival time                         -14.237    
  -------------------------------------------------------------------
                         slack                                 30.328    

Slack (MET) :             30.345ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.817ns  (logic 1.200ns (9.362%)  route 11.617ns (90.638%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    11.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    11.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.605    14.332    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X33Y95         LUT6 (Prop_lut6_I2_O)        0.124    14.456 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_i_1/O
                         net (fo=1, routed)           0.000    14.456    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqg8v6
    SLICE_X33Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg/C
                         clock pessimism              0.000    45.058    
                         clock uncertainty           -0.287    44.771    
    SLICE_X33Y95         FDCE (Setup_fdce_C_D)        0.029    44.800    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ctgoz6_reg
  -------------------------------------------------------------------
                         required time                         44.800    
                         arrival time                         -14.456    
  -------------------------------------------------------------------
                         slack                                 30.345    

Slack (MET) :             30.400ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.763ns  (logic 1.200ns (9.402%)  route 11.563ns (90.598%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 45.059 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    11.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    11.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.551    14.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    14.401 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_i_1/O
                         net (fo=1, routed)           0.000    14.401    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrg8v6
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.518    45.059    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.000    45.059    
                         clock uncertainty           -0.287    44.772    
    SLICE_X29Y96         FDCE (Setup_fdce_C_D)        0.029    44.801    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         44.801    
                         arrival time                         -14.401    
  -------------------------------------------------------------------
                         slack                                 30.400    

Slack (MET) :             30.506ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.452ns  (logic 1.076ns (8.641%)  route 11.376ns (91.359%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 45.052 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.779    12.185    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.124    12.309 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.781    14.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X46Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.511    45.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg/C
                         clock pessimism              0.000    45.052    
                         clock uncertainty           -0.287    44.765    
    SLICE_X46Y99         FDCE (Setup_fdce_C_CE)      -0.169    44.596    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Veeoz6_reg
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                 30.506    

Slack (MET) :             30.506ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.452ns  (logic 1.076ns (8.641%)  route 11.376ns (91.359%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 45.052 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.779    12.185    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I0_O)        0.124    12.309 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_1/O
                         net (fo=12, routed)          1.781    14.090    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toxhw6
    SLICE_X46Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.511    45.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg/C
                         clock pessimism              0.000    45.052    
                         clock uncertainty           -0.287    44.765    
    SLICE_X46Y99         FDCE (Setup_fdce_C_CE)      -0.169    44.596    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_reg
  -------------------------------------------------------------------
                         required time                         44.596    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                 30.506    

Slack (MET) :             30.580ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.584ns  (logic 1.200ns (9.536%)  route 11.384ns (90.464%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 45.058 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    11.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    11.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.372    14.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X31Y96         LUT6 (Prop_lut6_I2_O)        0.124    14.222 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_i_1/O
                         net (fo=1, routed)           0.000    14.222    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zrg8v6
    SLICE_X31Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.517    45.058    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                         clock pessimism              0.000    45.058    
                         clock uncertainty           -0.287    44.771    
    SLICE_X31Y96         FDCE (Setup_fdce_C_D)        0.031    44.802    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg
  -------------------------------------------------------------------
                         required time                         44.802    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                 30.580    

Slack (MET) :             30.618ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.312ns  (logic 1.076ns (8.739%)  route 11.236ns (91.261%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 45.060 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    11.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    11.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.224    13.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X29Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.519    45.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg/C
                         clock pessimism              0.000    45.060    
                         clock uncertainty           -0.287    44.773    
    SLICE_X29Y98         FDCE (Setup_fdce_C_CE)      -0.205    44.568    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Oygoz6_reg
  -------------------------------------------------------------------
                         required time                         44.568    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                 30.618    

Slack (MET) :             30.618ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/CE
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.312ns  (logic 1.076ns (8.739%)  route 11.236ns (91.261%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        3.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 45.060 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    11.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    11.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.224    13.950    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X29Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.519    45.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg/C
                         clock pessimism              0.000    45.060    
                         clock uncertainty           -0.287    44.773    
    SLICE_X29Y98         FDCE (Setup_fdce_C_CE)      -0.205    44.568    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qi1g07_reg
  -------------------------------------------------------------------
                         required time                         44.568    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                 30.618    

Slack (MET) :             30.627ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 1.200ns (9.571%)  route 11.338ns (90.429%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        3.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 45.059 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.638     1.638    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_reg/Q
                         net (fo=3, routed)           2.461     4.555    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6
    SLICE_X38Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.679 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2/O
                         net (fo=2, routed)           2.915     7.594    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     7.718 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2/O
                         net (fo=4, routed)           1.176     8.894    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_i_2_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.018 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3/O
                         net (fo=2, routed)           1.264    10.282    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uw1g07_i_3_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2/O
                         net (fo=4, routed)           1.196    11.602    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqszz6_i_2_n_0
    SLICE_X41Y96         LUT4 (Prop_lut4_I0_O)        0.124    11.726 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqooz6_i_1/O
                         net (fo=22, routed)          2.326    14.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scrhw6
    SLICE_X29Y96         LUT6 (Prop_lut6_I2_O)        0.124    14.176 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_i_1/O
                         net (fo=1, routed)           0.000    14.176    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Erg8v6
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.518    45.059    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/C
                         clock pessimism              0.000    45.059    
                         clock uncertainty           -0.287    44.772    
    SLICE_X29Y96         FDCE (Setup_fdce_C_D)        0.031    44.803    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg
  -------------------------------------------------------------------
                         required time                         44.803    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                 30.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z3tzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.389ns  (logic 0.209ns (8.747%)  route 2.180ns (91.253%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.565     0.565    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X38Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z3tzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164     0.729 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z3tzz6_reg/Q
                         net (fo=3, routed)           2.180     2.909    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Z3tzz6
    SLICE_X41Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.954 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_i_1/O
                         net (fo=1, routed)           0.000     2.954    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/T2h8v6
    SLICE_X41Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X41Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg/C
                         clock pessimism              0.000     2.429    
                         clock uncertainty            0.287     2.716    
    SLICE_X41Y99         FDCE (Hold_fdce_C_D)         0.091     2.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pteoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.186ns (7.746%)  route 2.215ns (92.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.565     0.565    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y101        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDCE (Prop_fdce_C_Q)         0.141     0.706 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6_reg/Q
                         net (fo=3, routed)           2.215     2.921    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hurzz6
    SLICE_X43Y98         LUT5 (Prop_lut5_I0_O)        0.045     2.966 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_i_1/O
                         net (fo=1, routed)           0.000     2.966    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F2h8v6
    SLICE_X43Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X43Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg/C
                         clock pessimism              0.000     2.427    
                         clock uncertainty            0.287     2.714    
    SLICE_X43Y98         FDCE (Hold_fdce_C_D)         0.092     2.806    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zweoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.226ns (9.412%)  route 2.175ns (90.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.567     0.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.128     0.695 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6_reg/Q
                         net (fo=3, routed)           2.175     2.870    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N5szz6
    SLICE_X35Y97         LUT5 (Prop_lut5_I1_O)        0.098     2.968 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_i_1/O
                         net (fo=1, routed)           0.000     2.968    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/R1h8v6
    SLICE_X35Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.287     2.717    
    SLICE_X35Y97         FDCE (Hold_fdce_C_D)         0.091     2.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hhizz6_reg
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xawf07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scwf07_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.128ns (5.524%)  route 2.189ns (94.476%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.570     0.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xawf07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.128     0.698 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xawf07_reg/Q
                         net (fo=3, routed)           2.189     2.887    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xawf07
    SLICE_X32Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scwf07_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X32Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scwf07_reg/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.287     2.717    
    SLICE_X32Y95         FDCE (Hold_fdce_C_D)         0.008     2.725    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Scwf07_reg
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.186ns (7.739%)  route 2.217ns (92.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.567     0.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6_reg/Q
                         net (fo=3, routed)           2.217     2.925    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eyzzz6
    SLICE_X35Y96         LUT5 (Prop_lut5_I3_O)        0.045     2.970 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_i_1/O
                         net (fo=1, routed)           0.000     2.970    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X4h8v6
    SLICE_X35Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X35Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg/C
                         clock pessimism              0.000     2.429    
                         clock uncertainty            0.287     2.716    
    SLICE_X35Y96         FDCE (Hold_fdce_C_D)         0.091     2.807    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2ezz6_reg
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.226ns (9.397%)  route 2.179ns (90.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.567     0.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X35Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDCE (Prop_fdce_C_Q)         0.128     0.695 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6_reg/Q
                         net (fo=3, routed)           2.179     2.874    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ukqzz6
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.098     2.972 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_i_1/O
                         net (fo=1, routed)           0.000     2.972    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H3h8v6
    SLICE_X36Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.287     2.717    
    SLICE_X36Y97         FDCE (Hold_fdce_C_D)         0.091     2.808    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dqeoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S11g07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W3fzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.186ns (7.724%)  route 2.222ns (92.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.570     0.570    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X33Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S11g07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     0.711 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S11g07_reg/Q
                         net (fo=3, routed)           2.222     2.933    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/S11g07
    SLICE_X33Y98         LUT5 (Prop_lut5_I3_O)        0.045     2.978 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W3fzz6_i_1/O
                         net (fo=1, routed)           0.000     2.978    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J4h8v6
    SLICE_X33Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W3fzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.841     2.431    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X33Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W3fzz6_reg/C
                         clock pessimism              0.000     2.431    
                         clock uncertainty            0.287     2.718    
    SLICE_X33Y98         FDCE (Hold_fdce_C_D)         0.092     2.810    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/W3fzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.209ns (8.574%)  route 2.229ns (91.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.569     0.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y95         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/Q
                         net (fo=6, routed)           2.229     2.961    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[8]
    SLICE_X30Y96         LUT6 (Prop_lut6_I0_O)        0.045     3.006 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_i_1/O
                         net (fo=1, routed)           0.000     3.006    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xqg8v6
    SLICE_X30Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.287     2.717    
    SLICE_X30Y96         FDCE (Hold_fdce_C_D)         0.121     2.838    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.006    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.186ns (7.628%)  route 2.252ns (92.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.567     0.567    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X40Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6_reg/Q
                         net (fo=4, routed)           2.252     2.960    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Abhoz6
    SLICE_X42Y98         LUT6 (Prop_lut6_I5_O)        0.045     3.005 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_i_1/O
                         net (fo=1, routed)           0.000     3.005    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ovh8v6
    SLICE_X42Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X42Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_reg/C
                         clock pessimism              0.000     2.427    
                         clock uncertainty            0.287     2.714    
    SLICE_X42Y98         FDCE (Hold_fdce_C_D)         0.121     2.835    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zskzz6_reg
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aocoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.209ns (8.565%)  route 2.231ns (91.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.569     0.569    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/Q
                         net (fo=6, routed)           2.231     2.964    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hnxmz6[10]
    SLICE_X30Y96         LUT5 (Prop_lut5_I1_O)        0.045     3.009 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aocoz6_i_1/O
                         net (fo=1, routed)           0.000     3.009    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fpf8v6
    SLICE_X30Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aocoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.840     2.430    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aocoz6_reg/C
                         clock pessimism              0.000     2.430    
                         clock uncertainty            0.287     2.717    
    SLICE_X30Y96         FDCE (Hold_fdce_C_D)         0.120     2.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Aocoz6_reg
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       11.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.852ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 0.766ns (9.585%)  route 7.226ns (90.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.415     6.931    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.055 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.055    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                 11.852    

Slack (MET) :             11.896ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.945ns  (logic 0.766ns (9.641%)  route 7.179ns (90.359%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.371     6.885    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.009    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    18.905    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 11.896    

Slack (MET) :             11.903ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 0.766ns (9.647%)  route 7.174ns (90.353%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.365     6.879    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.003 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.003    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.032    18.906    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                 11.903    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 0.766ns (10.021%)  route 6.878ns (89.979%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.069     6.583    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.707 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     6.707    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.032    18.908    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.766ns (10.028%)  route 6.873ns (89.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.809     5.390    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.514 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.064     6.578    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     6.702 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     6.702    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.480    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.029    18.903    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.903    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.230ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 0.766ns (10.061%)  route 6.848ns (89.939%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.037     6.553    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.677 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     6.677    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.907    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 12.230    

Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 0.766ns (10.064%)  route 6.845ns (89.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    -0.937    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    -0.419 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          5.811     5.392    uAHBVGA/uvga_console/ufont_rom/Q
    SLICE_X63Y66         LUT6 (Prop_lut6_I1_O)        0.124     5.516 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.035     6.551    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     6.675 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     6.675    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.480    18.960    
                         clock uncertainty           -0.084    18.876    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.029    18.905    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.288ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 1.935ns (25.347%)  route 5.699ns (74.653%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    -0.920    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  uAHBVGA/uVGAInterface/addrh_reg[1]/Q
                         net (fo=5, routed)           4.177     3.775    uAHBVGA/uVGAInterface/Q[1]
    SLICE_X65Y71         LUT4 (Prop_lut4_I1_O)        0.124     3.899 r  uAHBVGA/uVGAInterface/cin1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.899    uAHBVGA/uVGAInterface_n_5
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.431 r  uAHBVGA/cin1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.431    uAHBVGA/cin1_carry_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.765 r  uAHBVGA/cin1_carry__0/O[1]
                         net (fo=3, routed)           0.524     5.289    uAHBVGA/uVGAInterface/O[0]
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.303     5.592 r  uAHBVGA/uVGAInterface/cout[7]_i_7/O
                         net (fo=8, routed)           0.998     6.590    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_1
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.714 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     6.714    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.577    19.055    
                         clock uncertainty           -0.084    18.971    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    19.002    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                 12.288    

Slack (MET) :             15.436ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.354ns (33.798%)  route 2.652ns (66.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    -0.917    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.853     0.454    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X68Y70         LUT5 (Prop_lut5_I1_O)        0.152     0.606 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.640     1.246    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I0_O)        0.358     1.604 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.303     1.907    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.326     2.233 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.856     3.089    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.560    19.038    
                         clock uncertainty           -0.084    18.954    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.429    18.525    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 15.436    

Slack (MET) :             15.436ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 1.354ns (33.798%)  route 2.652ns (66.202%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.350 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.631    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.535 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.617    -0.917    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.518    -0.399 f  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/Q
                         net (fo=12, routed)          0.853     0.454    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[1]
    SLICE_X68Y70         LUT5 (Prop_lut5_I1_O)        0.152     0.606 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2/O
                         net (fo=9, routed)           0.640     1.246    uAHBVGA/uVGAInterface/VertAddrCounter/counter[8]_i_2_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I0_O)        0.358     1.604 f  uAHBVGA/uVGAInterface/VertAddrCounter/cout[7]_i_4/O
                         net (fo=1, routed)           0.303     1.907    uAHBVGA/uVGAInterface/HorzAddrCounter/cout_reg[7]
    SLICE_X68Y72         LUT6 (Prop_lut6_I5_O)        0.326     2.233 r  uAHBVGA/uVGAInterface/HorzAddrCounter/cout[7]_i_1/O
                         net (fo=8, routed)           0.856     3.089    uAHBVGA/uVGAInterface/HorzAddrCounter_n_1
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.560    19.038    
                         clock uncertainty           -0.084    18.954    
    SLICE_X64Y74         FDRE (Setup_fdre_C_R)       -0.429    18.525    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.525    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 15.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067    -0.365    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.512    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.060    -0.452    uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.038%)  route 0.146ns (43.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/Q
                         net (fo=7, routed)           0.146    -0.305    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[4]
    SLICE_X69Y70         LUT6 (Prop_lut6_I5_O)        0.045    -0.260 r  uAHBVGA/uVGAInterface/VertAddrCounter/addrv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    uAHBVGA/uVGAInterface/addrv0[5]
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.827    -0.831    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[5]/C
                         clock pessimism              0.275    -0.556    
                         clock uncertainty            0.084    -0.472    
    SLICE_X69Y70         FDRE (Hold_fdre_C_D)         0.091    -0.381    uAHBVGA/uVGAInterface/addrv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.189%)  route 0.192ns (50.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X67Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.258    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[4]
    SLICE_X70Y71         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    uAHBVGA/uVGAInterface/VertAddrCounter/counter[5]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.084    -0.473    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.121    -0.352    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.839%)  route 0.153ns (45.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X67Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[8]/Q
                         net (fo=8, routed)           0.153    -0.300    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[8]
    SLICE_X67Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.255 r  uAHBVGA/uVGAInterface/HorzAddrCounter/addrh[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.255    uAHBVGA/uVGAInterface/addrh0[9]
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.825    -0.833    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.084    -0.496    
    SLICE_X67Y72         FDRE (Hold_fdre_C_D)         0.092    -0.404    uAHBVGA/uVGAInterface/addrh_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.538%)  route 0.174ns (45.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y70         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[0]/Q
                         net (fo=11, routed)          0.174    -0.253    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[0]
    SLICE_X70Y71         LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.208    uAHBVGA/uVGAInterface/VertAddrCounter/counter[1]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.084    -0.495    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.120    -0.375    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.246ns (63.262%)  route 0.143ns (36.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/Q
                         net (fo=11, routed)          0.143    -0.305    uAHBVGA/uVGAInterface/HorzAddrCounter/TrigDiv
    SLICE_X66Y73         LUT4 (Prop_lut4_I1_O)        0.098    -0.207 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1/O
                         net (fo=1, routed)           0.000    -0.207    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_i_1_n_0
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X66Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.084    -0.498    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.121    -0.377    uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/Q
                         net (fo=9, routed)           0.172    -0.256    uAHBVGA/uVGAInterface/VertAddrCounter/VertCount[3]
    SLICE_X70Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.211 r  uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.211    uAHBVGA/uVGAInterface/VertAddrCounter/counter[3]
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.826    -0.832    uAHBVGA/uVGAInterface/VertAddrCounter/clk_50
    SLICE_X70Y71         FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.084    -0.509    
    SLICE_X70Y71         FDRE (Hold_fdre_C_D)         0.121    -0.388    uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.716%)  route 0.181ns (49.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.181    -0.273    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[1]
    SLICE_X68Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.228 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.228    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[3]
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.092    -0.407    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.553    -0.596    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.174    -0.258    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X66Y74         LUT1 (Prop_lut1_I0_O)        0.045    -0.213 r  uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.213    uAHBVGA/uVGAInterface/FreqDivider/counter[0]_i_1__2_n_0
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/FreqDivider/clk_50
    SLICE_X66Y74         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.084    -0.512    
    SLICE_X66Y74         FDRE (Hold_fdre_C_D)         0.120    -0.392    uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.578%)  route 0.182ns (49.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.554    -0.595    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y73         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[1]/Q
                         net (fo=11, routed)          0.182    -0.272    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]_0[1]
    SLICE_X68Y74         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[2]
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/HorzAddrCounter/clk_50
    SLICE_X68Y74         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X68Y74         FDRE (Hold_fdre_C_D)         0.091    -0.408    uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.181    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_50M_1

Setup :            0  Failing Endpoints,  Worst Slack       10.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.535ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.999ns  (logic 2.826ns (47.105%)  route 3.173ns (52.895%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.887     5.998    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.415     7.537    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.661 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     7.661    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.196    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                 10.535    

Slack (MET) :             10.576ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 2.826ns (47.450%)  route 3.130ns (52.550%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.888     5.999    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.371     7.494    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.618 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     7.618    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    18.194    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                 10.576    

Slack (MET) :             10.583ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 2.826ns (47.493%)  route 3.124ns (52.507%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.888     5.999    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.365     7.488    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.612 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     7.612    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.032    18.195    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                         18.195    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 10.583    

Slack (MET) :             10.881ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 2.826ns (49.979%)  route 2.828ns (50.021%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.888     5.999    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.069     7.192    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     7.316    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.032    18.197    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                         18.197    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                 10.881    

Slack (MET) :             10.881ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 2.826ns (50.025%)  route 2.823ns (49.975%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 f  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 f  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.888     5.999    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.123 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5/O
                         net (fo=8, routed)           1.064     7.187    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_5_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124     7.311 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     7.311    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.029    18.192    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                         18.192    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 10.881    

Slack (MET) :             10.913ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.826ns (50.273%)  route 2.795ns (49.727%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.887     5.998    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.037     7.159    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.283 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     7.283    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.031    18.196    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                         18.196    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                 10.913    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 2.826ns (50.297%)  route 2.793ns (49.703%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 18.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.887     5.998    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           1.035     7.156    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y73         LUT6 (Prop_lut6_I2_O)        0.124     7.280 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     7.280    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.494    18.480    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    18.480    
                         clock uncertainty           -0.315    18.165    
    SLICE_X64Y73         FDRE (Setup_fdre_C_D)        0.029    18.194    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             11.038ns  (required time - arrival time)
  Source:                 uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 2.826ns (51.435%)  route 2.668ns (48.565%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 18.478 - 20.000 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.116 r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           0.871     4.987    uAHBVGA/uvga_console/ufont_rom/font_word[7]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.124     5.111 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9/O
                         net (fo=2, routed)           0.887     5.998    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_9_n_0
    SLICE_X63Y66         LUT6 (Prop_lut6_I3_O)        0.124     6.122 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6/O
                         net (fo=8, routed)           0.910     7.032    uAHBVGA/uvga_console/ufont_rom/cout[7]_i_6_n_0
    SLICE_X64Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.156 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     7.156    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.492    18.478    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    18.478    
                         clock uncertainty           -0.315    18.163    
    SLICE_X64Y74         FDRE (Setup_fdre_C_D)        0.031    18.194    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                 11.038    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50M_1 rise@20.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.823%)  route 1.961ns (77.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.619     1.619    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X47Y142        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y142        FDCE (Prop_fdce_C_Q)         0.456     2.075 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pbgu07_reg/Q
                         net (fo=4, routed)           1.961     4.036    lockup
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.124     4.160 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     4.160    reg_sys_rst_n_i_1_n_0
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431    21.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.255 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.894    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.985 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.481    18.466    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    18.466    
                         clock uncertainty           -0.315    18.151    
    SLICE_X60Y126        FDCE (Setup_fdce_C_D)        0.077    18.228    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         18.228    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 14.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.238%)  route 0.157ns (45.762%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X63Y73         FDPE                                         r  uAHBVGA/r_text_color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[2]/Q
                         net (fo=1, routed)           0.157     0.852    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[2]
    SLICE_X64Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.897 r  uAHBVGA/uvga_console/ufont_rom/cout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.897    uAHBVGA/uVGAInterface/cin[2]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[2]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X63Y73         FDPE                                         r  uAHBVGA/r_text_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[4]/Q
                         net (fo=1, routed)           0.162     0.856    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[4]
    SLICE_X64Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.901 r  uAHBVGA/uvga_console/ufont_rom/cout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.901    uAHBVGA/uVGAInterface/cin[4]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[4]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.559%)  route 0.189ns (50.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    uAHBVGA/fclk
    SLICE_X63Y74         FDPE                                         r  uAHBVGA/r_text_color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.694 r  uAHBVGA/r_text_color_reg[6]/Q
                         net (fo=1, routed)           0.189     0.883    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[6]
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.928 r  uAHBVGA/uvga_console/ufont_rom/cout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.928    uAHBVGA/uVGAInterface/cin[6]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[6]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.092    -0.429    uAHBVGA/uVGAInterface/cout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.670%)  route 0.196ns (51.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X63Y73         FDPE                                         r  uAHBVGA/r_text_color_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[5]/Q
                         net (fo=1, routed)           0.196     0.891    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[5]
    SLICE_X64Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.936 r  uAHBVGA/uvga_console/ufont_rom/cout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.936    uAHBVGA/uVGAInterface/cin[5]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[5]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.092    -0.428    uAHBVGA/uVGAInterface/cout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.071%)  route 0.209ns (52.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    uAHBVGA/fclk
    SLICE_X63Y74         FDPE                                         r  uAHBVGA/r_text_color_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.694 r  uAHBVGA/r_text_color_reg[0]/Q
                         net (fo=1, routed)           0.209     0.903    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[0]
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.948 r  uAHBVGA/uvga_console/ufont_rom/cout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.948    uAHBVGA/uVGAInterface/cin[0]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[0]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.091    -0.430    uAHBVGA/uVGAInterface/cout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.071%)  route 0.209ns (52.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.554     0.554    uAHBVGA/fclk
    SLICE_X63Y73         FDPE                                         r  uAHBVGA/r_text_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.695 r  uAHBVGA/r_text_color_reg[1]/Q
                         net (fo=1, routed)           0.209     0.904    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[1]
    SLICE_X64Y73         LUT6 (Prop_lut6_I3_O)        0.045     0.949 r  uAHBVGA/uvga_console/ufont_rom/cout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.949    uAHBVGA/uVGAInterface/cin[1]
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.823    -0.835    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y73         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[1]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.315    -0.520    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.091    -0.429    uAHBVGA/uVGAInterface/cout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_color_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.823%)  route 0.211ns (53.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    uAHBVGA/fclk
    SLICE_X63Y74         FDPE                                         r  uAHBVGA/r_text_color_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     0.694 r  uAHBVGA/r_text_color_reg[7]/Q
                         net (fo=1, routed)           0.211     0.905    uAHBVGA/uvga_console/ufont_rom/cout_reg[7]_0[7]
    SLICE_X64Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.950 r  uAHBVGA/uvga_console/ufont_rom/cout[7]_i_2/O
                         net (fo=1, routed)           0.000     0.950    uAHBVGA/uVGAInterface/cin[7]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[7]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.092    -0.429    uAHBVGA/uVGAInterface/cout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 uAHBVGA/r_text_back_color_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uAHBVGA/uVGAInterface/cout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.857%)  route 0.228ns (52.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    uAHBVGA/fclk
    SLICE_X62Y75         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  uAHBVGA/r_text_back_color_reg[3]/Q
                         net (fo=1, routed)           0.228     0.944    uAHBVGA/uvga_console/ufont_rom/cout_reg[7][3]
    SLICE_X64Y74         LUT6 (Prop_lut6_I1_O)        0.045     0.989 r  uAHBVGA/uvga_console/ufont_rom/cout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.989    uAHBVGA/uVGAInterface/cin[3]
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.822    -0.836    uAHBVGA/uVGAInterface/clk_50
    SLICE_X64Y74         FDRE                                         r  uAHBVGA/uVGAInterface/cout_reg[3]/C
                         clock pessimism              0.000    -0.836    
                         clock uncertainty            0.315    -0.521    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.092    -0.429    uAHBVGA/uVGAInterface/cout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.665ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_sys_rst_n_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.209ns (29.482%)  route 0.500ns (70.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.315ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.552     0.552    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X62Y123        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y123        FDCE (Prop_fdce_C_Q)         0.164     0.716 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lrj917_reg/Q
                         net (fo=2, routed)           0.500     1.216    sys_reset_req
    SLICE_X60Y126        LUT2 (Prop_lut2_I0_O)        0.045     1.261 r  reg_sys_rst_n_i_1/O
                         net (fo=1, routed)           0.000     1.261    reg_sys_rst_n_i_1_n_0
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.937    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.230 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.686    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.657 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.817    -0.840    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
                         clock pessimism              0.000    -0.840    
                         clock uncertainty            0.315    -0.525    
    SLICE_X60Y126        FDCE (Hold_fdce_C_D)         0.120    -0.405    reg_sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  1.665    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       12.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.101ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.582ns  (logic 1.669ns (17.419%)  route 7.913ns (82.581%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.124 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.706    23.830    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X67Y70         LUT5 (Prop_lut5_I4_O)        0.295    24.125 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           4.537    28.661    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.308    41.328    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -28.661    
  -------------------------------------------------------------------
                         slack                                 12.101    

Slack (MET) :             12.360ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.238ns  (logic 1.784ns (19.311%)  route 7.454ns (80.689%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.228 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.756    23.984    uAHBVGA/uvga_image/uimage_ram/O[1]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.306    24.290 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.028    28.318    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -28.318    
  -------------------------------------------------------------------
                         slack                                 12.360    

Slack (MET) :             12.402ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.197ns  (logic 1.269ns (13.799%)  route 7.928ns (86.201%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.419    19.499 r  uAHBVGA/uVGAInterface/addrh_reg[6]/Q
                         net (fo=4, routed)           2.382    21.880    uAHBVGA/uVGAInterface/Q[6]
    SLICE_X66Y72         LUT2 (Prop_lut2_I0_O)        0.299    22.179 r  uAHBVGA/uVGAInterface/img_x_carry__0_i_1/O
                         net (fo=1, routed)           0.000    22.179    uAHBVGA/uvga_image/ram_reg_0_0_0[2]
    SLICE_X66Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    22.429 r  uAHBVGA/uvga_image/img_x_carry__0/O[2]
                         net (fo=1, routed)           1.911    24.340    uAHBVGA/uvga_image/uimage_ram/O[2]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.301    24.641 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.635    28.276    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -28.276    
  -------------------------------------------------------------------
                         slack                                 12.402    

Slack (MET) :             12.438ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.244ns  (logic 1.669ns (18.056%)  route 7.575ns (81.944%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 41.635 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.124 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.706    23.830    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X67Y70         LUT5 (Prop_lut5_I4_O)        0.295    24.125 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           4.199    28.323    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.635    41.635    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.635    
                         clock uncertainty           -0.308    41.327    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.761    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.761    
                         arrival time                         -28.323    
  -------------------------------------------------------------------
                         slack                                 12.438    

Slack (MET) :             12.453ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.145ns  (logic 1.487ns (16.259%)  route 7.658ns (83.741%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.936 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=2, routed)           1.531    23.467    uAHBVGA/uVGAInterface/img_x[2]
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.301    23.768 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_20/O
                         net (fo=8, routed)           4.458    28.225    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[11]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -28.225    
  -------------------------------------------------------------------
                         slack                                 12.453    

Slack (MET) :             12.487ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.195ns  (logic 1.784ns (19.402%)  route 7.411ns (80.598%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.228 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.756    23.984    uAHBVGA/uvga_image/uimage_ram/O[1]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.306    24.290 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.985    28.275    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.308    41.328    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -28.275    
  -------------------------------------------------------------------
                         slack                                 12.487    

Slack (MET) :             12.606ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.077ns  (logic 1.269ns (13.981%)  route 7.808ns (86.019%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.419    19.499 r  uAHBVGA/uVGAInterface/addrh_reg[6]/Q
                         net (fo=4, routed)           2.382    21.880    uAHBVGA/uVGAInterface/Q[6]
    SLICE_X66Y72         LUT2 (Prop_lut2_I0_O)        0.299    22.179 r  uAHBVGA/uVGAInterface/img_x_carry__0_i_1/O
                         net (fo=1, routed)           0.000    22.179    uAHBVGA/uvga_image/ram_reg_0_0_0[2]
    SLICE_X66Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    22.429 r  uAHBVGA/uvga_image/img_x_carry__0/O[2]
                         net (fo=1, routed)           1.911    24.340    uAHBVGA/uvga_image/uimage_ram/O[2]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.301    24.641 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.515    28.157    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.308    41.328    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -28.157    
  -------------------------------------------------------------------
                         slack                                 12.606    

Slack (MET) :             12.609ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        9.069ns  (logic 0.718ns (7.917%)  route 8.351ns (92.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.618    19.084    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.419    19.503 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           3.755    23.258    uAHBVGA/uVGAInterface/addrv_reg[8]_0[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I0_O)        0.299    23.557 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_31/O
                         net (fo=8, routed)           4.596    28.153    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[0]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.308    41.328    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -28.153    
  -------------------------------------------------------------------
                         slack                                 12.609    

Slack (MET) :             12.697ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.900ns  (logic 1.784ns (20.044%)  route 7.116ns (79.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 41.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.228 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.756    23.984    uAHBVGA/uvga_image/uimage_ram/O[1]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.306    24.290 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.690    27.980    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.551    41.551    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.551    
                         clock uncertainty           -0.308    41.243    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.677    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.677    
                         arrival time                         -27.980    
  -------------------------------------------------------------------
                         slack                                 12.697    

Slack (MET) :             12.712ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        8.886ns  (logic 1.487ns (16.735%)  route 7.399ns (83.265%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.936 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=2, routed)           1.701    23.637    uAHBVGA/uVGAInterface/img_x[2]
    SLICE_X67Y70         LUT5 (Prop_lut5_I4_O)        0.301    23.938 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_21/O
                         net (fo=8, routed)           4.028    27.966    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[10]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.308    41.244    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -27.966    
  -------------------------------------------------------------------
                         slack                                 12.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.141ns (6.692%)  route 1.966ns (93.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=3, routed)           1.966     1.515    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.308     1.178    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.361    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.337ns (8.652%)  route 3.558ns (91.348%))
  Logic Levels:           0  
  Clock Path Skew:        3.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.498    -1.516    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.337    -1.179 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           3.558     2.379    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     1.662    
                         clock uncertainty            0.308     1.970    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.219     2.189    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.141ns (6.496%)  route 2.030ns (93.504%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/clk_50
    SLICE_X68Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           2.030     1.579    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.308     1.178    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.361    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.164ns (7.998%)  route 1.887ns (92.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.887     1.458    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X64Y66         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.831     0.831    uAHBVGA/uvga_console/fclk
    SLICE_X64Y66         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.308     1.138    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.066     1.204    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.141ns (6.373%)  route 2.071ns (93.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/clk_50
    SLICE_X68Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           2.071     1.621    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[2]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.308     1.178    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.361    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.164ns (7.943%)  route 1.901ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.901     1.472    uAHBVGA/uvga_console/ram_reg_1[0]
    SLICE_X65Y71         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.826     0.826    uAHBVGA/uvga_console/fclk
    SLICE_X65Y71         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.308     1.133    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.070     1.203    uAHBVGA/uvga_console/pixel_x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.226ns (9.961%)  route 2.043ns (90.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  uAHBVGA/uVGAInterface/addrh_reg[8]/Q
                         net (fo=3, routed)           1.016     0.551    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[5]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.098     0.649 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_20/O
                         net (fo=1, routed)           1.027     1.676    uAHBVGA/uvga_console/uvideo_ram/addr_r[5]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.308     1.175    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.358    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.186ns (8.072%)  route 2.118ns (91.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/addrh_reg[7]/Q
                         net (fo=3, routed)           0.779     0.328    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[4]
    SLICE_X63Y70         LUT4 (Prop_lut4_I1_O)        0.045     0.373 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_21/O
                         net (fo=1, routed)           1.339     1.712    uAHBVGA/uvga_console/uvideo_ram/addr_r[4]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.308     1.175    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.358    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.805%)  route 2.079ns (90.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  uAHBVGA/uVGAInterface/addrh_reg[5]/Q
                         net (fo=5, routed)           0.732     0.267    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[2]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.098     0.365 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_23/O
                         net (fo=1, routed)           1.347     1.712    uAHBVGA/uvga_console/uvideo_ram/addr_r[2]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.308     1.175    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.358    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.186ns (8.069%)  route 2.119ns (91.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/addrh_reg[9]/Q
                         net (fo=3, routed)           0.828     0.376    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[6]
    SLICE_X65Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.421 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_19/O
                         net (fo=1, routed)           1.291     1.713    uAHBVGA/uvga_console/uvideo_ram/addr_r[6]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.308     1.175    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.358    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       20.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.952ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.592ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        15.095ns  (logic 2.550ns (16.893%)  route 12.545ns (83.107%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.379    20.545    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X31Y94         LUT5 (Prop_lut5_I1_O)        0.124    20.669 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_i_1/O
                         net (fo=1, routed)           0.000    20.669    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bsh8v6
    SLICE_X31Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.517    41.517    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X31Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg/C
                         clock pessimism              0.000    41.517    
                         clock uncertainty           -0.287    41.231    
    SLICE_X31Y94         FDCE (Setup_fdce_C_D)        0.031    41.262    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zodzz6_reg
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -20.669    
  -------------------------------------------------------------------
                         slack                                 20.592    

Slack (MET) :             20.802ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.883ns  (logic 2.550ns (17.134%)  route 12.333ns (82.866%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.167    20.333    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X31Y94         LUT5 (Prop_lut5_I1_O)        0.124    20.457 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_1/O
                         net (fo=1, routed)           0.000    20.457    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Psh8v6
    SLICE_X31Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.517    41.517    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X31Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
                         clock pessimism              0.000    41.517    
                         clock uncertainty           -0.287    41.231    
    SLICE_X31Y94         FDCE (Setup_fdce_C_D)        0.029    41.260    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg
  -------------------------------------------------------------------
                         required time                         41.260    
                         arrival time                         -20.457    
  -------------------------------------------------------------------
                         slack                                 20.802    

Slack (MET) :             20.869ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.817ns  (logic 2.550ns (17.210%)  route 12.267ns (82.790%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          1.101    20.267    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.124    20.391 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_i_1/O
                         net (fo=1, routed)           0.000    20.391    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Grh8v6
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.518    41.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg/C
                         clock pessimism              0.000    41.518    
                         clock uncertainty           -0.287    41.232    
    SLICE_X29Y94         FDCE (Setup_fdce_C_D)        0.029    41.261    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/H4czz6_reg
  -------------------------------------------------------------------
                         required time                         41.261    
                         arrival time                         -20.391    
  -------------------------------------------------------------------
                         slack                                 20.869    

Slack (MET) :             21.030ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.703ns  (logic 2.550ns (17.344%)  route 12.153ns (82.656%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.987    20.153    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.124    20.277 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_i_1/O
                         net (fo=1, routed)           0.000    20.277    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uul8v6
    SLICE_X30Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.517    41.517    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg/C
                         clock pessimism              0.000    41.517    
                         clock uncertainty           -0.287    41.231    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)        0.077    41.308    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/E1toz6_reg
  -------------------------------------------------------------------
                         required time                         41.308    
                         arrival time                         -20.277    
  -------------------------------------------------------------------
                         slack                                 21.030    

Slack (MET) :             21.039ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.649ns  (logic 2.550ns (17.407%)  route 12.099ns (82.593%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.933    20.099    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X29Y94         LUT5 (Prop_lut5_I1_O)        0.124    20.223 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_1/O
                         net (fo=1, routed)           0.000    20.223    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqh8v6
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.518    41.518    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                         clock pessimism              0.000    41.518    
                         clock uncertainty           -0.287    41.232    
    SLICE_X29Y94         FDCE (Setup_fdce_C_D)        0.031    41.263    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg
  -------------------------------------------------------------------
                         required time                         41.263    
                         arrival time                         -20.223    
  -------------------------------------------------------------------
                         slack                                 21.039    

Slack (MET) :             21.119ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.614ns  (logic 2.298ns (15.725%)  route 12.316ns (84.275%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I2_O)        0.124    17.946 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2/O
                         net (fo=12, routed)          1.352    19.299    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_2_n_0
    SLICE_X31Y94         LUT4 (Prop_lut4_I2_O)        0.124    19.423 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_2/O
                         net (fo=1, routed)           0.642    20.064    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_2_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I0_O)        0.124    20.188 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_i_1/O
                         net (fo=1, routed)           0.000    20.188    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Eqh8v6
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.517    41.517    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg/C
                         clock pessimism              0.000    41.517    
                         clock uncertainty           -0.287    41.231    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)        0.077    41.308    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Cqcoz6_reg
  -------------------------------------------------------------------
                         required time                         41.308    
                         arrival time                         -20.188    
  -------------------------------------------------------------------
                         slack                                 21.119    

Slack (MET) :             21.169ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.568ns  (logic 2.550ns (17.504%)  route 12.018ns (82.496%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.852    20.018    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.124    20.142 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000    20.142    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X30Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.517    41.517    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000    41.517    
                         clock uncertainty           -0.287    41.231    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)        0.081    41.312    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         41.312    
                         arrival time                         -20.142    
  -------------------------------------------------------------------
                         slack                                 21.169    

Slack (MET) :             21.184ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.548ns  (logic 2.550ns (17.529%)  route 11.998ns (82.471%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.832    19.998    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X34Y95         LUT5 (Prop_lut5_I1_O)        0.124    20.122 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_i_1/O
                         net (fo=1, routed)           0.000    20.122    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zqh8v6
    SLICE_X34Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.516    41.516    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X34Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg/C
                         clock pessimism              0.000    41.516    
                         clock uncertainty           -0.287    41.230    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)        0.077    41.307    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hlbzz6_reg
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -20.122    
  -------------------------------------------------------------------
                         slack                                 21.184    

Slack (MET) :             21.348ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.389ns  (logic 2.550ns (17.722%)  route 11.839ns (82.278%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -4.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.673    19.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X30Y94         LUT5 (Prop_lut5_I1_O)        0.124    19.963 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_1/O
                         net (fo=1, routed)           0.000    19.963    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urh8v6
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.517    41.517    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/C
                         clock pessimism              0.000    41.517    
                         clock uncertainty           -0.287    41.231    
    SLICE_X30Y94         FDCE (Setup_fdce_C_D)        0.081    41.312    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg
  -------------------------------------------------------------------
                         required time                         41.312    
                         arrival time                         -19.963    
  -------------------------------------------------------------------
                         slack                                 21.348    

Slack (MET) :             21.374ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        14.362ns  (logic 2.550ns (17.755%)  route 11.812ns (82.245%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -4.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y93         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6_reg/Q
                         net (fo=34, routed)          1.110     7.141    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rgdoz6
    SLICE_X46Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.265 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2/O
                         net (fo=90, routed)          1.257     8.522    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Iy1g07_i_2_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.646 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3/O
                         net (fo=9, routed)           1.671    10.316    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/M9lzz6_i_3_n_0
    SLICE_X44Y102        LUT6 (Prop_lut6_I5_O)        0.124    10.440 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2/O
                         net (fo=4, routed)           0.729    11.170    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vkuzz6_i_2_n_0
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.124    11.294 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5/O
                         net (fo=44, routed)          1.079    12.372    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ztpzz6_i_5_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I0_O)        0.152    12.524 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30/O
                         net (fo=1, routed)           0.915    13.440    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_30_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.326    13.766 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19/O
                         net (fo=1, routed)           0.867    14.633    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_19_n_0
    SLICE_X34Y99         LUT6 (Prop_lut6_I1_O)        0.124    14.757 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9/O
                         net (fo=1, routed)           0.861    15.618    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_9_n_0
    SLICE_X34Y100        LUT6 (Prop_lut6_I4_O)        0.124    15.742 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4/O
                         net (fo=1, routed)           0.438    16.179    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_4_n_0
    SLICE_X36Y98         LUT5 (Prop_lut5_I4_O)        0.124    16.303 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2/O
                         net (fo=2, routed)           0.591    16.895    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/G5noz6_i_2_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I5_O)        0.124    17.019 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3/O
                         net (fo=4, routed)           0.804    17.822    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A2hoz6_i_3_n_0
    SLICE_X38Y96         LUT3 (Prop_lut3_I1_O)        0.152    17.974 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6/O
                         net (fo=1, routed)           0.844    18.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_6_n_0
    SLICE_X36Y95         LUT5 (Prop_lut5_I4_O)        0.348    19.166 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5/O
                         net (fo=12, routed)          0.647    19.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_5_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I5_O)        0.124    19.937 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_i_1/O
                         net (fo=1, routed)           0.000    19.937    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xph8v6
    SLICE_X34Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.516    41.516    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X34Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg/C
                         clock pessimism              0.000    41.516    
                         clock uncertainty           -0.287    41.230    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)        0.081    41.311    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Irgoz6_reg
  -------------------------------------------------------------------
                         required time                         41.311    
                         arrival time                         -19.937    
  -------------------------------------------------------------------
                         slack                                 21.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sphoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.717%)  route 0.189ns (57.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.954 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/Q
                         net (fo=2, routed)           0.189     2.143    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6
    SLICE_X49Y102        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sphoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.833     0.833    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X49Y102        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sphoz6_reg/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.287     1.120    
    SLICE_X49Y102        FDCE (Hold_fdce_C_D)         0.070     1.190    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sphoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.953ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujroz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.227ns (64.395%)  route 0.126ns (35.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujroz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.128     1.943 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujroz6_reg/Q
                         net (fo=2, routed)           0.126     2.068    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ujroz6
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.099     2.167 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_i_1/O
                         net (fo=1, routed)           0.000     2.167    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qjg8v6
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.837     0.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.287     1.123    
    SLICE_X41Y100        FDCE (Hold_fdce_C_D)         0.091     1.214    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A4qzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmizz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.227%)  route 0.170ns (47.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X44Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmizz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDCE (Prop_fdce_C_Q)         0.141     1.956 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmizz6_reg/Q
                         net (fo=3, routed)           0.170     2.126    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmizz6
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.171 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_i_1/O
                         net (fo=1, routed)           0.000     2.171    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_i_1_n_0
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.837     0.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.287     1.123    
    SLICE_X41Y100        FDCE (Hold_fdce_C_D)         0.092     1.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fajzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.452%)  route 0.190ns (50.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.570     1.818    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y96         FDCE (Prop_fdce_C_Q)         0.141     1.959 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/Q
                         net (fo=4, routed)           0.190     2.149    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6
    SLICE_X29Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.194 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_i_1/O
                         net (fo=1, routed)           0.000     2.194    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lqh8v6
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.840     0.840    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X29Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.287     1.126    
    SLICE_X29Y94         FDCE (Hold_fdce_C_D)         0.092     1.218    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ljazz6_reg
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.467%)  route 0.198ns (51.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6_reg/Q
                         net (fo=4, routed)           0.198     2.155    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Toezz6
    SLICE_X31Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.200 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_i_1/O
                         net (fo=1, routed)           0.000     2.200    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Psh8v6
    SLICE_X31Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.840     0.840    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X31Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.287     1.126    
    SLICE_X31Y94         FDCE (Hold_fdce_C_D)         0.091     1.217    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vqezz6_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmsoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.366%)  route 0.161ns (41.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.567     1.815    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmsoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.128     1.943 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmsoz6_reg/Q
                         net (fo=2, routed)           0.161     2.104    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Vmsoz6
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.098     2.202 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_i_1/O
                         net (fo=1, routed)           0.000     2.202    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sdg8v6
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.837     0.837    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X41Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.287     1.123    
    SLICE_X41Y100        FDCE (Hold_fdce_C_D)         0.092     1.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjqoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.196%)  route 0.235ns (55.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X31Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6_reg/Q
                         net (fo=4, routed)           0.235     2.192    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/X7dzz6
    SLICE_X30Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.237 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_i_1/O
                         net (fo=1, routed)           0.000     2.237    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urh8v6
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.840     0.840    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.287     1.126    
    SLICE_X30Y94         FDCE (Hold_fdce_C_D)         0.121     1.247    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D6dzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.656%)  route 0.233ns (62.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDCE (Prop_fdce_C_Q)         0.141     1.958 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_reg/Q
                         net (fo=1, routed)           0.233     2.191    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6
    SLICE_X36Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.839     0.839    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.287     1.125    
    SLICE_X36Y95         FDCE (Hold_fdce_C_D)         0.070     1.195    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/A6goz6_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.226ns (55.739%)  route 0.179ns (44.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.565     1.813    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDCE (Prop_fdce_C_Q)         0.128     1.941 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/Q
                         net (fo=3, routed)           0.179     2.120    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6
    SLICE_X36Y101        LUT5 (Prop_lut5_I2_O)        0.098     2.218 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_i_1/O
                         net (fo=1, routed)           0.000     2.218    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ekg8v6
    SLICE_X36Y101        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.838     0.838    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X36Y101        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.287     1.124    
    SLICE_X36Y101        FDPE (Hold_fdpe_C_D)         0.091     1.215    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D2jzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.123%)  route 0.225ns (51.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.569     1.817    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X30Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164     1.981 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6_reg/Q
                         net (fo=4, routed)           0.225     2.206    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F4bzz6
    SLICE_X30Y95         LUT5 (Prop_lut5_I3_O)        0.045     2.251 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_i_1/O
                         net (fo=1, routed)           0.000     2.251    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sqh8v6
    SLICE_X30Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.840     0.840    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X30Y95         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.287     1.126    
    SLICE_X30Y95         FDCE (Hold_fdce_C_D)         0.121     1.247    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L2bzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  1.004    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       12.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.101ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.582ns  (logic 1.669ns (17.419%)  route 7.913ns (82.581%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.124 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.706    23.830    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X67Y70         LUT5 (Prop_lut5_I4_O)        0.295    24.125 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           4.537    28.661    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.307    41.329    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.763    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -28.661    
  -------------------------------------------------------------------
                         slack                                 12.101    

Slack (MET) :             12.361ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.238ns  (logic 1.784ns (19.311%)  route 7.454ns (80.689%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.228 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.756    23.984    uAHBVGA/uvga_image/uimage_ram/O[1]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.306    24.290 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           4.028    28.318    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -28.318    
  -------------------------------------------------------------------
                         slack                                 12.361    

Slack (MET) :             12.402ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.197ns  (logic 1.269ns (13.799%)  route 7.928ns (86.201%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.419    19.499 r  uAHBVGA/uVGAInterface/addrh_reg[6]/Q
                         net (fo=4, routed)           2.382    21.880    uAHBVGA/uVGAInterface/Q[6]
    SLICE_X66Y72         LUT2 (Prop_lut2_I0_O)        0.299    22.179 r  uAHBVGA/uVGAInterface/img_x_carry__0_i_1/O
                         net (fo=1, routed)           0.000    22.179    uAHBVGA/uvga_image/ram_reg_0_0_0[2]
    SLICE_X66Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    22.429 r  uAHBVGA/uvga_image/img_x_carry__0/O[2]
                         net (fo=1, routed)           1.911    24.340    uAHBVGA/uvga_image/uimage_ram/O[2]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.301    24.641 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.635    28.276    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -28.276    
  -------------------------------------------------------------------
                         slack                                 12.402    

Slack (MET) :             12.438ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.244ns  (logic 1.669ns (18.056%)  route 7.575ns (81.944%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 41.635 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.124 r  uAHBVGA/uvga_image/img_x_carry__0/O[0]
                         net (fo=2, routed)           1.706    23.830    uAHBVGA/uVGAInterface/img_x[4]
    SLICE_X67Y70         LUT5 (Prop_lut5_I4_O)        0.295    24.125 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_19/O
                         net (fo=8, routed)           4.199    28.323    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[12]
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.635    41.635    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.635    
                         clock uncertainty           -0.307    41.328    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.762    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.762    
                         arrival time                         -28.323    
  -------------------------------------------------------------------
                         slack                                 12.438    

Slack (MET) :             12.453ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.145ns  (logic 1.487ns (16.259%)  route 7.658ns (83.741%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.936 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=2, routed)           1.531    23.467    uAHBVGA/uVGAInterface/img_x[2]
    SLICE_X67Y70         LUT5 (Prop_lut5_I0_O)        0.301    23.768 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_20/O
                         net (fo=8, routed)           4.458    28.225    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[11]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -28.225    
  -------------------------------------------------------------------
                         slack                                 12.453    

Slack (MET) :             12.488ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.195ns  (logic 1.784ns (19.402%)  route 7.411ns (80.598%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.228 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.756    23.984    uAHBVGA/uvga_image/uimage_ram/O[1]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.306    24.290 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.985    28.275    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.307    41.329    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.763    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -28.275    
  -------------------------------------------------------------------
                         slack                                 12.488    

Slack (MET) :             12.606ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.077ns  (logic 1.269ns (13.981%)  route 7.808ns (86.019%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.419    19.499 r  uAHBVGA/uVGAInterface/addrh_reg[6]/Q
                         net (fo=4, routed)           2.382    21.880    uAHBVGA/uVGAInterface/Q[6]
    SLICE_X66Y72         LUT2 (Prop_lut2_I0_O)        0.299    22.179 r  uAHBVGA/uVGAInterface/img_x_carry__0_i_1/O
                         net (fo=1, routed)           0.000    22.179    uAHBVGA/uvga_image/ram_reg_0_0_0[2]
    SLICE_X66Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    22.429 r  uAHBVGA/uvga_image/img_x_carry__0/O[2]
                         net (fo=1, routed)           1.911    24.340    uAHBVGA/uvga_image/uimage_ram/O[2]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.301    24.641 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17/O
                         net (fo=8, routed)           3.515    28.157    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_17_n_0
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.307    41.329    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.763    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -28.157    
  -------------------------------------------------------------------
                         slack                                 12.606    

Slack (MET) :             12.610ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        9.069ns  (logic 0.718ns (7.917%)  route 8.351ns (92.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 41.636 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.916ns = ( 19.084 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.618    19.084    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.419    19.503 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           3.755    23.258    uAHBVGA/uVGAInterface/addrv_reg[8]_0[0]
    SLICE_X68Y68         LUT6 (Prop_lut6_I0_O)        0.299    23.557 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_31/O
                         net (fo=8, routed)           4.596    28.153    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[0]
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.636    41.636    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X2Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.636    
                         clock uncertainty           -0.307    41.329    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    40.763    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.763    
                         arrival time                         -28.153    
  -------------------------------------------------------------------
                         slack                                 12.610    

Slack (MET) :             12.698ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.900ns  (logic 1.784ns (20.044%)  route 7.116ns (79.956%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.551ns = ( 41.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.905 r  uAHBVGA/uvga_image/img_x_carry/CO[3]
                         net (fo=1, routed)           0.000    21.905    uAHBVGA/uvga_image/img_x_carry_n_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.228 r  uAHBVGA/uvga_image/img_x_carry__0/O[1]
                         net (fo=2, routed)           1.756    23.984    uAHBVGA/uvga_image/uimage_ram/O[1]
    SLICE_X66Y70         LUT5 (Prop_lut5_I4_O)        0.306    24.290 r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18/O
                         net (fo=8, routed)           3.690    27.980    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_0_i_18_n_0
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.551    41.551    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y11         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2/CLKBWRCLK
                         clock pessimism              0.000    41.551    
                         clock uncertainty           -0.307    41.244    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.678    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -27.980    
  -------------------------------------------------------------------
                         slack                                 12.698    

Slack (MET) :             12.713ns  (required time - arrival time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        8.886ns  (logic 1.487ns (16.735%)  route 7.399ns (83.265%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 41.552 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.920ns = ( 19.080 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.614    19.080    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.518    19.598 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.670    21.268    uAHBVGA/uVGAInterface/Q[0]
    SLICE_X66Y71         LUT2 (Prop_lut2_I0_O)        0.124    21.392 r  uAHBVGA/uVGAInterface/img_x_carry_i_4/O
                         net (fo=1, routed)           0.000    21.392    uAHBVGA/uvga_image/ram_reg_0_0[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    21.936 r  uAHBVGA/uvga_image/img_x_carry/O[2]
                         net (fo=2, routed)           1.701    23.637    uAHBVGA/uVGAInterface/img_x[2]
    SLICE_X67Y70         LUT5 (Prop_lut5_I4_O)        0.301    23.938 r  uAHBVGA/uVGAInterface/ram_reg_0_0_i_21/O
                         net (fo=8, routed)           4.028    27.966    uAHBVGA/uvga_image/uimage_ram/ADDRBWRADDR[10]
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.552    41.552    uAHBVGA/uvga_image/uimage_ram/fclk
    RAMB36_X1Y10         RAMB36E1                                     r  uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6/CLKBWRCLK
                         clock pessimism              0.000    41.552    
                         clock uncertainty           -0.307    41.245    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    40.679    uAHBVGA/uvga_image/uimage_ram/ram_reg_0_6
  -------------------------------------------------------------------
                         required time                         40.679    
                         arrival time                         -27.966    
  -------------------------------------------------------------------
                         slack                                 12.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.141ns (6.692%)  route 1.966ns (93.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/addrv_reg[1]/Q
                         net (fo=3, routed)           1.966     1.515    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[1]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.307     1.177    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.360    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.337ns (8.652%)  route 3.558ns (91.348%))
  Logic Levels:           0  
  Clock Path Skew:        3.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.593    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    -4.745 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.106    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.015 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.498    -1.516    uAHBVGA/uVGAInterface/clk_50
    SLICE_X69Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y70         FDRE (Prop_fdre_C_Q)         0.337    -1.179 r  uAHBVGA/uVGAInterface/addrv_reg[0]/Q
                         net (fo=2, routed)           3.558     2.379    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.662     1.662    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     1.662    
                         clock uncertainty            0.307     1.969    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.219     2.188    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.141ns (6.496%)  route 2.030ns (93.504%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/clk_50
    SLICE_X68Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/addrv_reg[3]/Q
                         net (fo=4, routed)           2.030     1.579    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[3]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.307     1.177    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.360    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.164ns (7.998%)  route 1.887ns (92.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/addrh_reg[2]/Q
                         net (fo=5, routed)           1.887     1.458    uAHBVGA/uvga_console/ram_reg_1[2]
    SLICE_X64Y66         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.831     0.831    uAHBVGA/uvga_console/fclk
    SLICE_X64Y66         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.307     1.138    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.066     1.204    uAHBVGA/uvga_console/pixel_x1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.141ns (6.373%)  route 2.071ns (93.627%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.557    -0.592    uAHBVGA/uVGAInterface/clk_50
    SLICE_X68Y70         FDRE                                         r  uAHBVGA/uVGAInterface/addrv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  uAHBVGA/uVGAInterface/addrv_reg[2]/Q
                         net (fo=4, routed)           2.071     1.621    uAHBVGA/uvga_console/ufont_rom/ADDRARDADDR[2]
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.870     0.870    uAHBVGA/uvga_console/ufont_rom/fclk
    RAMB18_X1Y26         RAMB18E1                                     r  uAHBVGA/uvga_console/ufont_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.000     0.870    
                         clock uncertainty            0.307     1.177    
    RAMB18_X1Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.360    uAHBVGA/uvga_console/ufont_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/pixel_x1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.164ns (7.943%)  route 1.901ns (92.057%))
  Logic Levels:           0  
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X66Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uAHBVGA/uVGAInterface/addrh_reg[0]/Q
                         net (fo=5, routed)           1.901     1.472    uAHBVGA/uvga_console/ram_reg_1[0]
    SLICE_X65Y71         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.826     0.826    uAHBVGA/uvga_console/fclk
    SLICE_X65Y71         FDRE                                         r  uAHBVGA/uvga_console/pixel_x1_reg[0]/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.307     1.133    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.070     1.203    uAHBVGA/uvga_console/pixel_x1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.226ns (9.961%)  route 2.043ns (90.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  uAHBVGA/uVGAInterface/addrh_reg[8]/Q
                         net (fo=3, routed)           1.016     0.551    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[5]
    SLICE_X64Y70         LUT6 (Prop_lut6_I1_O)        0.098     0.649 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_20/O
                         net (fo=1, routed)           1.027     1.676    uAHBVGA/uvga_console/uvideo_ram/addr_r[5]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.307     1.174    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.357    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.186ns (8.072%)  route 2.118ns (91.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/addrh_reg[7]/Q
                         net (fo=3, routed)           0.779     0.328    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[4]
    SLICE_X63Y70         LUT4 (Prop_lut4_I1_O)        0.045     0.373 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_21/O
                         net (fo=1, routed)           1.339     1.712    uAHBVGA/uvga_console/uvideo_ram/addr_r[4]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.307     1.174    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.357    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.226ns (9.805%)  route 2.079ns (90.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  uAHBVGA/uVGAInterface/addrh_reg[5]/Q
                         net (fo=5, routed)           0.732     0.267    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[2]
    SLICE_X64Y70         LUT5 (Prop_lut5_I1_O)        0.098     0.365 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_23/O
                         net (fo=1, routed)           1.347     1.712    uAHBVGA/uvga_console/uvideo_ram/addr_r[2]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.307     1.174    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.357    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 uAHBVGA/uVGAInterface/addrh_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.186ns (8.069%)  route 2.119ns (91.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.556    -0.593    uAHBVGA/uVGAInterface/clk_50
    SLICE_X67Y72         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uAHBVGA/uVGAInterface/addrh_reg[9]/Q
                         net (fo=3, routed)           0.828     0.376    uAHBVGA/uvga_console/uvideo_ram/ram_reg_6[6]
    SLICE_X65Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.421 r  uAHBVGA/uvga_console/uvideo_ram/ram_reg_i_19/O
                         net (fo=1, routed)           1.291     1.713    uAHBVGA/uvga_console/uvideo_ram/addr_r[6]
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.867     0.867    uAHBVGA/uvga_console/uvideo_ram/fclk
    RAMB36_X1Y14         RAMB36E1                                     r  uAHBVGA/uvga_console/uvideo_ram/ram_reg/CLKBWRCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.307     1.174    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.357    uAHBVGA/uvga_console/uvideo_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_25M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       28.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.794ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsph07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.533ns  (logic 0.642ns (6.095%)  route 9.891ns (93.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 41.498 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         8.354    12.164    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X69Y142        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsph07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.498    41.498    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X69Y142        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsph07_reg/C
                         clock pessimism              0.000    41.498    
                         clock uncertainty           -0.135    41.363    
    SLICE_X69Y142        FDCE (Recov_fdce_C_CLR)     -0.405    40.958    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lsph07_reg
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                         -12.164    
  -------------------------------------------------------------------
                         slack                                 28.794    

Slack (MET) :             29.287ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gyd917_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.124ns  (logic 0.642ns (6.341%)  route 9.482ns (93.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 41.582 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.945    11.755    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X72Y143        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gyd917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.582    41.582    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X72Y143        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gyd917_reg/C
                         clock pessimism              0.000    41.582    
                         clock uncertainty           -0.135    41.447    
    SLICE_X72Y143        FDCE (Recov_fdce_C_CLR)     -0.405    41.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Gyd917_reg
  -------------------------------------------------------------------
                         required time                         41.042    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 29.287    

Slack (MET) :             29.287ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqph07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.124ns  (logic 0.642ns (6.341%)  route 9.482ns (93.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 41.582 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.945    11.755    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X72Y143        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqph07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.582    41.582    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X72Y143        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqph07_reg/C
                         clock pessimism              0.000    41.582    
                         clock uncertainty           -0.135    41.447    
    SLICE_X72Y143        FDCE (Recov_fdce_C_CLR)     -0.405    41.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hqph07_reg
  -------------------------------------------------------------------
                         required time                         41.042    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 29.287    

Slack (MET) :             29.287ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Naj917_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.124ns  (logic 0.642ns (6.341%)  route 9.482ns (93.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 41.582 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.945    11.755    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X72Y143        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Naj917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.582    41.582    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X72Y143        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Naj917_reg/C
                         clock pessimism              0.000    41.582    
                         clock uncertainty           -0.135    41.447    
    SLICE_X72Y143        FDCE (Recov_fdce_C_CLR)     -0.405    41.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Naj917_reg
  -------------------------------------------------------------------
                         required time                         41.042    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 29.287    

Slack (MET) :             29.287ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qb7a17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        10.124ns  (logic 0.642ns (6.341%)  route 9.482ns (93.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 41.582 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.945    11.755    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X72Y143        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qb7a17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.582    41.582    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X72Y143        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qb7a17_reg/C
                         clock pessimism              0.000    41.582    
                         clock uncertainty           -0.135    41.447    
    SLICE_X72Y143        FDCE (Recov_fdce_C_CLR)     -0.405    41.042    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qb7a17_reg
  -------------------------------------------------------------------
                         required time                         41.042    
                         arrival time                         -11.755    
  -------------------------------------------------------------------
                         slack                                 29.287    

Slack (MET) :             29.560ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L1eu07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 0.642ns (6.542%)  route 9.172ns (93.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.635    11.444    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X70Y148        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L1eu07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.500    41.500    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X70Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L1eu07_reg/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.135    41.365    
    SLICE_X70Y148        FDCE (Recov_fdce_C_CLR)     -0.361    41.004    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/L1eu07_reg
  -------------------------------------------------------------------
                         required time                         41.004    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                 29.560    

Slack (MET) :             29.602ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lzdu07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        9.814ns  (logic 0.642ns (6.542%)  route 9.172ns (93.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.635    11.444    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X70Y148        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lzdu07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.500    41.500    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X70Y148        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lzdu07_reg/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.135    41.365    
    SLICE_X70Y148        FDCE (Recov_fdce_C_CLR)     -0.319    41.046    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Lzdu07_reg
  -------------------------------------------------------------------
                         required time                         41.046    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                 29.602    

Slack (MET) :             29.661ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Joph07_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 0.642ns (6.554%)  route 9.153ns (93.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.617    11.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X76Y142        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Joph07_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.583    41.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X76Y142        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Joph07_reg/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.135    41.448    
    SLICE_X76Y142        FDCE (Recov_fdce_C_CLR)     -0.361    41.087    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Joph07_reg
  -------------------------------------------------------------------
                         required time                         41.087    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 29.661    

Slack (MET) :             29.661ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xoea17_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 0.642ns (6.554%)  route 9.153ns (93.446%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 41.583 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.617    11.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X76Y142        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xoea17_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.583    41.583    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X76Y142        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xoea17_reg/C
                         clock pessimism              0.000    41.583    
                         clock uncertainty           -0.135    41.448    
    SLICE_X76Y142        FDCE (Recov_fdce_C_CLR)     -0.361    41.087    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xoea17_reg
  -------------------------------------------------------------------
                         required time                         41.087    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 29.661    

Slack (MET) :             29.670ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp1oz6_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        9.827ns  (logic 0.642ns (6.533%)  route 9.185ns (93.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 41.582 - 40.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.807     1.807    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.630     1.630    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X50Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     2.148 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6_reg/Q
                         net (fo=19, routed)          1.537     3.685    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ik2nz6
    SLICE_X55Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.809 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2/O
                         net (fo=765, routed)         7.649    11.458    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xo2t07_i_2_n_0
    SLICE_X74Y140        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp1oz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.582    41.582    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X74Y140        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp1oz6_reg/C
                         clock pessimism              0.000    41.582    
                         clock uncertainty           -0.135    41.447    
    SLICE_X74Y140        FDCE (Recov_fdce_C_CLR)     -0.319    41.128    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Qp1oz6_reg
  -------------------------------------------------------------------
                         required time                         41.128    
                         arrival time                         -11.458    
  -------------------------------------------------------------------
                         slack                                 29.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Osx917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.443%)  route 0.339ns (64.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.183     1.113    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X74Y113        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Osx917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.860     0.860    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X74Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Osx917_reg/C
                         clock pessimism             -0.259     0.602    
    SLICE_X74Y113        FDCE (Remov_fdce_C_CLR)     -0.067     0.535    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Osx917_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjw917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.951%)  route 0.346ns (65.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.190     1.121    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X74Y112        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjw917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.862     0.862    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X74Y112        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjw917_reg/C
                         clock pessimism             -0.257     0.605    
    SLICE_X74Y112        FDCE (Remov_fdce_C_CLR)     -0.067     0.538    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bjw917_reg
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smw917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.951%)  route 0.346ns (65.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.190     1.121    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X74Y112        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smw917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.862     0.862    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X74Y112        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smw917_reg/C
                         clock pessimism             -0.257     0.605    
    SLICE_X74Y112        FDCE (Remov_fdce_C_CLR)     -0.067     0.538    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Smw917_reg
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N0v917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.996%)  route 0.434ns (70.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.278     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X74Y114        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N0v917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.860     0.860    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X74Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N0v917_reg/C
                         clock pessimism             -0.257     0.604    
    SLICE_X74Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.537    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/N0v917_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Opu917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.996%)  route 0.434ns (70.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.278     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X74Y114        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Opu917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.860     0.860    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X74Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Opu917_reg/C
                         clock pessimism             -0.257     0.604    
    SLICE_X74Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.537    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Opu917_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tmt917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.996%)  route 0.434ns (70.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.278     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X74Y114        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tmt917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.860     0.860    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X74Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tmt917_reg/C
                         clock pessimism             -0.257     0.604    
    SLICE_X74Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.537    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Tmt917_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrt917_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.996%)  route 0.434ns (70.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.278     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X74Y114        FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrt917_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.860     0.860    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X74Y114        FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrt917_reg/C
                         clock pessimism             -0.257     0.604    
    SLICE_X74Y114        FDPE (Remov_fdpe_C_PRE)     -0.071     0.533    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Xrt917_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.996%)  route 0.434ns (70.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.278     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X75Y114        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.860     0.860    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917_reg/C
                         clock pessimism             -0.257     0.604    
    SLICE_X75Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/F3v917_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ipt917_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.186ns (29.996%)  route 0.434ns (70.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.589     0.589    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y113        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDCE (Prop_fdce_C_Q)         0.141     0.730 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6_reg/Q
                         net (fo=1, routed)           0.156     0.886    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Go2nz6
    SLICE_X75Y113        LUT1 (Prop_lut1_I0_O)        0.045     0.931 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2/O
                         net (fo=92, routed)          0.278     1.209    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Rjwm17_i_2_n_0
    SLICE_X75Y114        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ipt917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.860     0.860    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/TRACECLKIN
    SLICE_X75Y114        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ipt917_reg/C
                         clock pessimism             -0.257     0.604    
    SLICE_X75Y114        FDCE (Remov_fdce_C_CLR)     -0.092     0.512    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ipt917_reg
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utioz6_reg_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_25M_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.174%)  route 0.692ns (78.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.622     0.622    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.553     0.553    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X55Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y118        FDCE (Prop_fdce_C_Q)         0.141     0.694 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/Q
                         net (fo=18, routed)          0.366     1.060    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6
    SLICE_X54Y119        LUT3 (Prop_lut3_I2_O)        0.045     1.105 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2/O
                         net (fo=127, routed)         0.327     1.431    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/D3om17_i_2_n_0
    SLICE_X35Y119        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utioz6_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.826     0.826    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/HCLK
    SLICE_X35Y119        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utioz6_reg_rep/C
                         clock pessimism             -0.005     0.822    
    SLICE_X35Y119        FDCE (Remov_fdce_C_CLR)     -0.092     0.730    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Utioz6_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.702    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       10.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.516ns  (logic 0.642ns (5.575%)  route 10.874ns (94.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.154    30.579    uAHBTIMER/control_reg[3]_1
    SLICE_X32Y89         FDCE                                         f  uAHBTIMER/load_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.515    41.515    uAHBTIMER/fclk
    SLICE_X32Y89         FDCE                                         r  uAHBTIMER/load_reg[16]/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.308    41.208    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.405    40.803    uAHBTIMER/load_reg[16]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                         -30.579    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.516ns  (logic 0.642ns (5.575%)  route 10.874ns (94.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.154    30.579    uAHBTIMER/control_reg[3]_1
    SLICE_X32Y89         FDCE                                         f  uAHBTIMER/load_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.515    41.515    uAHBTIMER/fclk
    SLICE_X32Y89         FDCE                                         r  uAHBTIMER/load_reg[17]/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.308    41.208    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.405    40.803    uAHBTIMER/load_reg[17]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                         -30.579    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.516ns  (logic 0.642ns (5.575%)  route 10.874ns (94.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.154    30.579    uAHBTIMER/control_reg[3]_1
    SLICE_X32Y89         FDCE                                         f  uAHBTIMER/load_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.515    41.515    uAHBTIMER/fclk
    SLICE_X32Y89         FDCE                                         r  uAHBTIMER/load_reg[18]/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.308    41.208    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.405    40.803    uAHBTIMER/load_reg[18]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                         -30.579    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.223ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.516ns  (logic 0.642ns (5.575%)  route 10.874ns (94.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.154    30.579    uAHBTIMER/control_reg[3]_1
    SLICE_X32Y89         FDCE                                         f  uAHBTIMER/load_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.515    41.515    uAHBTIMER/fclk
    SLICE_X32Y89         FDCE                                         r  uAHBTIMER/load_reg[19]/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.308    41.208    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.405    40.803    uAHBTIMER/load_reg[19]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                         -30.579    
  -------------------------------------------------------------------
                         slack                                 10.223    

Slack (MET) :             10.253ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X15Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X15Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[10]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.308    41.204    
    SLICE_X15Y102        FDCE (Recov_fdce_C_CLR)     -0.405    40.799    uAHB2ROM/APhase_HWADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.253    

Slack (MET) :             10.339ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X14Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X14Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[11]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.308    41.204    
    SLICE_X14Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.885    uAHB2ROM/APhase_HWADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.339    

Slack (MET) :             10.339ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X14Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X14Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[13]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.308    41.204    
    SLICE_X14Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.885    uAHB2ROM/APhase_HWADDR_reg[13]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.339    

Slack (MET) :             10.339ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X14Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X14Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[4]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.308    41.204    
    SLICE_X14Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.885    uAHB2ROM/APhase_HWADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.339    

Slack (MET) :             10.339ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X14Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X14Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[8]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.308    41.204    
    SLICE_X14Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.885    uAHB2ROM/APhase_HWADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.339    

Slack (MET) :             10.396ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M rise@20.000ns)
  Data Path Delay:        11.338ns  (logic 0.642ns (5.662%)  route 10.696ns (94.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         5.977    30.402    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X15Y104        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.511    41.511    uAHB2ROM/fclk
    SLICE_X15Y104        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.308    41.203    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -30.402    
  -------------------------------------------------------------------
                         slack                                 10.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.209ns (9.537%)  route 1.982ns (90.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.375     0.940    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.045     0.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.608     1.593    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X55Y118        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.820     0.820    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X55Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.308     1.128    
    SLICE_X55Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.209ns (9.537%)  route 1.982ns (90.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.375     0.940    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.045     0.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.608     1.593    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X55Y118        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.820     0.820    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X55Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.308     1.128    
    SLICE_X55Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_back_color_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.209ns (6.328%)  route 3.094ns (93.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.858     2.705    uAHBVGA/address_reg_reg[14]
    SLICE_X62Y76         FDCE                                         f  uAHBVGA/r_text_back_color_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.822     0.822    uAHBVGA/fclk
    SLICE_X62Y76         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.308     1.129    
    SLICE_X62Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    uAHBVGA/r_text_back_color_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.642ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_back_color_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.209ns (6.328%)  route 3.094ns (93.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.858     2.705    uAHBVGA/address_reg_reg[14]
    SLICE_X62Y76         FDCE                                         f  uAHBVGA/r_text_back_color_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.822     0.822    uAHBVGA/fclk
    SLICE_X62Y76         FDCE                                         r  uAHBVGA/r_text_back_color_reg[5]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.308     1.129    
    SLICE_X62Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    uAHBVGA/r_text_back_color_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uBAUDGEN/count_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.209ns (6.238%)  route 3.142ns (93.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.906     2.752    uAHBUART/uBAUDGEN/count_reg_reg[0]_2
    SLICE_X56Y82         FDCE                                         f  uAHBUART/uBAUDGEN/count_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.825     0.825    uAHBUART/uBAUDGEN/fclk
    SLICE_X56Y82         FDCE                                         r  uAHBUART/uBAUDGEN/count_reg_reg[13]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.308     1.132    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.065    uAHBUART/uBAUDGEN/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uBAUDGEN/count_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.209ns (6.238%)  route 3.142ns (93.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.906     2.752    uAHBUART/uBAUDGEN/count_reg_reg[0]_2
    SLICE_X56Y82         FDCE                                         f  uAHBUART/uBAUDGEN/count_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.825     0.825    uAHBUART/uBAUDGEN/fclk
    SLICE_X56Y82         FDCE                                         r  uAHBUART/uBAUDGEN/count_reg_reg[14]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.308     1.132    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.065    uAHBUART/uBAUDGEN/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uBAUDGEN/count_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.209ns (6.238%)  route 3.142ns (93.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.906     2.752    uAHBUART/uBAUDGEN/count_reg_reg[0]_2
    SLICE_X56Y82         FDCE                                         f  uAHBUART/uBAUDGEN/count_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.825     0.825    uAHBUART/uBAUDGEN/fclk
    SLICE_X56Y82         FDCE                                         r  uAHBUART/uBAUDGEN/count_reg_reg[15]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.308     1.132    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.065    uAHBUART/uBAUDGEN/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uBAUDGEN/count_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.209ns (6.238%)  route 3.142ns (93.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.906     2.752    uAHBUART/uBAUDGEN/count_reg_reg[0]_2
    SLICE_X56Y82         FDCE                                         f  uAHBUART/uBAUDGEN/count_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.825     0.825    uAHBUART/uBAUDGEN/fclk
    SLICE_X56Y82         FDCE                                         r  uAHBUART/uBAUDGEN/count_reg_reg[16]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.308     1.132    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.065    uAHBUART/uBAUDGEN/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_back_color_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.209ns (6.208%)  route 3.158ns (93.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.922     2.768    uAHBVGA/address_reg_reg[14]
    SLICE_X62Y75         FDCE                                         f  uAHBVGA/r_text_back_color_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.821     0.821    uAHBVGA/fclk
    SLICE_X62Y75         FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.308     1.128    
    SLICE_X62Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.061    uAHBVGA/r_text_back_color_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.707ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_back_color_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.209ns (6.208%)  route 3.158ns (93.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.308ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.230ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.922     2.768    uAHBVGA/address_reg_reg[14]
    SLICE_X62Y75         FDCE                                         f  uAHBVGA/r_text_back_color_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.821     0.821    uAHBVGA/fclk
    SLICE_X62Y75         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.308     1.128    
    SLICE_X62Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.061    uAHBVGA/r_text_back_color_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.707    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_50M_1
  To Clock:  clk_out1_clk_25M_1

Setup :            0  Failing Endpoints,  Worst Slack       10.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.516ns  (logic 0.642ns (5.575%)  route 10.874ns (94.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.154    30.579    uAHBTIMER/control_reg[3]_1
    SLICE_X32Y89         FDCE                                         f  uAHBTIMER/load_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.515    41.515    uAHBTIMER/fclk
    SLICE_X32Y89         FDCE                                         r  uAHBTIMER/load_reg[16]/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.307    41.208    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.405    40.803    uAHBTIMER/load_reg[16]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                         -30.579    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.516ns  (logic 0.642ns (5.575%)  route 10.874ns (94.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.154    30.579    uAHBTIMER/control_reg[3]_1
    SLICE_X32Y89         FDCE                                         f  uAHBTIMER/load_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.515    41.515    uAHBTIMER/fclk
    SLICE_X32Y89         FDCE                                         r  uAHBTIMER/load_reg[17]/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.307    41.208    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.405    40.803    uAHBTIMER/load_reg[17]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                         -30.579    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.516ns  (logic 0.642ns (5.575%)  route 10.874ns (94.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.154    30.579    uAHBTIMER/control_reg[3]_1
    SLICE_X32Y89         FDCE                                         f  uAHBTIMER/load_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.515    41.515    uAHBTIMER/fclk
    SLICE_X32Y89         FDCE                                         r  uAHBTIMER/load_reg[18]/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.307    41.208    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.405    40.803    uAHBTIMER/load_reg[18]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                         -30.579    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.224ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBTIMER/load_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.516ns  (logic 0.642ns (5.575%)  route 10.874ns (94.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.154    30.579    uAHBTIMER/control_reg[3]_1
    SLICE_X32Y89         FDCE                                         f  uAHBTIMER/load_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.515    41.515    uAHBTIMER/fclk
    SLICE_X32Y89         FDCE                                         r  uAHBTIMER/load_reg[19]/C
                         clock pessimism              0.000    41.515    
                         clock uncertainty           -0.307    41.208    
    SLICE_X32Y89         FDCE (Recov_fdce_C_CLR)     -0.405    40.803    uAHBTIMER/load_reg[19]
  -------------------------------------------------------------------
                         required time                         40.803    
                         arrival time                         -30.579    
  -------------------------------------------------------------------
                         slack                                 10.224    

Slack (MET) :             10.254ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X15Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X15Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[10]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.307    41.204    
    SLICE_X15Y102        FDCE (Recov_fdce_C_CLR)     -0.405    40.799    uAHB2ROM/APhase_HWADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         40.799    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.254    

Slack (MET) :             10.340ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X14Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X14Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[11]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.307    41.204    
    SLICE_X14Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.885    uAHB2ROM/APhase_HWADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.340    

Slack (MET) :             10.340ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X14Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X14Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[13]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.307    41.204    
    SLICE_X14Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.885    uAHB2ROM/APhase_HWADDR_reg[13]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.340    

Slack (MET) :             10.340ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X14Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X14Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[4]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.307    41.204    
    SLICE_X14Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.885    uAHB2ROM/APhase_HWADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.340    

Slack (MET) :             10.340ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.483ns  (logic 0.642ns (5.591%)  route 10.841ns (94.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         6.121    30.546    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X14Y102        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.512    41.512    uAHB2ROM/fclk
    SLICE_X14Y102        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[8]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.307    41.204    
    SLICE_X14Y102        FDCE (Recov_fdce_C_CLR)     -0.319    40.885    uAHB2ROM/APhase_HWADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         40.885    
                         arrival time                         -30.546    
  -------------------------------------------------------------------
                         slack                                 10.340    

Slack (MET) :             10.397ns  (required time - arrival time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHB2ROM/APhase_HWADDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_25M_1 rise@40.000ns - clk_out1_clk_50M_1 rise@20.000ns)
  Data Path Delay:        11.338ns  (logic 0.642ns (5.662%)  route 10.696ns (94.338%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.937ns = ( 19.063 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                     20.000    20.000 r  
    T5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         1.502    21.502 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.735    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    15.650 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.369    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    17.465 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.598    19.063    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.518    19.581 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          4.720    24.301    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.124    24.425 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         5.977    30.402    uAHB2ROM/APhase_HWADDR_reg[14]_0
    SLICE_X15Y104        FDCE                                         f  uAHB2ROM/APhase_HWADDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          1.680    41.680    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        1.511    41.511    uAHB2ROM/fclk
    SLICE_X15Y104        FDCE                                         r  uAHB2ROM/APhase_HWADDR_reg[12]/C
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.307    41.203    
    SLICE_X15Y104        FDCE (Recov_fdce_C_CLR)     -0.405    40.798    uAHB2ROM/APhase_HWADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         40.798    
                         arrival time                         -30.402    
  -------------------------------------------------------------------
                         slack                                 10.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.209ns (9.537%)  route 1.982ns (90.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.375     0.940    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.045     0.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.608     1.593    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X55Y118        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.820     0.820    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X55Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.307     1.128    
    SLICE_X55Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ql2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.209ns (9.537%)  route 1.982ns (90.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          1.375     0.940    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SYSRESETn
    SLICE_X55Y118        LUT1 (Prop_lut1_I0_O)        0.045     0.985 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1/O
                         net (fo=2, routed)           0.608     1.593    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_i_1_n_0
    SLICE_X55Y118        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.820     0.820    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/FCLK
    SLICE_X55Y118        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.307     1.128    
    SLICE_X55Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.036    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zk2nz6_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_back_color_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.209ns (6.328%)  route 3.094ns (93.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.858     2.705    uAHBVGA/address_reg_reg[14]
    SLICE_X62Y76         FDCE                                         f  uAHBVGA/r_text_back_color_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.822     0.822    uAHBVGA/fclk
    SLICE_X62Y76         FDCE                                         r  uAHBVGA/r_text_back_color_reg[4]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.307     1.129    
    SLICE_X62Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    uAHBVGA/r_text_back_color_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.643ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_back_color_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.209ns (6.328%)  route 3.094ns (93.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.858     2.705    uAHBVGA/address_reg_reg[14]
    SLICE_X62Y76         FDCE                                         f  uAHBVGA/r_text_back_color_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.822     0.822    uAHBVGA/fclk
    SLICE_X62Y76         FDCE                                         r  uAHBVGA/r_text_back_color_reg[5]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.307     1.129    
    SLICE_X62Y76         FDCE (Remov_fdce_C_CLR)     -0.067     1.062    uAHBVGA/r_text_back_color_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uBAUDGEN/count_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.209ns (6.238%)  route 3.142ns (93.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.906     2.752    uAHBUART/uBAUDGEN/count_reg_reg[0]_2
    SLICE_X56Y82         FDCE                                         f  uAHBUART/uBAUDGEN/count_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.825     0.825    uAHBUART/uBAUDGEN/fclk
    SLICE_X56Y82         FDCE                                         r  uAHBUART/uBAUDGEN/count_reg_reg[13]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.307     1.132    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.065    uAHBUART/uBAUDGEN/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uBAUDGEN/count_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.209ns (6.238%)  route 3.142ns (93.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.906     2.752    uAHBUART/uBAUDGEN/count_reg_reg[0]_2
    SLICE_X56Y82         FDCE                                         f  uAHBUART/uBAUDGEN/count_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.825     0.825    uAHBUART/uBAUDGEN/fclk
    SLICE_X56Y82         FDCE                                         r  uAHBUART/uBAUDGEN/count_reg_reg[14]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.307     1.132    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.065    uAHBUART/uBAUDGEN/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uBAUDGEN/count_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.209ns (6.238%)  route 3.142ns (93.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.906     2.752    uAHBUART/uBAUDGEN/count_reg_reg[0]_2
    SLICE_X56Y82         FDCE                                         f  uAHBUART/uBAUDGEN/count_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.825     0.825    uAHBUART/uBAUDGEN/fclk
    SLICE_X56Y82         FDCE                                         r  uAHBUART/uBAUDGEN/count_reg_reg[15]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.307     1.132    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.065    uAHBUART/uBAUDGEN/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBUART/uBAUDGEN/count_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.209ns (6.238%)  route 3.142ns (93.762%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.906     2.752    uAHBUART/uBAUDGEN/count_reg_reg[0]_2
    SLICE_X56Y82         FDCE                                         f  uAHBUART/uBAUDGEN/count_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.825     0.825    uAHBUART/uBAUDGEN/fclk
    SLICE_X56Y82         FDCE                                         r  uAHBUART/uBAUDGEN/count_reg_reg[16]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.307     1.132    
    SLICE_X56Y82         FDCE (Remov_fdce_C_CLR)     -0.067     1.065    uAHBUART/uBAUDGEN/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_back_color_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.209ns (6.208%)  route 3.158ns (93.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.922     2.768    uAHBVGA/address_reg_reg[14]
    SLICE_X62Y75         FDCE                                         f  uAHBVGA/r_text_back_color_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.821     0.821    uAHBVGA/fclk
    SLICE_X62Y75         FDCE                                         r  uAHBVGA/r_text_back_color_reg[0]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.307     1.128    
    SLICE_X62Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.061    uAHBVGA/r_text_back_color_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.708    

Slack (MET) :             1.708ns  (arrival time - required time)
  Source:                 reg_sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_50M_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uAHBVGA/r_text_back_color_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25M_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25M_1 rise@0.000ns - clk_out1_clk_50M_1 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.209ns (6.208%)  route 3.158ns (93.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.229ns
    Phase Error              (PE):    0.187ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50M_1 rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    u_clk_50M/inst/clk_in1
    T5                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  u_clk_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    u_clk_50M/inst/clk_in1_clk_50M
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.673 r  u_clk_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.174    clk_50_div
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.148 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.550    -0.598    clk_50
    SLICE_X60Y126        FDCE                                         r  reg_sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDCE (Prop_fdce_C_Q)         0.164    -0.434 r  reg_sys_rst_n_reg/Q
                         net (fo=13, routed)          2.236     1.801    uAHBUART/uUART_TX/Q
    SLICE_X60Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.846 f  uAHBUART/uUART_TX/APhase_HWADDR[14]_i_1/O
                         net (fo=353, routed)         0.922     2.768    uAHBVGA/address_reg_reg[14]
    SLICE_X62Y75         FDCE                                         f  uAHBVGA/r_text_back_color_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_VGA_CLK/O
                         net (fo=54, routed)          0.896     0.896    u_clk_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_clk_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  BUFG_CLK/O
                         net (fo=5590, routed)        0.821     0.821    uAHBVGA/fclk
    SLICE_X62Y75         FDCE                                         r  uAHBVGA/r_text_back_color_reg[3]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.307     1.128    
    SLICE_X62Y75         FDCE (Remov_fdce_C_CLR)     -0.067     1.061    uAHBVGA/r_text_back_color_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  1.708    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.662ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.502ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.580ns (28.473%)  route 1.457ns (71.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 25.052 - 20.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.896     6.926    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.050 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           0.561     7.612    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X47Y97         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.511    25.052    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X47Y97         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg/C  (IS_INVERTED)
                         clock pessimism              0.499    25.551    
                         clock uncertainty           -0.035    25.515    
    SLICE_X47Y97         FDCE (Recov_fdce_C_CLR)     -0.402    25.113    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_reg
  -------------------------------------------------------------------
                         required time                         25.113    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                 17.502    

Slack (MET) :             17.553ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin fall@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.561%)  route 1.451ns (71.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 25.051 - 20.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.896     6.926    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.050 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3/O
                         net (fo=5, routed)           0.555     7.605    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zry917_i_3_n_0
    SLICE_X47Y96         FDPE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin fall edge)
                                                     20.000    20.000 f  
    F18                                               0.000    20.000 f  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    21.412 f  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    23.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.541 f  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.510    25.051    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/C3a7z6
    SLICE_X47Y96         FDPE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv/C  (IS_INVERTED)
                         clock pessimism              0.499    25.550    
                         clock uncertainty           -0.035    25.514    
    SLICE_X47Y96         FDPE (Recov_fdpe_C_PRE)     -0.356    25.158    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zudoz6_reg_inv
  -------------------------------------------------------------------
                         required time                         25.158    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                 17.553    

Slack (MET) :             35.704ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.580ns (15.177%)  route 3.242ns (84.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 45.059 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.724    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.848 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.548     9.396    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X29Y96         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.518    45.059    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg/C
                         clock pessimism              0.482    45.541    
                         clock uncertainty           -0.035    45.505    
    SLICE_X29Y96         FDCE (Recov_fdce_C_CLR)     -0.405    45.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/B6czz6_reg
  -------------------------------------------------------------------
                         required time                         45.100    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                 35.704    

Slack (MET) :             35.704ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.580ns (15.177%)  route 3.242ns (84.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 45.059 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.724    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.848 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.548     9.396    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X29Y96         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.518    45.059    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg/C
                         clock pessimism              0.482    45.541    
                         clock uncertainty           -0.035    45.505    
    SLICE_X29Y96         FDCE (Recov_fdce_C_CLR)     -0.405    45.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Fjbzz6_reg
  -------------------------------------------------------------------
                         required time                         45.100    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                 35.704    

Slack (MET) :             35.704ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.580ns (15.177%)  route 3.242ns (84.823%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 45.059 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.694     6.724    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.848 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          2.548     9.396    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X29Y96         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.518    45.059    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X29Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg/C
                         clock pessimism              0.482    45.541    
                         clock uncertainty           -0.035    45.505    
    SLICE_X29Y96         FDCE (Recov_fdce_C_CLR)     -0.405    45.100    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Jhazz6_reg
  -------------------------------------------------------------------
                         required time                         45.100    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                 35.704    

Slack (MET) :             35.767ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.580ns (15.440%)  route 3.177ns (84.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.691     6.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          2.486     9.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X36Y94         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg/C
                         clock pessimism              0.482    45.539    
                         clock uncertainty           -0.035    45.503    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.405    45.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Hssoz6_reg
  -------------------------------------------------------------------
                         required time                         45.098    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                 35.767    

Slack (MET) :             35.767ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ltooz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.580ns (15.440%)  route 3.177ns (84.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.691     6.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          2.486     9.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X36Y94         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ltooz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ltooz6_reg/C
                         clock pessimism              0.482    45.539    
                         clock uncertainty           -0.035    45.503    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.405    45.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ltooz6_reg
  -------------------------------------------------------------------
                         required time                         45.098    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                 35.767    

Slack (MET) :             35.767ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqsoz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.580ns (15.440%)  route 3.177ns (84.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.691     6.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          2.486     9.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X36Y94         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqsoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqsoz6_reg/C
                         clock pessimism              0.482    45.539    
                         clock uncertainty           -0.035    45.503    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.405    45.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Pqsoz6_reg
  -------------------------------------------------------------------
                         required time                         45.098    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                 35.767    

Slack (MET) :             35.767ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.580ns (15.440%)  route 3.177ns (84.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.691     6.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          2.486     9.331    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X36Y94         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X36Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_reg/C
                         clock pessimism              0.482    45.539    
                         clock uncertainty           -0.035    45.503    
    SLICE_X36Y94         FDCE (Recov_fdce_C_CLR)     -0.405    45.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Yrooz6_reg
  -------------------------------------------------------------------
                         required time                         45.098    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                 35.767    

Slack (MET) :             35.771ns  (required time - arrival time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (dbg_tck_pin rise@40.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.580ns (15.458%)  route 3.172ns (84.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 45.057 - 40.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.363     3.846    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.942 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.632     5.575    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.456     6.031 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.691     6.722    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.846 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2/O
                         net (fo=92, routed)          2.481     9.327    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/J0doz6_i_2_n_0
    SLICE_X37Y94         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     40.000    40.000 r  
    F18                                               0.000    40.000 r  TCK (IN)
                         net (fo=0)                   0.000    40.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.037    43.450    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.541 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         1.516    45.057    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X37Y94         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg/C
                         clock pessimism              0.482    45.539    
                         clock uncertainty           -0.035    45.503    
    SLICE_X37Y94         FDCE (Recov_fdce_C_CLR)     -0.405    45.098    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Y6noz6_reg
  -------------------------------------------------------------------
                         required time                         45.098    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 35.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.419%)  route 0.425ns (69.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.258     2.210    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X48Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.255 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2/O
                         net (fo=92, routed)          0.168     2.423    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/K4goz6_i_2_n_0
    SLICE_X46Y96         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.835     2.425    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X46Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg/C
                         clock pessimism             -0.598     1.828    
    SLICE_X46Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sggoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Amfoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.680%)  route 0.672ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.502     2.670    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X40Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Amfoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Amfoz6_reg/C
                         clock pessimism             -0.343     2.084    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Amfoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ezfoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.680%)  route 0.672ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.502     2.670    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X40Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ezfoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ezfoz6_reg/C
                         clock pessimism             -0.343     2.084    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ezfoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqfoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.680%)  route 0.672ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.502     2.670    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X40Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqfoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqfoz6_reg/C
                         clock pessimism             -0.343     2.084    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Kqfoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uufoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.680%)  route 0.672ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.502     2.670    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X40Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uufoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uufoz6_reg/C
                         clock pessimism             -0.343     2.084    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Uufoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.680%)  route 0.672ns (78.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.502     2.670    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X40Y100        FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.837     2.427    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y100        FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg/C
                         clock pessimism             -0.343     2.084    
    SLICE_X40Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.992    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Zwfoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.907%)  route 0.436ns (70.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.266     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X48Y99         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg/C
                         clock pessimism             -0.598     1.829    
    SLICE_X48Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.737    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Dohoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sthoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.907%)  route 0.436ns (70.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.266     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X48Y99         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sthoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sthoz6_reg/C
                         clock pessimism             -0.598     1.829    
    SLICE_X48Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.737    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Sthoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urhoz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.907%)  route 0.436ns (70.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.266     2.433    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X48Y99         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urhoz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.836     2.426    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y99         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urhoz6_reg/C
                         clock pessimism             -0.598     1.829    
    SLICE_X48Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.737    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Urhoz6_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.834%)  route 0.482ns (72.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.971     1.222    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.248 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.564     1.812    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X48Y96         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.953 r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6_reg/Q
                         net (fo=4, routed)           0.170     2.123    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Ym2nz6
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.168 f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2/O
                         net (fo=92, routed)          0.312     2.480    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_i_2_n_0
    SLICE_X40Y98         FDCE                                         f  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    F18                                               0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    F18                  IBUF (Prop_ibuf_I_O)         0.439     0.439 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.123     1.562    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.591 r  TCK_IBUF_BUFG_inst/O
                         net (fo=327, routed)         0.839     2.429    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/SWCLKTCK
    SLICE_X40Y98         FDCE                                         r  u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg/C
                         clock pessimism             -0.577     1.853    
    SLICE_X40Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.761    u_CORTEXM3INTEGRATION/u_cortexm3ds_logic/Bzpzz6_reg
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.719    





