{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654020497488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654020497488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 20:08:17 2022 " "Processing started: Tue May 31 20:08:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654020497488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020497488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOD_COMP -c MOD_COMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOD_COMP -c MOD_COMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020497488 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654020498226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654020498226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_mod " "Found entity 1: pll_mod" {  } { { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_com.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_com " "Found entity 1: pll_com" {  } { { "pll_com.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsms.v 1 1 " "Found 1 design units, including 1 entities, in source file control_fsms.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_FSMs " "Found entity 1: CONTROL_FSMs" {  } { { "CONTROL_FSMs.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_control.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_CONTROL " "Found entity 1: WR_CONTROL" {  } { { "WR_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/WR_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 RD_CONTROL " "Found entity 1: RD_CONTROL" {  } { { "RD_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/RD_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_control.v 1 1 " "Found 1 design units, including 1 entities, in source file main_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAIN_CONTROL " "Found entity 1: MAIN_CONTROL" {  } { { "MAIN_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MAIN_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs_conf.v 1 1 " "Found 1 design units, including 1 entities, in source file regs_conf.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGS_CONF " "Found entity 1: REGS_CONF" {  } { { "REGS_CONF.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/REGS_CONF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file sec_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEC_FILTER " "Found entity 1: SEC_FILTER" {  } { { "SEC_FILTER.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_MUX " "Found entity 1: REG_MUX" {  } { { "REG_MUX.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/REG_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r_int.v 1 1 " "Found 1 design units, including 1 entities, in source file r_int.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_INT " "Found entity 1: R_INT" {  } { { "R_INT.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/R_INT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preprocesado.v 1 1 " "Found 1 design units, including 1 entities, in source file preprocesado.v" { { "Info" "ISGN_ENTITY_NAME" "1 preprocesado " "Found entity 1: preprocesado" {  } { { "preprocesado.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/preprocesado.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "postprocesado.v 1 1 " "Found 1 design units, including 1 entities, in source file postprocesado.v" { { "Info" "ISGN_ENTITY_NAME" "1 postprocesado " "Found entity 1: postprocesado" {  } { { "postprocesado.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/postprocesado.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT_ACC " "Found entity 1: MULT_ACC" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int.v 1 1 " "Found 1 design units, including 1 entities, in source file int.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT " "Found entity 1: INT" {  } { { "INT.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/INT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_MOD " "Found entity 1: DP_MOD" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_test.v 2 2 " "Found 2 design units, including 2 entities, in source file dds_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_test " "Found entity 1: DDS_test" {  } { { "DDS_test.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507130 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_mem " "Found entity 2: rom_mem" {  } { { "DDS_test.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 2 2 " "Found 2 design units, including 2 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507130 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_mem_DDS " "Found entity 2: rom_mem_DDS" {  } { { "DDS.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb.v 1 1 " "Found 1 design units, including 1 entities, in source file comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMB " "Found entity 1: COMB" {  } { { "COMB.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/COMB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "CIC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/accumulator.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232com.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232com.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232COM " "Found entity 1: RS232COM" {  } { { "RS232COM.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/RS232COM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_completmod.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_completmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_COMPLETMOD " "Found entity 1: DP_COMPLETMOD" {  } { { "DP_COMPLETMOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_control.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONF_CONTROL " "Found entity 1: CONF_CONTROL" {  } { { "CONF_CONTROL.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "Altera_UP_Slow_Clock_Generator.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "Altera_UP_I2C.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Altera_UP_Clock_Edge.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comm_rs232.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comm_rs232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comm_rs232-rtl " "Found design unit 1: comm_rs232-rtl" {  } { { "comm_rs232.vhd" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/comm_rs232.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507646 ""} { "Info" "ISGN_ENTITY_NAME" "1 comm_rs232 " "Found entity 1: comm_rs232" {  } { { "comm_rs232.vhd" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/comm_rs232.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 GEN_CE " "Found entity 1: GEN_CE" {  } { { "GEN_CE.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/GEN_CE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 MOD_COMP " "Found entity 1: MOD_COMP" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020507661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020507661 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "CONTROL CONTROL.v(17) " "Verilog HDL Parameter Declaration warning at CONTROL.v(17): Parameter Declaration in module \"CONTROL\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "CONTROL.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1654020507661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOD_COMP " "Elaborating entity \"MOD_COMP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654020507786 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_B MOD_COMP.v(12) " "Output port \"DAC_B\" at MOD_COMP.v(12) has no driver" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1654020507786 "|MOD_COMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_COMPLETMOD DP_COMPLETMOD:U1 " "Elaborating entity \"DP_COMPLETMOD\" for hierarchy \"DP_COMPLETMOD:U1\"" {  } { { "MOD_COMP.v" "U1" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020507802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_test DP_COMPLETMOD:U1\|DDS_test:DDS " "Elaborating entity \"DDS_test\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\"" {  } { { "DP_COMPLETMOD.v" "DDS" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020507818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator DP_COMPLETMOD:U1\|DDS_test:DDS\|accumulator:phase_accumulator " "Elaborating entity \"accumulator\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\|accumulator:phase_accumulator\"" {  } { { "DDS_test.v" "phase_accumulator" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020507833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "preprocesado DP_COMPLETMOD:U1\|DDS_test:DDS\|preprocesado:pre_pro " "Elaborating entity \"preprocesado\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\|preprocesado:pre_pro\"" {  } { { "DDS_test.v" "pre_pro" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020507849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mem DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin " "Elaborating entity \"rom_mem\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin\"" {  } { { "DDS_test.v" "rom_sin" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020507849 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 DDS_test.v(123) " "Net \"rom.data_a\" at DDS_test.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "DDS_test.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508208 "|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 DDS_test.v(123) " "Net \"rom.waddr_a\" at DDS_test.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "DDS_test.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508208 "|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 DDS_test.v(123) " "Net \"rom.we_a\" at DDS_test.v(123) has no driver or initial value, using a default initial value '0'" {  } { { "DDS_test.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 123 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508208 "|MOD_COMP|DP_COMPLETMOD:U1|DDS_test:DDS|rom_mem:rom_sin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "postprocesado DP_COMPLETMOD:U1\|DDS_test:DDS\|postprocesado:post_pro " "Elaborating entity \"postprocesado\" for hierarchy \"DP_COMPLETMOD:U1\|DDS_test:DDS\|postprocesado:post_pro\"" {  } { { "DDS_test.v" "post_pro" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS_test.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEC_FILTER DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp " "Elaborating entity \"SEC_FILTER\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\"" {  } { { "DP_COMPLETMOD.v" "CIC_comp" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_ACC DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0 " "Elaborating entity \"MULT_ACC\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\"" {  } { { "SEC_FILTER.v" "MULT_ACC0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] MULT_ACC.v(21) " "Inferred latch for \"dout\[0\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] MULT_ACC.v(21) " "Inferred latch for \"dout\[1\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] MULT_ACC.v(21) " "Inferred latch for \"dout\[2\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] MULT_ACC.v(21) " "Inferred latch for \"dout\[3\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] MULT_ACC.v(21) " "Inferred latch for \"dout\[4\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] MULT_ACC.v(21) " "Inferred latch for \"dout\[5\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] MULT_ACC.v(21) " "Inferred latch for \"dout\[6\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[7\] MULT_ACC.v(21) " "Inferred latch for \"dout\[7\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[8\] MULT_ACC.v(21) " "Inferred latch for \"dout\[8\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[9\] MULT_ACC.v(21) " "Inferred latch for \"dout\[9\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[10\] MULT_ACC.v(21) " "Inferred latch for \"dout\[10\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[11\] MULT_ACC.v(21) " "Inferred latch for \"dout\[11\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[12\] MULT_ACC.v(21) " "Inferred latch for \"dout\[12\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[13\] MULT_ACC.v(21) " "Inferred latch for \"dout\[13\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[14\] MULT_ACC.v(21) " "Inferred latch for \"dout\[14\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[15\] MULT_ACC.v(21) " "Inferred latch for \"dout\[15\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[16\] MULT_ACC.v(21) " "Inferred latch for \"dout\[16\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[17\] MULT_ACC.v(21) " "Inferred latch for \"dout\[17\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[18\] MULT_ACC.v(21) " "Inferred latch for \"dout\[18\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[19\] MULT_ACC.v(21) " "Inferred latch for \"dout\[19\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[20\] MULT_ACC.v(21) " "Inferred latch for \"dout\[20\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[21\] MULT_ACC.v(21) " "Inferred latch for \"dout\[21\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[22\] MULT_ACC.v(21) " "Inferred latch for \"dout\[22\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[23\] MULT_ACC.v(21) " "Inferred latch for \"dout\[23\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[24\] MULT_ACC.v(21) " "Inferred latch for \"dout\[24\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[25\] MULT_ACC.v(21) " "Inferred latch for \"dout\[25\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[26\] MULT_ACC.v(21) " "Inferred latch for \"dout\[26\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[27\] MULT_ACC.v(21) " "Inferred latch for \"dout\[27\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[28\] MULT_ACC.v(21) " "Inferred latch for \"dout\[28\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[29\] MULT_ACC.v(21) " "Inferred latch for \"dout\[29\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[30\] MULT_ACC.v(21) " "Inferred latch for \"dout\[30\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[31\] MULT_ACC.v(21) " "Inferred latch for \"dout\[31\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[32\] MULT_ACC.v(21) " "Inferred latch for \"dout\[32\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[33\] MULT_ACC.v(21) " "Inferred latch for \"dout\[33\]\" at MULT_ACC.v(21)" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020508255 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|MULT_ACC:MULT_ACC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_MUX DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|REG_MUX:REG_MUX0 " "Elaborating entity \"REG_MUX\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|REG_MUX:REG_MUX0\"" {  } { { "SEC_FILTER.v" "REG_MUX0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|ROM:ROM0 " "Elaborating entity \"ROM\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|ROM:ROM0\"" {  } { { "SEC_FILTER.v" "ROM0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508286 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 ROM.v(10) " "Net \"ROM.data_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508286 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 ROM.v(10) " "Net \"ROM.waddr_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508286 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 ROM.v(10) " "Net \"ROM.we_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508286 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|ROM:ROM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0 " "Elaborating entity \"CONTROL\" for hierarchy \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\"" {  } { { "SEC_FILTER.v" "CONTROL0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/SEC_FILTER.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC DP_COMPLETMOD:U1\|CIC:CIC_int " "Elaborating entity \"CIC\" for hierarchy \"DP_COMPLETMOD:U1\|CIC:CIC_int\"" {  } { { "DP_COMPLETMOD.v" "CIC_int" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMB DP_COMPLETMOD:U1\|CIC:CIC_int\|COMB:CIC\[0\].COMB0 " "Elaborating entity \"COMB\" for hierarchy \"DP_COMPLETMOD:U1\|CIC:CIC_int\|COMB:CIC\[0\].COMB0\"" {  } { { "CIC.v" "CIC\[0\].COMB0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT DP_COMPLETMOD:U1\|CIC:CIC_int\|INT:CIC\[0\].INT0 " "Elaborating entity \"INT\" for hierarchy \"DP_COMPLETMOD:U1\|CIC:CIC_int\|INT:CIC\[0\].INT0\"" {  } { { "CIC.v" "CIC\[0\].INT0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_INT DP_COMPLETMOD:U1\|CIC:CIC_int\|R_INT:R_INT0 " "Elaborating entity \"R_INT\" for hierarchy \"DP_COMPLETMOD:U1\|CIC:CIC_int\|R_INT:R_INT0\"" {  } { { "CIC.v" "R_INT0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CIC.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_MOD DP_COMPLETMOD:U1\|DP_MOD:data_path " "Elaborating entity \"DP_MOD\" for hierarchy \"DP_COMPLETMOD:U1\|DP_MOD:data_path\"" {  } { { "DP_COMPLETMOD.v" "data_path" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_COMPLETMOD.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 DP_MOD.v(72) " "Verilog HDL assignment warning at DP_MOD.v(72): truncated value with size 33 to match size of target (17)" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654020508364 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 24 DP_MOD.v(86) " "Verilog HDL assignment warning at DP_MOD.v(86): truncated value with size 33 to match size of target (24)" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654020508364 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 DP_MOD.v(110) " "Verilog HDL assignment warning at DP_MOD.v(110): truncated value with size 33 to match size of target (16)" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654020508364 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 17 DP_MOD.v(116) " "Verilog HDL assignment warning at DP_MOD.v(116): truncated value with size 33 to match size of target (17)" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654020508364 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 DP_MOD.v(125) " "Verilog HDL assignment warning at DP_MOD.v(125): truncated value with size 33 to match size of target (16)" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654020508364 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1 " "Elaborating entity \"DDS\" for hierarchy \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\"" {  } { { "DP_MOD.v" "D1" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_mem_DDS DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin " "Elaborating entity \"rom_mem_DDS\" for hierarchy \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin\"" {  } { { "DDS.v" "rom_sin" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508396 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 DDS.v(111) " "Net \"rom.data_a\" at DDS.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "DDS.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508927 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 DDS.v(111) " "Net \"rom.waddr_a\" at DDS.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "DDS.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508927 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 DDS.v(111) " "Net \"rom.we_a\" at DDS.v(111) has no driver or initial value, using a default initial value '0'" {  } { { "DDS.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DDS.v" 111 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654020508927 "|MOD_COMP|DP_COMPLETMOD:U1|DP_MOD:data_path|DDS:D1|rom_mem_DDS:rom_sin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONF_CONTROL CONF_CONTROL:U2 " "Elaborating entity \"CONF_CONTROL\" for hierarchy \"CONF_CONTROL:U2\"" {  } { { "MOD_COMP.v" "U2" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232COM CONF_CONTROL:U2\|RS232COM:C1 " "Elaborating entity \"RS232COM\" for hierarchy \"CONF_CONTROL:U2\|RS232COM:C1\"" {  } { { "CONF_CONTROL.v" "C1" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comm_rs232 CONF_CONTROL:U2\|RS232COM:C1\|comm_rs232:U1 " "Elaborating entity \"comm_rs232\" for hierarchy \"CONF_CONTROL:U2\|RS232COM:C1\|comm_rs232:U1\"" {  } { { "RS232COM.v" "U1" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/RS232COM.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGS_CONF CONF_CONTROL:U2\|REGS_CONF:C2 " "Elaborating entity \"REGS_CONF\" for hierarchy \"CONF_CONTROL:U2\|REGS_CONF:C2\"" {  } { { "CONF_CONTROL.v" "C2" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020508989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_FSMs CONF_CONTROL:U2\|CONTROL_FSMs:C3 " "Elaborating entity \"CONTROL_FSMs\" for hierarchy \"CONF_CONTROL:U2\|CONTROL_FSMs:C3\"" {  } { { "CONF_CONTROL.v" "C3" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONF_CONTROL.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN_CONTROL CONF_CONTROL:U2\|CONTROL_FSMs:C3\|MAIN_CONTROL:C1 " "Elaborating entity \"MAIN_CONTROL\" for hierarchy \"CONF_CONTROL:U2\|CONTROL_FSMs:C3\|MAIN_CONTROL:C1\"" {  } { { "CONTROL_FSMs.v" "C1" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_CONTROL CONF_CONTROL:U2\|CONTROL_FSMs:C3\|WR_CONTROL:C2 " "Elaborating entity \"WR_CONTROL\" for hierarchy \"CONF_CONTROL:U2\|CONTROL_FSMs:C3\|WR_CONTROL:C2\"" {  } { { "CONTROL_FSMs.v" "C2" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_CONTROL CONF_CONTROL:U2\|CONTROL_FSMs:C3\|RD_CONTROL:C3 " "Elaborating entity \"RD_CONTROL\" for hierarchy \"CONF_CONTROL:U2\|CONTROL_FSMs:C3\|RD_CONTROL:C3\"" {  } { { "CONTROL_FSMs.v" "C3" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL_FSMs.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_CE GEN_CE:U3 " "Elaborating entity \"GEN_CE\" for hierarchy \"GEN_CE:U3\"" {  } { { "MOD_COMP.v" "U3" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_mod pll_mod:pll_inst1 " "Elaborating entity \"pll_mod\" for hierarchy \"pll_mod:pll_inst1\"" {  } { { "MOD_COMP.v" "pll_inst1" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_mod:pll_inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_mod:pll_inst1\|altpll:altpll_component\"" {  } { { "pll_mod.v" "altpll_component" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_mod:pll_inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_mod:pll_inst1\|altpll:altpll_component\"" {  } { { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_mod:pll_inst1\|altpll:altpll_component " "Instantiated megafunction \"pll_mod:pll_inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 48 " "Parameter \"clk0_multiply_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_mod " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_mod\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509161 ""}  } { { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020509161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_mod_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_mod_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_mod_altpll " "Found entity 1: pll_mod_altpll" {  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020509224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020509224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_mod_altpll pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated " "Elaborating entity \"pll_mod_altpll\" for hierarchy \"pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_com pll_com:pll_inst2 " "Elaborating entity \"pll_com\" for hierarchy \"pll_com:pll_inst2\"" {  } { { "MOD_COMP.v" "pll_inst2" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_com:pll_inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_com:pll_inst2\|altpll:altpll_component\"" {  } { { "pll_com.v" "altpll_component" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_com:pll_inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_com:pll_inst2\|altpll:altpll_component\"" {  } { { "pll_com.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_com:pll_inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_com:pll_inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15625 " "Parameter \"clk0_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7812 " "Parameter \"clk0_multiply_by\" = \"7812\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_com " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_com\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509286 ""}  } { { "pll_com.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_com.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020509286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_com_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_com_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_com_altpll " "Found entity 1: pll_com_altpll" {  } { { "db/pll_com_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_com_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020509349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020509349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_com_altpll pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated " "Elaborating entity \"pll_com_altpll\" for hierarchy \"pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "MOD_COMP.v" "my_clock_gen" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509411 ""}  } { { "clock_generator.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020509411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "MOD_COMP.v" "cfg" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "MOD_COMP.v" "codec" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020509755 ""}  } { { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020509755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o441 " "Found entity 1: scfifo_o441" {  } { { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020509802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020509802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o441 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated " "Elaborating entity \"scfifo_o441\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bs31 " "Found entity 1: a_dpfifo_bs31" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020509833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020509833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bs31 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo " "Elaborating entity \"a_dpfifo_bs31\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\"" {  } { { "db/scfifo_o441.tdf" "dpfifo" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020509895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020509895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\"" {  } { { "db/a_dpfifo_bs31.tdf" "FIFOram" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020509973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020509973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bs31.tdf" "almost_full_comparer" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_bs31.tdf" "three_comparison" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020509989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020510036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020510036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bs31.tdf" "rd_ptr_msb" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020510052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020510098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020510098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_bs31.tdf" "usedw_counter" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020510114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020510161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020510161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_bs31.tdf" "wr_ptr" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020510176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020510411 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1654020510958 "|MOD_COMP|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eb24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eb24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eb24 " "Found entity 1: altsyncram_eb24" {  } { { "db/altsyncram_eb24.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_eb24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020513207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020513207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020513566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020513566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020513738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020513738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020514035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020514035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020514129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020514129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020514285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020514285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020514504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020514504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020514582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020514582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020514707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020514707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020514785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020514785 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020515363 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654020515456 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.31.20:08:39 Progress: Loading sld66966fa3/alt_sld_fab_wrapper_hw.tcl " "2022.05.31.20:08:39 Progress: Loading sld66966fa3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020519081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020521190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020521315 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020522857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020522951 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020523045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020523170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020523170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020523170 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654020523857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66966fa3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld66966fa3/alt_sld_fab.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020524076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020524076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020524154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020524154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020524169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020524169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020524232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020524232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020524326 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020524326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020524326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/ip/sld66966fa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020524388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020524388 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 37 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 67 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 97 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 127 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 157 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 187 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 217 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 247 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 277 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 307 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 337 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 367 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 397 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 427 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 457 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 487 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 517 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 547 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 577 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 607 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 637 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 667 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 697 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 727 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 37 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 67 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 97 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 127 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 157 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 187 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 217 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_9tb1.tdf" 247 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_SYNC_FIFO.v" 153 0 0 } } { "Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/Altera_UP_Audio_In_Deserializer.v" 219 0 0 } } { "audio_codec.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/audio_codec.v" 238 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 221 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020525450 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1654020525450 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1654020525450 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|ROM:ROM0\|ROM " "RAM logic \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|ROM:ROM0\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.v" "ROM" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/ROM.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1654020526060 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654020526060 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 17 C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/MOD_COMP.ram0_ROM_8a37aa91.hdl.mif " "Memory depth (32) in the design file differs from memory depth (17) in the Memory Initialization File \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/MOD_COMP.ram0_ROM_8a37aa91.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1654020526075 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif " "Parameter INIT_FILE set to db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif " "Parameter INIT_FILE set to db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1654020526575 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1654020526575 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654020526575 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|Mult2\"" {  } { { "DP_MOD.v" "Mult2" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|Mult0\"" {  } { { "DP_MOD.v" "Mult0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|Mult1\"" {  } { { "DP_MOD.v" "Mult1" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020526575 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|Mult0\"" {  } { { "MULT_ACC.v" "Mult0" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020526575 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654020526575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020526606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|DDS:D1\|rom_mem_DDS:rom_sin\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MOD_COMP.ram0_rom_mem_DDS_b88dd272.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526606 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020526606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j71 " "Found entity 1: altsyncram_1j71" {  } { { "db/altsyncram_1j71.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_1j71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020526684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020526684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020526872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"DP_COMPLETMOD:U1\|DDS_test:DDS\|rom_mem:rom_sin\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MOD_COMP.ram0_rom_mem_6cff8678.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020526872 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020526872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k671 " "Found entity 1: altsyncram_k671" {  } { { "db/altsyncram_k671.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/altsyncram_k671.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020526934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020526934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult2\"" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020527200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult2 " "Instantiated megafunction \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527200 ""}  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020527200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_56t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020527263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020527263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult0\"" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020527294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult0 " "Instantiated megafunction \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527294 ""}  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020527294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_66t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020527372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020527372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult1\"" {  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 106 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020527403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult1 " "Instantiated megafunction \"DP_COMPLETMOD:U1\|DP_MOD:data_path\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527403 ""}  } { { "DP_MOD.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/DP_MOD.v" 106 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020527403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|lpm_mult:Mult0\"" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020527450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|lpm_mult:Mult0 " "Instantiated megafunction \"DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654020527450 ""}  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654020527450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/mult_86t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654020527512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020527512 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654020527887 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A GND " "Pin \"ADC_OEB_A\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B GND " "Pin \"ADC_OEB_B\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[0\] GND " "Pin \"DAC_B\[0\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[1\] GND " "Pin \"DAC_B\[1\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[2\] GND " "Pin \"DAC_B\[2\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[3\] GND " "Pin \"DAC_B\[3\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[4\] GND " "Pin \"DAC_B\[4\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[5\] GND " "Pin \"DAC_B\[5\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[6\] GND " "Pin \"DAC_B\[6\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[7\] GND " "Pin \"DAC_B\[7\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[8\] GND " "Pin \"DAC_B\[8\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[9\] GND " "Pin \"DAC_B\[9\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[10\] GND " "Pin \"DAC_B\[10\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[11\] GND " "Pin \"DAC_B\[11\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[12\] GND " "Pin \"DAC_B\[12\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_B\[13\] GND " "Pin \"DAC_B\[13\]\" is stuck at GND" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_B[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654020528278 "|MOD_COMP|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654020528278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020528403 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654020529778 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 38 98 0 0 60 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 38 of its 98 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 60 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1654020531996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654020532058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654020532058 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[0\] " "No output dependent on input pin \"ADC_DA\[0\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[1\] " "No output dependent on input pin \"ADC_DA\[1\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[2\] " "No output dependent on input pin \"ADC_DA\[2\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[3\] " "No output dependent on input pin \"ADC_DA\[3\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[4\] " "No output dependent on input pin \"ADC_DA\[4\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[5\] " "No output dependent on input pin \"ADC_DA\[5\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[6\] " "No output dependent on input pin \"ADC_DA\[6\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[7\] " "No output dependent on input pin \"ADC_DA\[7\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[8\] " "No output dependent on input pin \"ADC_DA\[8\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[9\] " "No output dependent on input pin \"ADC_DA\[9\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[10\] " "No output dependent on input pin \"ADC_DA\[10\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[11\] " "No output dependent on input pin \"ADC_DA\[11\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[12\] " "No output dependent on input pin \"ADC_DA\[12\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DA\[13\] " "No output dependent on input pin \"ADC_DA\[13\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[0\] " "No output dependent on input pin \"ADC_DB\[0\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[1\] " "No output dependent on input pin \"ADC_DB\[1\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[2\] " "No output dependent on input pin \"ADC_DB\[2\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[3\] " "No output dependent on input pin \"ADC_DB\[3\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[4\] " "No output dependent on input pin \"ADC_DB\[4\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[5\] " "No output dependent on input pin \"ADC_DB\[5\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[6\] " "No output dependent on input pin \"ADC_DB\[6\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[7\] " "No output dependent on input pin \"ADC_DB\[7\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[8\] " "No output dependent on input pin \"ADC_DB\[8\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[9\] " "No output dependent on input pin \"ADC_DB\[9\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[10\] " "No output dependent on input pin \"ADC_DB\[10\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[11\] " "No output dependent on input pin \"ADC_DB\[11\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[12\] " "No output dependent on input pin \"ADC_DB\[12\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DB\[13\] " "No output dependent on input pin \"ADC_DB\[13\]\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654020532449 "|MOD_COMP|ADC_DB[13]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654020532449 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3438 " "Implemented 3438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654020532464 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654020532464 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1654020532464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3192 " "Implemented 3192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654020532464 ""} { "Info" "ICUT_CUT_TM_RAMS" "129 " "Implemented 129 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654020532464 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1654020532464 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1654020532464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654020532464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654020532511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 20:08:52 2022 " "Processing ended: Tue May 31 20:08:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654020532511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654020532511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654020532511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654020532511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654020533870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654020533870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 20:08:53 2022 " "Processing started: Tue May 31 20:08:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654020533870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654020533870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MOD_COMP -c MOD_COMP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MOD_COMP -c MOD_COMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654020533870 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1654020534042 ""}
{ "Info" "0" "" "Project  = MOD_COMP" {  } {  } 0 0 "Project  = MOD_COMP" 0 0 "Fitter" 0 0 1654020534042 ""}
{ "Info" "0" "" "Revision = MOD_COMP" {  } {  } 0 0 "Revision = MOD_COMP" 0 0 "Fitter" 0 0 1654020534042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654020534167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654020534167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MOD_COMP EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"MOD_COMP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654020534292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654020534355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654020534355 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|wire_pll1_clk\[0\] 48 25 0 0 " "Implementing clock multiplication of 48, clock division of 25, and phase shift of 0 degrees (0 ps) for pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1654020534401 ""}  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1654020534401 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll Cyclone IV E PLL " "Implemented PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1654020534401 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1654020534401 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_com_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_com_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1654020534401 ""}  } { { "db/pll_com_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_com_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1654020534401 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|ram_block1a23 " "Atom \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_9tb1:FIFOram\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1654020534417 "|MOD_COMP|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a23"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1654020534417 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654020534683 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654020535073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654020535073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654020535073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654020535073 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654020535073 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 9480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654020535073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 9482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654020535073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 9484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654020535073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 9486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654020535073 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 9488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654020535073 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654020535073 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654020535089 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654020535620 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 101 " "No exact pin location assignment(s) for 14 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654020536354 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 and the PLL pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 and PLL pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 48 " "The value of the parameter \"M\" for the PLL atom pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 is 48" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 and PLL pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 and PLL pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 8000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 is 8000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 and PLL pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 14764 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 is 14764" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 and PLL pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 31996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 is 31996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1654020536385 ""}  } { { "db/pll_com_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_com_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 80 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1654020536385 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 173 0 0 } } { "db/pll_com_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_com_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1654020536417 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654020536792 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1654020536792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1654020536792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1654020536792 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1654020536792 ""}
{ "Info" "ISTA_SDC_FOUND" "MOD_COMP.sdc " "Reading SDC File: 'MOD_COMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1654020536807 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654020536823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654020536823 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} " "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654020536823 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1654020536823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1654020536823 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1654020536823 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1654020536823 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "Node: DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|dout\[15\] DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "Latch DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|dout\[15\] is being clocked by DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654020536823 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654020536823 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register read CLOCK2_50 " "Register read is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654020536823 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1654020536823 "|MOD_COMP|CLOCK2_50"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1654020536854 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1654020536854 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1654020536854 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1654020536854 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654020536854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654020536854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654020536854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clock_m " "  20.000      clock_m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654020536854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.416 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.416 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654020536854 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1654020536854 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1654020536854 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654020537057 ""}  } { { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 9459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654020537057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654020537057 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654020537057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll_com:pll_inst2\|altpll:altpll_component\|pll_com_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654020537057 ""}  } { { "db/pll_com_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_com_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654020537057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654020537057 ""}  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654020537057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654020537057 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 6359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654020537057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "Automatically promoted node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[33\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[33\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[32\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[32\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[31\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[31\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[30\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[30\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[29\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[29\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[28\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[28\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[27\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[27\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[26\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[26\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[25\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[25\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[24\] " "Destination node DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|mult_res_reg\[24\]" {  } { { "MULT_ACC.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MULT_ACC.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654020537057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654020537057 ""}  } { { "CONTROL.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/CONTROL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 1517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654020537057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 8063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 8077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 6962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654020537057 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654020537057 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 7549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654020537057 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654020537526 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654020537526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654020537526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654020537541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654020537541 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654020537557 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654020537744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "98 Embedded multiplier block " "Packed 98 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1654020537744 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 Embedded multiplier output " "Packed 53 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1654020537744 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 I/O Output Buffer " "Packed 14 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1654020537744 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "3 " "Created 3 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1654020537744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654020537744 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654020537776 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654020537776 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654020537776 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 46 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654020537776 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654020537776 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654020537776 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654020537776 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 26 39 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 26 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654020537776 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 31 27 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654020537776 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 19 53 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654020537776 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 4 67 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654020537776 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654020537776 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654020537776 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 clk\[0\] DAC_WRT_B~output " "PLL \"pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_WRT_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 167 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654020537838 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 clk\[0\] DAC_WRT_A~output " "PLL \"pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_WRT_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 167 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654020537838 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 clk\[0\] DAC_CLK_B~output " "PLL \"pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLK_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 167 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654020537838 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 clk\[0\] DAC_CLK_A~output " "PLL \"pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"DAC_CLK_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 167 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654020537838 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 clk\[0\] ADC_CLK_B~output " "PLL \"pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ADC_CLK_B~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 167 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654020537838 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1 clk\[0\] ADC_CLK_A~output " "PLL \"pll_mod:pll_inst1\|altpll:altpll_component\|pll_mod_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ADC_CLK_A~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_mod_altpll.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/db/pll_mod_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_mod.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/pll_mod.v" 100 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 167 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654020537838 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll clk\[0\] AUD_XCK~output " "PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clock_generator.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/clock_generator.v" 134 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 195 0 0 } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1654020537838 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[0\] " "Node \"DAC_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[10\] " "Node \"DAC_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[11\] " "Node \"DAC_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[12\] " "Node \"DAC_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[13\] " "Node \"DAC_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[1\] " "Node \"DAC_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[2\] " "Node \"DAC_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[3\] " "Node \"DAC_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[4\] " "Node \"DAC_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[5\] " "Node \"DAC_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[6\] " "Node \"DAC_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[7\] " "Node \"DAC_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[8\] " "Node \"DAC_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[9\] " "Node \"DAC_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654020538401 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1654020538401 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654020538401 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654020538401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654020540853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654020541572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654020541619 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654020549601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654020549601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654020550195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654020554319 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654020554319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654020556240 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654020556240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654020556256 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.61 " "Total time spent on timing analysis during the Fitter is 2.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654020556412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654020556459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654020556849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654020556849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654020557349 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654020558427 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654020559333 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654020559364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654020559364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654020559364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654020559364 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "MOD_COMP.v" "" { Text "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/MOD_COMP.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1654020559364 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1654020559364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/output_files/MOD_COMP.fit.smsg " "Generated suppressed messages file C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/output_files/MOD_COMP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654020559630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 67 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5794 " "Peak virtual memory: 5794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654020560833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 20:09:20 2022 " "Processing ended: Tue May 31 20:09:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654020560833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654020560833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654020560833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654020560833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654020562051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654020562051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 20:09:21 2022 " "Processing started: Tue May 31 20:09:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654020562051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654020562051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MOD_COMP -c MOD_COMP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MOD_COMP -c MOD_COMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654020562051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654020562520 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654020565191 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654020565285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654020565754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 20:09:25 2022 " "Processing ended: Tue May 31 20:09:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654020565754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654020565754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654020565754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654020565754 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654020566363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654020567113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654020567113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 20:09:26 2022 " "Processing started: Tue May 31 20:09:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654020567113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020567113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MOD_COMP -c MOD_COMP " "Command: quartus_sta MOD_COMP -c MOD_COMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020567113 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1654020567269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020567909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020567909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020567956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020567956 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568456 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1654020568534 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1654020568534 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1654020568534 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568534 ""}
{ "Info" "ISTA_SDC_FOUND" "MOD_COMP.sdc " "Reading SDC File: 'MOD_COMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568550 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654020568550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654020568550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} " "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654020568550 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568550 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1654020568565 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568565 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "Node: DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|dout\[15\] DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "Latch DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|dout\[15\] is being clocked by DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654020568565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568565 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register read CLOCK2_50 " "Register read is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654020568565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568565 "|MOD_COMP|CLOCK2_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568581 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1654020568581 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568581 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1654020568581 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1654020568597 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1654020568690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.622 " "Worst-case setup slack is -8.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.622           -1655.450 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.622           -1655.450 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.103             -11.922 clock_m  " "   -4.103             -11.922 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.763               0.000 n/a  " "    1.763               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.094               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.094               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.432               0.000 altera_reserved_tck  " "   42.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 clock_m  " "    0.391               0.000 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.426               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 altera_reserved_tck  " "    0.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.442               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.533               0.000 n/a  " "    1.533               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.293 " "Worst-case recovery slack is 95.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.293               0.000 altera_reserved_tck  " "   95.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.118 " "Worst-case removal slack is 1.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118               0.000 altera_reserved_tck  " "    1.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.753 " "Worst-case minimum pulse width slack is 4.753" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.753               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.753               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 clock_m  " "    9.695               0.000 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.664               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.664               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.436               0.000 altera_reserved_tck  " "   49.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020568737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568737 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020568862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020568862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020568862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020568862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.468 ns " "Worst Case Available Settling Time: 18.468 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020568862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020568862 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568862 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1654020568878 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020568893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569456 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1654020569643 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569643 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "Node: DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|dout\[15\] DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "Latch DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|dout\[15\] is being clocked by DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654020569659 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569659 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register read CLOCK2_50 " "Register read is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654020569659 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569659 "|MOD_COMP|CLOCK2_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569659 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1654020569659 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1654020569706 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.730 " "Worst-case setup slack is -7.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.730           -1482.864 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.730           -1482.864 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.193             -12.224 clock_m  " "   -4.193             -12.224 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.988               0.000 n/a  " "    1.988               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.447               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.447               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569706 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.895               0.000 altera_reserved_tck  " "   42.895               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569706 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clock_m  " "    0.376               0.000 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.391               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.391               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 altera_reserved_tck  " "    0.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 n/a  " "    1.333               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.676 " "Worst-case recovery slack is 95.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.676               0.000 altera_reserved_tck  " "   95.676               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.019 " "Worst-case removal slack is 1.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.019               0.000 altera_reserved_tck  " "    1.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.782 " "Worst-case minimum pulse width slack is 4.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.782               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.782               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.704               0.000 clock_m  " "    9.704               0.000 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.675               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.675               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.285               0.000 altera_reserved_tck  " "   49.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020569753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569753 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020569909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020569909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020569909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020569909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.480 ns " "Worst Case Available Settling Time: 18.480 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020569909 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020569909 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020569909 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1654020569924 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\] " "No clocks found on or feeding the specified source node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1654020570081 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "Node: DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|dout\[15\] DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "Latch DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|MULT_ACC:MULT_ACC0\|dout\[15\] is being clocked by DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654020570081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570081 "|MOD_COMP|DP_COMPLETMOD:U1|SEC_FILTER:CIC_comp|CONTROL:CONTROL0|ce_Acc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK2_50 " "Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register read CLOCK2_50 " "Register read is being clocked by CLOCK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1654020570081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570081 "|MOD_COMP|CLOCK2_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570096 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1654020570096 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570096 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1654020570112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.581 " "Worst-case setup slack is -3.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.581            -708.174 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.581            -708.174 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.678              -4.801 clock_m  " "   -1.678              -4.801 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.402               0.000 n/a  " "    3.402               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.870               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.870               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.926               0.000 altera_reserved_tck  " "   46.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clock_m  " "    0.130               0.000 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.146               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 n/a  " "    0.252               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.720 " "Worst-case recovery slack is 97.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.720               0.000 altera_reserved_tck  " "   97.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.488 " "Worst-case removal slack is 0.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 altera_reserved_tck  " "    0.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.960 " "Worst-case minimum pulse width slack is 4.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.960               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.960               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clock_m  " "    9.371               0.000 clock_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.772               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.772               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.283               0.000 altera_reserved_tck  " "   49.283               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654020570159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020570331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020570331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020570331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020570331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.283 ns " "Worst Case Available Settling Time: 19.283 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020570331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654020570331 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654020570846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 20:09:30 2022 " "Processing ended: Tue May 31 20:09:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654020570846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654020570846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654020570846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020570846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654020572049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654020572049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 20:09:31 2022 " "Processing started: Tue May 31 20:09:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654020572049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654020572049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MOD_COMP -c MOD_COMP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MOD_COMP -c MOD_COMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1654020572049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1654020572830 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MOD_COMP_8_1200mv_85c_slow.vo C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/ simulation " "Generated file MOD_COMP_8_1200mv_85c_slow.vo in folder \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654020573955 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MOD_COMP_8_1200mv_0c_slow.vo C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/ simulation " "Generated file MOD_COMP_8_1200mv_0c_slow.vo in folder \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654020574361 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MOD_COMP_min_1200mv_0c_fast.vo C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/ simulation " "Generated file MOD_COMP_min_1200mv_0c_fast.vo in folder \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654020574751 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MOD_COMP.vo C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/ simulation " "Generated file MOD_COMP.vo in folder \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654020575142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MOD_COMP_8_1200mv_85c_v_slow.sdo C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/ simulation " "Generated file MOD_COMP_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654020575439 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MOD_COMP_8_1200mv_0c_v_slow.sdo C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/ simulation " "Generated file MOD_COMP_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654020575720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MOD_COMP_min_1200mv_0c_v_fast.sdo C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/ simulation " "Generated file MOD_COMP_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654020575985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MOD_COMP_v.sdo C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/ simulation " "Generated file MOD_COMP_v.sdo in folder \"C:/Users/gsandar/Documents/GitHub/PSFPGA/Practica6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1654020576298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654020577423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 20:09:37 2022 " "Processing ended: Tue May 31 20:09:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654020577423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654020577423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654020577423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654020577423 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 194 s " "Quartus Prime Full Compilation was successful. 0 errors, 194 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1654020578079 ""}
