###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        92779   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        76616   # Number of read row buffer hits
num_read_cmds                  =        92779   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16167   # Number of ACT commands
num_pre_cmds                   =        16155   # Number of PRE commands
num_ondemand_pres              =         2971   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6600062   # Cyles of rank active rank.0
rank_active_cycles.1           =      6076496   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3399938   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3923504   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        83608   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          281   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           40   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           24   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           26   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           15   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8740   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        50001   # Read request latency (cycles)
read_latency[40-59]            =        22222   # Read request latency (cycles)
read_latency[60-79]            =         7105   # Read request latency (cycles)
read_latency[80-99]            =         1851   # Read request latency (cycles)
read_latency[100-119]          =         1266   # Read request latency (cycles)
read_latency[120-139]          =          996   # Read request latency (cycles)
read_latency[140-159]          =          689   # Read request latency (cycles)
read_latency[160-179]          =          722   # Read request latency (cycles)
read_latency[180-199]          =          620   # Read request latency (cycles)
read_latency[200-]             =         7307   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.74085e+08   # Read energy
act_energy                     =  4.42329e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.63197e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.88328e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.11844e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.79173e+09   # Active standby energy rank.1
average_read_latency           =      75.7052   # Average read request latency (cycles)
average_interarrival           =      107.764   # Average request interarrival latency (cycles)
total_energy                   =  1.25484e+10   # Total energy (pJ)
average_power                  =      1254.84   # Average power (mW)
average_bandwidth              =     0.791714   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        86525   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        71237   # Number of read row buffer hits
num_read_cmds                  =        86525   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15295   # Number of ACT commands
num_pre_cmds                   =        15280   # Number of PRE commands
num_ondemand_pres              =         3164   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6269012   # Cyles of rank active rank.0
rank_active_cycles.1           =      6261514   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3730988   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3738486   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        77242   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          344   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           88   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           35   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           26   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           18   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           17   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           11   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8726   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        49368   # Read request latency (cycles)
read_latency[40-59]            =        20325   # Read request latency (cycles)
read_latency[60-79]            =         6629   # Read request latency (cycles)
read_latency[80-99]            =         1730   # Read request latency (cycles)
read_latency[100-119]          =         1383   # Read request latency (cycles)
read_latency[120-139]          =         1047   # Read request latency (cycles)
read_latency[140-159]          =          533   # Read request latency (cycles)
read_latency[160-179]          =          481   # Read request latency (cycles)
read_latency[180-199]          =          469   # Read request latency (cycles)
read_latency[200-]             =         4560   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.48869e+08   # Read energy
act_energy                     =  4.18471e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79087e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.79447e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.91186e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.90718e+09   # Active standby energy rank.1
average_read_latency           =      58.3463   # Average read request latency (cycles)
average_interarrival           =      115.553   # Average request interarrival latency (cycles)
total_energy                   =  1.24998e+10   # Total energy (pJ)
average_power                  =      1249.98   # Average power (mW)
average_bandwidth              =     0.738347   # Average bandwidth
