#composite_of_512b = #util.composite<512xi8, [
    dense<"0x0000803F12F93F3F9AF50F3F9BE8D73E9BE8A13E23D4723E8718363E778D083ECDCCCC3D0D94993DC155663D15BA2C3DE286013D4E43C23C39AD913CF27B5A3C09D7233CAEB9F53B9A44B83B752E8A3B323E4F3B0D691B3B2815E93A8EC9AE3A6E12833A8A94443A146A133A2217DD3960CBA5390DA8783953773A396CD40B390000803F12F93F3F9AF50F3F9BE8D73E9BE8A13E23D4723E8718363E778D083ECDCCCC3D0D94993DC155663D15BA2C3DE286013D4E43C23C39AD913CF27B5A3C09D7233CAEB9F53B9A44B83B752E8A3B323E4F3B0D691B3B2815E93A8EC9AE3A6E12833A8A94443A146A133A2217DD3960CBA5390DA8783953773A396CD40B390000803F12F93F3F9AF50F3F9BE8D73E9BE8A13E23D4723E8718363E778D083ECDCCCC3D0D94993DC155663D15BA2C3DE286013D4E43C23C39AD913CF27B5A3C09D7233CAEB9F53B9A44B83B752E8A3B323E4F3B0D691B3B2815E93A8EC9AE3A6E12833A8A94443A146A133A2217DD3960CBA5390DA8783953773A396CD40B390000803F12F93F3F9AF50F3F9BE8D73E9BE8A13E23D4723E8718363E778D083ECDCCCC3D0D94993DC155663D15BA2C3DE286013D4E43C23C39AD913CF27B5A3C09D7233CAEB9F53B9A44B83B752E8A3B323E4F3B0D691B3B2815E93A8EC9AE3A6E12833A8A94443A146A133A2217DD3960CBA5390DA8783953773A396CD40B39"> : tensor<4x4x1x8x1xf32>,
]>
#executable_target_embedded_elf_x86_64 = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "znver3", cpu_features = "+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,-amx-fp8,+xsaves,-avx512fp16,-usermsr,-sm4,-egpr,+sse4.1,-avx512ifma,+xsave,+sse4.2,-tsxldtrk,-sm3,-ptwrite,-widekl,-movrs,+invpcid,+64bit,+xsavec,-avx10.1-512,-avx512vpopcntdq,+cmov,-avx512vp2intersect,-avx512cd,+movbe,-avxvnniint8,-ccmp,-amx-int8,-kl,-avx10.1-256,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,-avx512vl,-uintr,-cf,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,-avx10.2-256,-gfni,-avxvnniint16,-amx-fp16,-zu,-ndd,+xsaveopt,+rdrnd,-avx512f,-amx-bf16,-avx512bf16,-avx512vnni,-push2pop2,+cx8,-avx512bw,+sse3,+pku,-nf,-amx-tf32,-amx-avx512,+fsgsbase,+clzero,+mwaitx,-lwp,+lzcnt,+sha,-movdir64b,-ppx,+wbnoinvd,-enqcmd,-amx-transpose,-avx10.2-512,-avxneconvert,-tbm,-pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,-avx512bitalg,+rdpru,+clwb,+mmx,+sse2,+rdseed,-avx512vbmi2,-prefetchi,-amx-movrs,+rdpid,-fma4,-avx512vbmi,+shstk,+vaes,-waitpkg,-sgx,+fxsr,-avx512dq,+sse4a", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, max_stack_allocation_size = 32768 : i64, native_vector_size = 32 : i64, target_triple = "x86_64-unknown-unknown-eabi-elf"}>
#map = affine_map<(d0, d1) -> (d0)>
#map1 = affine_map<(d0, d1) -> (d0, d1)>
#map2 = affine_map<(d0) -> (d0)>
#map3 = affine_map<(d0, d1) -> (d1)>
#map4 = affine_map<(d0, d1, d2) -> (d0, d1)>
#map5 = affine_map<(d0, d1, d2) -> (d0, d1, d2)>
#map6 = affine_map<(d0, d1, d2, d3) -> (d0, d2, d3)>
#map7 = affine_map<(d0, d1, d2, d3) -> (d1, d2, d3)>
#map8 = affine_map<(d0, d1, d2, d3) -> (d0, d1)>
#map9 = affine_map<(d0, d1, d2, d3, d4) -> (d0, d1, d2, d4)>
#map10 = affine_map<(d0, d1, d2, d3, d4) -> (d1, d4)>
#map11 = affine_map<(d0, d1, d2, d3, d4) -> (d0, d1, d2, d3, d4)>
#map12 = affine_map<(d0, d1, d2, d3) -> (d0, d1, d2, d3)>
#map13 = affine_map<(d0, d1, d2, d3) -> (d0, d2, d1, d3)>
#map14 = affine_map<(d0, d1, d2, d3, d4) -> (d0, d2, d1, d4)>
#map15 = affine_map<(d0, d1, d2, d3, d4) -> (d2, d4)>
#map16 = affine_map<(d0, d1, d2, d3, d4, d5, d6) -> (d0, d1, d2, d3, d5)>
#map17 = affine_map<(d0, d1, d2, d3, d4, d5, d6) -> (d0, d6, d1, d5)>
#map18 = affine_map<(d0, d1, d2, d3, d4, d5, d6) -> (d0, d6, d1, d4)>
#map19 = affine_map<(d0, d1, d2, d3, d4, d5, d6) -> ()>
#map20 = affine_map<(d0, d1, d2, d3, d4, d5, d6) -> (d0, d1, d2, d3, d6)>
#map21 = affine_map<(d0, d1, d2, d3, d4, d5, d6) -> (d0, d1, d2, d3, d4)>
#map22 = affine_map<(d0, d1, d2, d3, d4) -> (d0, d3, d1, d2, d4)>
#map23 = affine_map<(d0, d1, d2, d3) -> (d0, d1, d3)>
#map24 = affine_map<(d0, d1, d2, d3) -> (d0, d3)>
#map25 = affine_map<(d0, d1, d2, d3, d4, d5) -> (d0, d3, d1, d4, d5)>
#map26 = affine_map<(d0, d1, d2, d3, d4, d5) -> (d0, d1, d2, d3, d4, d5)>
#map27 = affine_map<(d0, d1, d2, d3, d4, d5) -> (d0, d4, d1, d5, d3)>
#map28 = affine_map<(d0, d1, d2, d3) -> (d0, d2)>
#map29 = affine_map<(d0, d1, d2, d3) -> (d0, d3, d2)>
#map30 = affine_map<(d0, d1, d2, d3) -> ()>
#pipeline_layout = #hal.pipeline.layout<constants = 1, bindings = [#hal.pipeline.binding<storage_buffer, ReadOnly>, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout1 = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout2 = #hal.pipeline.layout<constants = 1, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout3 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout4 = #hal.pipeline.layout<constants = 4, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout5 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, ReadOnly>, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout6 = #hal.pipeline.layout<constants = 5, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout7 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout8 = #hal.pipeline.layout<constants = 6, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout9 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout10 = #hal.pipeline.layout<constants = 2, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout11 = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout12 = #hal.pipeline.layout<constants = 2, bindings = [#hal.pipeline.binding<storage_buffer, ReadOnly>, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout13 = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, ReadOnly>, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout14 = #hal.pipeline.layout<constants = 1, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout15 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout16 = #hal.pipeline.layout<constants = 4, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_embedded_elf_x86_64]> : !hal.device
module @module attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  hal.executable private @prefill_bs4$async_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_0_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_0_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 32768, umax = 32768, udiv = 32768>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64x1x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<32000x64x1xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 0, 0], sizes = [32000, 64, 1, 1], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64x1x17xi16>> -> tensor<32000x64x1xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [32000, 64, 1], strides = [1, 1, 1] : tensor<32000x64x1xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<32000x64x1xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_1 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_1_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_1_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 4096000, umax = 4096000, udiv = 4096000>, <umin = 4096000, umax = 4096000, udiv = 4096000>, <umin = 4096000, umax = 4096000, udiv = 4096000>, <umin = 4128768, umax = 4128768, udiv = 4128768>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<32000x64x16xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 1], sizes = [32000, 64, 16], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64x17xi16>> -> tensor<32000x64x16xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [32000, 64, 16], strides = [1, 1, 1] : tensor<32000x64x16xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<32000x64x16xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_2 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_2_elementwise_2048000x32_f16xi8xf16 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_2_elementwise_2048000x32_f16xi8xf16() {
          %c0 = arith.constant 0 : index
          %c4096000 = arith.constant 4096000 : index
          %c69632000 = arith.constant 69632000 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048000xf16>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c4096000) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048000x32xi8>>
          %2 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(1) alignment(64) offset(%c69632000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048000x32xf16>>
          %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [2048000], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048000xf16>> -> tensor<2048000xf16>
          %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0, 0], sizes = [2048000, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048000x32xi8>> -> tensor<2048000x32xi8>
          %5 = tensor.empty() : tensor<2048000x32xf16>
          %6 = linalg.generic {indexing_maps = [#map, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%3, %4 : tensor<2048000xf16>, tensor<2048000x32xi8>) outs(%5 : tensor<2048000x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %7 = arith.sitofp %in_0 : i8 to f16
            %8 = arith.mulf %in, %7 : f16
            linalg.yield %8 : f16
          } -> tensor<2048000x32xf16>
          iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [2048000, 32], strides = [1, 1] : tensor<2048000x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048000x32xf16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_3 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_3_elementwise_broadcast_Dx2048_i64xf16 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_3_elementwise_broadcast_Dx2048_i64xf16() {
          %c32 = arith.constant 32 : index
          %c69632000 = arith.constant 69632000 : index
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 128, umax = 8064, udiv = 128> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c69632000) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x2048xf16>>
          %4 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%4}
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%4}
          %7 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0], sizes = [32000, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x2048xf16>> -> tensor<32000x2048xf16>
          %8 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0], sizes = [%4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%4} -> tensor<?xi64>
          %9 = tensor.empty(%4) : tensor<?x2048xf16>
          %10 = linalg.generic {indexing_maps = [#map, #map1], iterator_types = ["parallel", "parallel"]} ins(%8 : tensor<?xi64>) outs(%9 : tensor<?x2048xf16>) {
          ^bb0(%in: i64, %out: f16):
            %11 = linalg.index 1 : index
            %12 = arith.remsi %11, %c32 : index
            %13 = arith.divsi %11, %c32 : index
            %14 = arith.index_cast %in : i64 to index
            %15 = arith.muli %13, %c32 overflow<nsw> : index
            %16 = arith.addi %12, %15 : index
            %extracted = tensor.extract %7[%14, %16] : tensor<32000x2048xf16>
            linalg.yield %extracted : f16
          } -> tensor<?x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %10, %6, offsets = [0, 0], sizes = [%4, 2048], strides = [1, 1] : tensor<?x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%4}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_4 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_4_elementwise_D_f16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_4_elementwise_D_f16xf32() {
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3[<umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>], 
              %4<umin = 202276864, umax = 299794432>, 
              %5<umin = 262144, umax = 16515072, udiv = 262144>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xf32>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xf16>>{%7} -> tensor<?xf16>
          %11 = tensor.empty(%7) : tensor<?xf32>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xf16>) outs(%11 : tensor<?xf32>) {
          ^bb0(%in: f16, %out: f32):
            %13 = arith.extf %in : f16 to f32
            linalg.yield %13 : f32
          } -> tensor<?xf32>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xf32>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_5 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_5_reduction_Dx2048_f32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_5_reduction_Dx2048_f32() {
          %c2_i64 = arith.constant 2 : i64
          %cst = arith.constant 0.000000e+00 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3[<umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>], 
              %4<umin = 203325440, umax = 365854720>, 
              %5<umin = 128, umax = 8064, udiv = 128>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xf32>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0], sizes = [%7, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf16>>{%7} -> tensor<?x2048xf16>
          %11 = tensor.empty(%7) : tensor<?xf32>
          %12 = linalg.fill ins(%cst : f32) outs(%11 : tensor<?xf32>) -> tensor<?xf32>
          %13 = tensor.empty(%7) : tensor<?x2048xf32>
          %14 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%10 : tensor<?x2048xf16>) outs(%13 : tensor<?x2048xf32>) {
          ^bb0(%in: f16, %out: f32):
            %16 = arith.extf %in : f16 to f32
            linalg.yield %16 : f32
          } -> tensor<?x2048xf32>
          %15 = linalg.generic {indexing_maps = [#map1, #map], iterator_types = ["parallel", "reduction"]} ins(%14 : tensor<?x2048xf32>) outs(%12 : tensor<?xf32>) {
          ^bb0(%in: f32, %out: f32):
            %16 = math.fpowi %in, %c2_i64 : f32, i64
            %17 = arith.addf %16, %out : f32
            linalg.yield %17 : f32
          } -> tensor<?xf32>
          iree_tensor_ext.dispatch.tensor.store %15, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xf32>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_6 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16() {
          %cst = arith.constant 9.99999974E-6 : f32
          %cst_0 = arith.constant 2.048000e+03 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4<umin = 202276864, umax = 299794432>, 
              %5<umin = 203325440, umax = 365854720>, 
              %6[<umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 200704000, umax = 200704000, udiv = 200704000>], 
              %7<umin = 128, umax = 8064, udiv = 128>
            : index, index, index, index
          %9 = iree_tensor_ext.dispatch.workload.ordinal %8#3, 0 : index
          %10 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf32>>{%9}
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xf32>>{%9}
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%9}
          %13 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0], sizes = [%9, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf32>>{%9} -> tensor<?x2048xf32>
          %14 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0], sizes = [%9], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xf32>>{%9} -> tensor<?xf32>
          %15 = tensor.empty(%9) : tensor<?x2048xf16>
          %16 = linalg.generic {indexing_maps = [#map1, #map, #map1], iterator_types = ["parallel", "parallel"]} ins(%13, %14 : tensor<?x2048xf32>, tensor<?xf32>) outs(%15 : tensor<?x2048xf16>) {
          ^bb0(%in: f32, %in_1: f32, %out: f16):
            %17 = arith.divf %in_1, %cst_0 : f32
            %18 = arith.addf %17, %cst : f32
            %19 = math.rsqrt %18 : f32
            %20 = arith.mulf %in, %19 : f32
            %21 = arith.truncf %20 : f32 to f16
            linalg.yield %21 : f16
          } -> tensor<?x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %16, %12, offsets = [0, 0], sizes = [%9, 2048], strides = [1, 1] : tensor<?x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%9}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_7 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16 ordinal(0) layout(#pipeline_layout5) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout5) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout5) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout5) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3[<umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 201228288, umax = 233734144>, <umin = 200704000, umax = 200704000, udiv = 200704000>, <umin = 200704000, umax = 200704000, udiv = 200704000>], 
              %4[<umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201752576, umax = 266764288>, <umin = 201228288, umax = 233734144>], 
              %5<umin = 128, umax = 8064, udiv = 128>
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout5) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048xf32>>
          %8 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout5) binding(1) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf16>>{%8}
          %10 = hal.interface.binding.subspan layout(#pipeline_layout5) binding(2) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%8}
          %11 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0], sizes = [2048], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048xf32>> -> tensor<2048xf32>
          %12 = iree_tensor_ext.dispatch.tensor.load %9, offsets = [0, 0], sizes = [%8, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf16>>{%8} -> tensor<?x2048xf16>
          %13 = tensor.empty(%8) : tensor<?x2048xf16>
          %14 = linalg.generic {indexing_maps = [#map3, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%11, %12 : tensor<2048xf32>, tensor<?x2048xf16>) outs(%13 : tensor<?x2048xf16>) {
          ^bb0(%in: f32, %in_0: f16, %out: f16):
            %15 = arith.extf %in_0 : f16 to f32
            %16 = arith.mulf %in, %15 : f32
            %17 = arith.truncf %16 : f32 to f16
            linalg.yield %17 : f16
          } -> tensor<?x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %14, %10, offsets = [0, 0], sizes = [%8, 2048], strides = [1, 1] : tensor<?x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%8}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_8 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_8_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_8_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 0, umax = 0>, <umin = 65600, umax = 65600, udiv = 65600>, <umin = 58368, umax = 58368, udiv = 58368>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 51840, umax = 51840, udiv = 51840>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x1x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048x64x1xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 0, 0], sizes = [2048, 64, 1, 1], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x1x17xi16>> -> tensor<2048x64x1xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [2048, 64, 1], strides = [1, 1, 1] : tensor<2048x64x1xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048x64x1xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_9 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_9_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_9_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 262144, umax = 262144, udiv = 262144>, <umin = 327744, umax = 327744, udiv = 327744>, <umin = 320512, umax = 320512, udiv = 320512>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 313984, umax = 313984, udiv = 313984>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048x64x16xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 1], sizes = [2048, 64, 16], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x17xi16>> -> tensor<2048x64x16xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [2048, 64, 16], strides = [1, 1, 1] : tensor<2048x64x16xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048x64x16xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_10 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c0 = arith.constant 0 : index
          %c262144 = arith.constant 262144 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 201752576, umax = 266764288>, 
              %4<umin = 201228288, umax = 233734144>, 
              %5<umin = 128, umax = 8064, udiv = 128>
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64xf16>>
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c262144) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x32xi8>>
          %9 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %10 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%9}
          %11 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%9}
          %12 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0, 0], sizes = [2048, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64xf16>> -> tensor<2048x64xf16>
          %13 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0], sizes = [2048, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x32xi8>> -> tensor<2048x64x32xi8>
          %14 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [%9, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%9} -> tensor<?x64x32xf16>
          %15 = tensor.empty() : tensor<2048x64x32xf16>
          %16 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%12, %13 : tensor<2048x64xf16>, tensor<2048x64x32xi8>) outs(%15 : tensor<2048x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %22 = arith.extsi %in_0 : i8 to i32
            %23 = arith.sitofp %22 : i32 to f16
            %24 = arith.mulf %23, %in : f16
            linalg.yield %24 : f16
          } -> tensor<2048x64x32xf16>
          %17 = tensor.empty(%9) : tensor<?x2048xf32>
          %18 = linalg.fill ins(%cst : f32) outs(%17 : tensor<?x2048xf32>) -> tensor<?x2048xf32>
          %19 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%14, %16 : tensor<?x64x32xf16>, tensor<2048x64x32xf16>) outs(%18 : tensor<?x2048xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %22 = arith.mulf %in, %in_0 : f16
            %23 = arith.extf %22 : f16 to f32
            %24 = arith.addf %23, %out : f32
            linalg.yield %24 : f32
          } -> tensor<?x2048xf32>
          %20 = tensor.empty(%9) : tensor<?x2048xf16>
          %21 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%19 : tensor<?x2048xf32>) outs(%20 : tensor<?x2048xf16>) {
          ^bb0(%in: f32, %out: f16):
            %22 = arith.truncf %in : f32 to f16
            linalg.yield %22 : f16
          } -> tensor<?x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %21, %11, offsets = [0, 0], sizes = [%9, 2048], strides = [1, 1] : tensor<?x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%9}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_11 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_11_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_11_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4522048, umax = 4522048, udiv = 4522048>, <umin = 51200, umax = 51200, udiv = 51200>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64x1x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<256x64x1xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 0, 0], sizes = [256, 64, 1, 1], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64x1x17xi16>> -> tensor<256x64x1xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [256, 64, 1], strides = [1, 1, 1] : tensor<256x64x1xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<256x64x1xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_12 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_12_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_12_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4554816, umax = 4554816, udiv = 4554816>, <umin = 83968, umax = 83968, udiv = 83968>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<256x64x16xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 1], sizes = [256, 64, 16], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64x17xi16>> -> tensor<256x64x16xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [256, 64, 16], strides = [1, 1, 1] : tensor<256x64x16xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<256x64x16xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_13 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout6) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(3) : i32
          %4 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(4) : i32
          %5 = arith.index_castui %0 : i32 to index
          %6 = arith.index_castui %1 : i32 to index
          %7 = arith.index_castui %2 : i32 to index
          %8 = arith.index_castui %3 : i32 to index
          %9 = arith.index_castui %4 : i32 to index
          %10:5 = util.assume.int 
              %5[<umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>, <umin = 4456448, umax = 4456448, udiv = 4456448>, <umin = 0, umax = 0>], 
              %6[<umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 4489216, umax = 4489216, udiv = 4489216>, <umin = 32768, umax = 32768, udiv = 32768>], 
              %7<umin = 201752576, umax = 266764288>, 
              %8[<umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>], 
              %9<umin = 128, umax = 8064, udiv = 128>
            : index, index, index, index, index
          %11 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(0) alignment(64) offset(%10#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64xf16>>
          %12 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(0) alignment(64) offset(%10#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64x32xi8>>
          %13 = iree_tensor_ext.dispatch.workload.ordinal %10#4, 0 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(0) alignment(64) offset(%10#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%13}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(1) alignment(64) offset(%10#3) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x256xf16>>{%13}
          %16 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0], sizes = [256, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64xf16>> -> tensor<256x64xf16>
          %17 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 0, 0], sizes = [256, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64x32xi8>> -> tensor<256x64x32xi8>
          %18 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 0, 0], sizes = [%13, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%13} -> tensor<?x64x32xf16>
          %19 = tensor.empty() : tensor<256x64x32xf16>
          %20 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%16, %17 : tensor<256x64xf16>, tensor<256x64x32xi8>) outs(%19 : tensor<256x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %26 = arith.extsi %in_0 : i8 to i32
            %27 = arith.sitofp %26 : i32 to f16
            %28 = arith.mulf %27, %in : f16
            linalg.yield %28 : f16
          } -> tensor<256x64x32xf16>
          %21 = tensor.empty(%13) : tensor<?x256xf32>
          %22 = linalg.fill ins(%cst : f32) outs(%21 : tensor<?x256xf32>) -> tensor<?x256xf32>
          %23 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%18, %20 : tensor<?x64x32xf16>, tensor<256x64x32xf16>) outs(%22 : tensor<?x256xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %26 = arith.mulf %in, %in_0 : f16
            %27 = arith.extf %26 : f16 to f32
            %28 = arith.addf %27, %out : f32
            linalg.yield %28 : f32
          } -> tensor<?x256xf32>
          %24 = tensor.empty(%13) : tensor<?x256xf16>
          %25 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%23 : tensor<?x256xf32>) outs(%24 : tensor<?x256xf16>) {
          ^bb0(%in: f32, %out: f16):
            %26 = arith.truncf %in : f32 to f16
            linalg.yield %26 : f16
          } -> tensor<?x256xf16>
          iree_tensor_ext.dispatch.tensor.store %25, %15, offsets = [0, 0], sizes = [%13, 256], strides = [1, 1] : tensor<?x256xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x256xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_17 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_17_elementwise_broadcast_1x1xD_f32_pack ordinal(0) layout(#pipeline_layout7) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_17_elementwise_broadcast_1x1xD_f32_pack() {
          %cst = arith.constant 0.000000e+00 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout7) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout7) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout7) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 203457024, umax = 374144512>, 
              %4<umin = 32, umax = 2016, udiv = 32>, 
              %5<umin = 4, umax = 252>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 1 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout7) binding(0) alignment(64) offset(%6#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<1x?x1x8x1xf32>>{%7}
          %9 = iree_tensor_ext.dispatch.workload.ordinal %6#1, 0 : index
          %10 = tensor.empty(%7) : tensor<1x?x1x8x1xf32>
          %11 = tensor.empty(%9) : tensor<1x1x?xf32>
          %12 = linalg.generic {indexing_maps = [#map5], iterator_types = ["parallel", "parallel", "parallel"]} outs(%11 : tensor<1x1x?xf32>) {
          ^bb0(%out: f32):
            %13 = linalg.index 2 : index
            %14 = arith.index_cast %13 : index to i64
            %15 = arith.sitofp %14 : i64 to f32
            linalg.yield %15 : f32
          } -> tensor<1x1x?xf32>
          %pack = linalg.pack %12 padding_value(%cst : f32) outer_dims_perm = [0, 2, 1] inner_dims_pos = [2, 1] inner_tiles = [8, 1] into %10 : tensor<1x1x?xf32> -> tensor<1x?x1x8x1xf32>
          iree_tensor_ext.dispatch.tensor.store %pack, %8, offsets = [0, 0, 0, 0, 0], sizes = [1, %7, 1, 8, 1], strides = [1, 1, 1, 1, 1] : tensor<1x?x1x8x1xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<1x?x1x8x1xf32>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_18 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_18_batch_mmt4d_1x4xDx1x8x8x1_f32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_18_batch_mmt4d_1x4xDx1x8x8x1_f32() {
          %cst = arith.constant 0.000000e+00 : f32
          %cst_0 = arith.constant dense<[[[[[1.000000e+00], [0.749894261], [0.562341332], [0.421696514], [0.316227764], [0.237137362], [0.177827939], [0.133352146]]], [[[1.000000e-01], [0.0749894157], [0.056234125], [0.0421696492], [0.0316227749], [0.023713734], [0.0177827943], [0.0133352149]]], [[[0.00999999884], [0.00749894138], [0.00562341232], [0.00421696389], [0.00316227647], [0.00237137382], [0.00177827943], [0.00133352145]]], [[[9.99999931E-4], [7.49894068E-4], [5.62341185E-4], [4.21696401E-4], [3.16227786E-4], [2.37137268E-4], [1.7782794E-4], [1.33352063E-4]]]]]> : tensor<1x4x1x8x1xf32>
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 203457024, umax = 374144512>, 
              %4<umin = 203457152, umax = 374152576>, 
              %5<umin = 4, umax = 252>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<1x?x1x8x1xf32>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<1x4x?x8x8xf32>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0, 0, 0], sizes = [1, %7, 1, 8, 1], strides = [1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<1x?x1x8x1xf32>>{%7} -> tensor<1x?x1x8x1xf32>
          %11 = tensor.empty(%7) : tensor<1x4x?x8x8xf32>
          %12 = linalg.fill ins(%cst : f32) outs(%11 : tensor<1x4x?x8x8xf32>) -> tensor<1x4x?x8x8xf32>
          %13 = linalg.batch_mmt4d ins(%cst_0, %10 : tensor<1x4x1x8x1xf32>, tensor<1x?x1x8x1xf32>) outs(%12 : tensor<1x4x?x8x8xf32>) -> tensor<1x4x?x8x8xf32>
          iree_tensor_ext.dispatch.tensor.store %13, %9, offsets = [0, 0, 0, 0, 0], sizes = [1, 4, %7, 8, 8], strides = [1, 1, 1, 1, 1] : tensor<1x4x?x8x8xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<1x4x?x8x8xf32>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_19 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_19_unpack_f32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_19_unpack_f32() {
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4<umin = 203457152, umax = 374152576>, 
              %5<umin = 203461248, umax = 374410624>, 
              %6<umin = 4, umax = 252>, 
              %7<umin = 32, umax = 2016, udiv = 32>
            : index, index, index, index
          %9 = iree_tensor_ext.dispatch.workload.ordinal %8#2, 0 : index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %8#3, 1 : index
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<1x4x?x8x8xf32>>{%9}
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x1x32xf32>>{%10}
          %13 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0, 0, 0, 0], sizes = [1, 4, %9, 8, 8], strides = [1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<1x4x?x8x8xf32>>{%9} -> tensor<1x4x?x8x8xf32>
          %14 = tensor.empty(%10) : tensor<?x1x32xf32>
          %unpack = linalg.unpack %13 outer_dims_perm = [1, 2, 0] inner_dims_pos = [2, 0] inner_tiles = [8, 8] into %14 : tensor<1x4x?x8x8xf32> -> tensor<?x1x32xf32>
          iree_tensor_ext.dispatch.tensor.store %unpack, %12, offsets = [0, 0, 0], sizes = [%10, 1, 32], strides = [1, 1, 1] : tensor<?x1x32xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x1x32xf32>>{%10}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_20 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_20_elementwise_D_f32xf16 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_20_elementwise_D_f32xf16() {
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4<umin = 203461248, umax = 374410624>, 
              %5<umin = 203465344, umax = 374668672>, 
              %6<umin = 1024, umax = 64512, udiv = 1024>, 
              %7<umin = 1024, umax = 64512, udiv = 1024>
            : index, index, index, index
          %9 = iree_tensor_ext.dispatch.workload.ordinal %8#2, 0 : index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %8#3, 1 : index
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xf32>>{%10}
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xf16>>{%9}
          %13 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0], sizes = [%10], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xf32>>{%10} -> tensor<?xf32>
          %14 = tensor.empty(%9) : tensor<?xf16>
          %15 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%13 : tensor<?xf32>) outs(%14 : tensor<?xf16>) {
          ^bb0(%in: f32, %out: f16):
            %16 = math.cos %in : f32
            %17 = arith.truncf %16 : f32 to f16
            linalg.yield %17 : f16
          } -> tensor<?xf16>
          iree_tensor_ext.dispatch.tensor.store %15, %12, offsets = [0], sizes = [%9], strides = [1] : tensor<?xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xf16>>{%9}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_21 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_21_elementwise_D_f32xf16 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_21_elementwise_D_f32xf16() {
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4<umin = 203461248, umax = 374410624>, 
              %5<umin = 203467392, umax = 374797696>, 
              %6<umin = 1024, umax = 64512, udiv = 1024>, 
              %7<umin = 1024, umax = 64512, udiv = 1024>
            : index, index, index, index
          %9 = iree_tensor_ext.dispatch.workload.ordinal %8#2, 0 : index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %8#3, 1 : index
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xf32>>{%10}
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xf16>>{%9}
          %13 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0], sizes = [%10], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xf32>>{%10} -> tensor<?xf32>
          %14 = tensor.empty(%9) : tensor<?xf16>
          %15 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%13 : tensor<?xf32>) outs(%14 : tensor<?xf16>) {
          ^bb0(%in: f32, %out: f16):
            %16 = math.sin %in : f32
            %17 = arith.truncf %16 : f32 to f16
            linalg.yield %17 : f16
          } -> tensor<?xf16>
          iree_tensor_ext.dispatch.tensor.store %15, %12, offsets = [0], sizes = [%9], strides = [1] : tensor<?xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xf16>>{%9}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_22 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_22_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_22_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 201228288, umax = 233734144>, 
              %4<umin = 203469440, umax = 374926720>, 
              %5<umin = 32, umax = 2016, udiv = 32>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x64xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x32x32xf16>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0, 0], sizes = [4, %7, 32, 32], strides = [1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x64xf16>>{%7} -> tensor<4x?x32x32xf16>
          iree_tensor_ext.dispatch.tensor.store %10, %9, offsets = [0, 0, 0, 0], sizes = [4, %7, 32, 32], strides = [1, 1, 1, 1] : tensor<4x?x32x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x32x32xf16>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_23 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_23_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_23_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 201228288, umax = 233734144>, 
              %4<umin = 203731584, umax = 391441792>, 
              %5<umin = 32, umax = 2016, udiv = 32>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x64xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x32x32xf16>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0, 1], sizes = [4, %7, 32, 32], strides = [1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x64xf16>>{%7} -> tensor<4x?x32x32xf16>
          iree_tensor_ext.dispatch.tensor.store %10, %9, offsets = [0, 0, 0, 0], sizes = [4, %7, 32, 32], strides = [1, 1, 1, 1] : tensor<4x?x32x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x32x32xf16>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_24 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_24_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_24_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 203325952, umax = 365886976>, 
              %4<umin = 203993728, umax = 407956864>, 
              %5<umin = 32, umax = 2016, udiv = 32>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x64xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x32xf16>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0, 0], sizes = [4, %7, 4, 32], strides = [1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x64xf16>>{%7} -> tensor<4x?x4x32xf16>
          iree_tensor_ext.dispatch.tensor.store %10, %9, offsets = [0, 0, 0, 0], sizes = [4, %7, 4, 32], strides = [1, 1, 1, 1] : tensor<4x?x4x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x32xf16>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_25 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_25_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_25_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 203325952, umax = 365886976>, 
              %4<umin = 204026496, umax = 410021248>, 
              %5<umin = 32, umax = 2016, udiv = 32>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x64xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x32xf16>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0, 1], sizes = [4, %7, 4, 32], strides = [1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x64xf16>>{%7} -> tensor<4x?x4x32xf16>
          iree_tensor_ext.dispatch.tensor.store %10, %9, offsets = [0, 0, 0, 0], sizes = [4, %7, 4, 32], strides = [1, 1, 1, 1] : tensor<4x?x4x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x32xf16>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_26 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16 ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(3) : i32
          %4 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(4) : i32
          %5 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(5) : i32
          %6 = arith.index_castui %0 : i32 to index
          %7 = arith.index_castui %1 : i32 to index
          %8 = arith.index_castui %2 : i32 to index
          %9 = arith.index_castui %3 : i32 to index
          %10 = arith.index_castui %4 : i32 to index
          %11 = arith.index_castui %5 : i32 to index
          %12 = arith.index_castui %5 : i32 to index
          %13 = arith.index_castui %5 : i32 to index
          %14:8 = util.assume.int 
              %6<umin = 203993728, umax = 407956864>, 
              %7<umin = 203465344, umax = 374668672>, 
              %8<umin = 204026496, umax = 410021248>, 
              %9<umin = 203467392, umax = 374797696>, 
              %10<umin = 203325952, umax = 365886976>, 
              %11<umin = 32, umax = 2016, udiv = 32>, 
              %12<umin = 32, umax = 2016, udiv = 32>, 
              %13<umin = 32, umax = 2016, udiv = 32>
            : index, index, index, index, index, index, index, index
          %15 = iree_tensor_ext.dispatch.workload.ordinal %14#6, 1 : index
          %16 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%14#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x32xf16>>{%14#7}
          %17 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%14#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15}
          %18 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%14#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x32xf16>>{%14#7}
          %19 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%14#3) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15}
          %20 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(1) alignment(64) offset(%14#4) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x2x32xf16>>{%15}
          %21 = iree_tensor_ext.dispatch.workload.ordinal %14#5, 0 : index
          %22 = iree_tensor_ext.dispatch.tensor.load %16, offsets = [0, 0, 0, 0], sizes = [4, %21, 4, 32], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x32xf16>>{%14#7} -> tensor<4x?x4x32xf16>
          %23 = iree_tensor_ext.dispatch.tensor.load %17, offsets = [0, 0], sizes = [%15, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15} -> tensor<?x32xf16>
          %24 = iree_tensor_ext.dispatch.tensor.load %18, offsets = [0, 0, 0, 0], sizes = [4, %21, 4, 32], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x32xf16>>{%14#7} -> tensor<4x?x4x32xf16>
          %25 = iree_tensor_ext.dispatch.tensor.load %19, offsets = [0, 0], sizes = [%15, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15} -> tensor<?x32xf16>
          %26 = tensor.empty(%15) : tensor<4x?x4x2x32xf16>
          %27 = linalg.generic {indexing_maps = [#map9, #map10, #map9, #map10, #map11], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%22, %23, %24, %25 : tensor<4x?x4x32xf16>, tensor<?x32xf16>, tensor<4x?x4x32xf16>, tensor<?x32xf16>) outs(%26 : tensor<4x?x4x2x32xf16>) {
          ^bb0(%in: f16, %in_0: f16, %in_1: f16, %in_2: f16, %out: f16):
            %28 = linalg.index 3 : index
            %29 = arith.mulf %in, %in_2 : f16
            %30 = arith.mulf %in_1, %in_0 : f16
            %31 = arith.mulf %in_1, %in_2 : f16
            %32 = arith.mulf %in, %in_0 : f16
            %33 = arith.addf %30, %29 : f16
            %34 = arith.subf %32, %31 : f16
            %35 = arith.cmpi eq, %28, %c0 : index
            %36 = arith.select %35, %34, %33 : f16
            linalg.yield %36 : f16
          } -> tensor<4x?x4x2x32xf16>
          iree_tensor_ext.dispatch.tensor.store %27, %20, offsets = [0, 0, 0, 0, 0], sizes = [4, %15, 4, 2, 32], strides = [1, 1, 1, 1, 1] : tensor<4x?x4x2x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x2x32xf16>>{%15}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_27 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_27_elementwise_D_i64 ordinal(0) layout(#pipeline_layout9) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_27_elementwise_D_i64() {
          %c44_i64 = arith.constant 44 : i64
          %c22_i64 = arith.constant 22 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout9) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout9) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout9) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout9) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout9) binding(1) alignment(64) offset(%6#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = hal.interface.binding.subspan layout(#pipeline_layout9) binding(2) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %11 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %12 = tensor.empty(%7) : tensor<?xi64>
          %13:2 = linalg.generic {indexing_maps = [#map2, #map2, #map2], iterator_types = ["parallel"]} ins(%11 : tensor<?xi64>) outs(%12, %12 : tensor<?xi64>, tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64, %out_0: i64):
            %14 = arith.muli %in, %c22_i64 : i64
            %15 = arith.muli %in, %c44_i64 : i64
            linalg.yield %14, %15 : i64, i64
          } -> (tensor<?xi64>, tensor<?xi64>)
          iree_tensor_ext.dispatch.tensor.store %13#0, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          iree_tensor_ext.dispatch.tensor.store %13#1, %10, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_28 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16() {
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3[<umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>, <umin = 203325952, umax = 365886976>, <umin = 203391488, umax = 370015744>], 
              %4[<umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>], 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32x4x64xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x4x32x64xf16>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0, 0], sizes = [%7, 32, 4, 64], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32x4x64xf16>>{%7} -> tensor<?x32x4x64xf16>
          %11 = tensor.empty(%7) : tensor<?x4x32x64xf16>
          %12 = linalg.generic {indexing_maps = [#map12, #map13], iterator_types = ["parallel", "parallel", "parallel", "parallel"]} ins(%10 : tensor<?x32x4x64xf16>) outs(%11 : tensor<?x4x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<?x4x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0, 0, 0, 0], sizes = [%7, 4, 32, 64], strides = [1, 1, 1, 1] : tensor<?x4x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x4x32x64xf16>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_29 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2, %arg3)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(3) : i32
          %4 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(4) : i32
          %5 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(5) : i32
          %6 = arith.index_castui %0 : i32 to index
          %7 = arith.index_castui %1 : i32 to index
          %8 = arith.index_castui %2 : i32 to index
          %9 = arith.index_castui %3 : i32 to index
          %10 = arith.extui %4 : i32 to i64
          %11 = arith.extui %5 : i32 to i64
          %12 = arith.shli %11, %c32_i64 : i64
          %13 = arith.ori %10, %12 : i64
          %14 = arith.index_castui %13 : i64 to index
          %15:5 = util.assume.int 
              %6[<umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>, <umin = 204059456, umax = 412091776>, <umin = 204124992, umax = 416220544>], 
              %7[<umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059392, umax = 412089728>, <umin = 204059328, umax = 412087680>, <umin = 204059264, umax = 412085632>], 
              %8<umin = 1, umax = 63>, 
              %9<umin = 1, umax = 63>, 
              %14<umin = 44, umax = 396316767208603604, udiv = 44>
            : index, index, index, index, index
          %16 = iree_tensor_ext.dispatch.workload.ordinal %15#2, 0 : index
          %17 = iree_tensor_ext.dispatch.workload.ordinal %15#3, 1 : index
          %18 = iree_tensor_ext.dispatch.workload.ordinal %15#4, 2 : index
          %19 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%15#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x32x2x1x32xf16>>{%16}
          %20 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%15#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%17}
          %21 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(1) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<readwrite:tensor<?x4x32x2x1x32xf16>>{%18}
          %22 = iree_tensor_ext.dispatch.tensor.load %19, offsets = [0, 0, 0, 0, 0, 0, 0], sizes = [4, %16, 4, 32, 2, 1, 32], strides = [1, 1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x32x2x1x32xf16>>{%16} -> tensor<4x?x4x32x2x1x32xf16>
          %23 = iree_tensor_ext.dispatch.tensor.load %20, offsets = [0, 0], sizes = [4, %17], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%17} -> tensor<4x?xi64>
          %24 = iree_tensor_ext.dispatch.tensor.load %21, offsets = [0, 0, 0, 0, 0, 0], sizes = [%18, 4, 32, 2, 1, 32], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readwrite:tensor<?x4x32x2x1x32xf16>>{%18} -> tensor<?x4x32x2x1x32xf16>
          %25 = iree_linalg_ext.scatter dimension_map = [0] unique_indices(true) ins(%22, %23 : tensor<4x?x4x32x2x1x32xf16>, tensor<4x?xi64>) outs(%24 : tensor<?x4x32x2x1x32xf16>) {
          ^bb0(%arg0: f16, %arg1: f16):
            iree_linalg_ext.yield %arg0 : f16
          } -> tensor<?x4x32x2x1x32xf16>
          iree_tensor_ext.dispatch.tensor.store %25, %21, offsets = [0, 0, 0, 0, 0, 0], sizes = [%18, 4, 32, 2, 1, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<?x4x32x2x1x32xf16> -> !iree_tensor_ext.dispatch.tensor<readwrite:tensor<?x4x32x2x1x32xf16>>{%18}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_30 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_30_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_30_elementwise_D_i64() {
          %c1_i64 = arith.constant 1 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059328, umax = 412087680>, 
              %4[<umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059392, umax = 412089728>, <umin = 204059264, umax = 412085632>], 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c1_i64 : i64
            linalg.yield %13 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_33 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16 ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(3) : i32
          %4 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(4) : i32
          %5 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(5) : i32
          %6 = arith.index_castui %0 : i32 to index
          %7 = arith.index_castui %1 : i32 to index
          %8 = arith.index_castui %2 : i32 to index
          %9 = arith.index_castui %3 : i32 to index
          %10 = arith.index_castui %4 : i32 to index
          %11 = arith.index_castui %5 : i32 to index
          %12 = arith.index_castui %5 : i32 to index
          %13 = arith.index_castui %5 : i32 to index
          %14:8 = util.assume.int 
              %6<umin = 203469440, umax = 374926720>, 
              %7<umin = 203465344, umax = 374668672>, 
              %8<umin = 203731584, umax = 391441792>, 
              %9<umin = 203467392, umax = 374797696>, 
              %10<umin = 201228288, umax = 233734144>, 
              %11<umin = 32, umax = 2016, udiv = 32>, 
              %12<umin = 32, umax = 2016, udiv = 32>, 
              %13<umin = 32, umax = 2016, udiv = 32>
            : index, index, index, index, index, index, index, index
          %15 = iree_tensor_ext.dispatch.workload.ordinal %14#6, 1 : index
          %16 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%14#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x32xf16>>{%14#7}
          %17 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%14#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15}
          %18 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%14#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x32xf16>>{%14#7}
          %19 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%14#3) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15}
          %20 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(1) alignment(64) offset(%14#4) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x?x2x32xf16>>{%15}
          %21 = iree_tensor_ext.dispatch.workload.ordinal %14#5, 0 : index
          %22 = iree_tensor_ext.dispatch.tensor.load %16, offsets = [0, 0, 0, 0], sizes = [4, %21, 32, 32], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x32xf16>>{%14#7} -> tensor<4x?x32x32xf16>
          %23 = iree_tensor_ext.dispatch.tensor.load %17, offsets = [0, 0], sizes = [%15, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15} -> tensor<?x32xf16>
          %24 = iree_tensor_ext.dispatch.tensor.load %18, offsets = [0, 0, 0, 0], sizes = [4, %21, 32, 32], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x32xf16>>{%14#7} -> tensor<4x?x32x32xf16>
          %25 = iree_tensor_ext.dispatch.tensor.load %19, offsets = [0, 0], sizes = [%15, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15} -> tensor<?x32xf16>
          %26 = tensor.empty(%15) : tensor<4x32x?x2x32xf16>
          %27 = linalg.generic {indexing_maps = [#map14, #map15, #map14, #map15, #map11], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%22, %23, %24, %25 : tensor<4x?x32x32xf16>, tensor<?x32xf16>, tensor<4x?x32x32xf16>, tensor<?x32xf16>) outs(%26 : tensor<4x32x?x2x32xf16>) {
          ^bb0(%in: f16, %in_0: f16, %in_1: f16, %in_2: f16, %out: f16):
            %28 = linalg.index 3 : index
            %29 = arith.mulf %in, %in_2 : f16
            %30 = arith.mulf %in_1, %in_0 : f16
            %31 = arith.mulf %in_1, %in_2 : f16
            %32 = arith.mulf %in, %in_0 : f16
            %33 = arith.addf %30, %29 : f16
            %34 = arith.subf %32, %31 : f16
            %35 = arith.cmpi eq, %28, %c0 : index
            %36 = arith.select %35, %34, %33 : f16
            linalg.yield %36 : f16
          } -> tensor<4x32x?x2x32xf16>
          iree_tensor_ext.dispatch.tensor.store %27, %20, offsets = [0, 0, 0, 0, 0], sizes = [4, 32, %15, 2, 32], strides = [1, 1, 1, 1, 1] : tensor<4x32x?x2x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x?x2x32xf16>>{%15}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_34 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_34_elementwise_broadcast_4xD_i64xf16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_34_elementwise_broadcast_4xD_i64xf16() {
          %c32 = arith.constant 32 : index
          %cst = arith.constant 0.000000e+00 : f16
          %cst_0 = arith.constant 0xFC00 : f16
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204190528, umax = 420349312>, 
              %4<umin = 32768, umax = 130056192, udiv = 32768>, 
              %5<umin = 1, umax = 63>
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %8 = iree_tensor_ext.dispatch.workload.ordinal %6#1, 0 : index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?xf16>>{%8}
          %10 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 1 : index
          %11 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %12 = tensor.empty(%8) : tensor<4x?xf16>
          %13 = linalg.generic {indexing_maps = [#map, #map1], iterator_types = ["parallel", "parallel"]} ins(%11 : tensor<4xi64>) outs(%12 : tensor<4x?xf16>) {
          ^bb0(%in: i64, %out: f16):
            %14 = linalg.index 1 : index
            %15 = arith.remsi %14, %c32 : index
            %16 = arith.divsi %14, %c32 : index
            %17 = arith.remsi %16, %10 : index
            %18 = arith.divsi %16, %10 : index
            %19 = arith.remsi %18, %c32 : index
            %20 = arith.divsi %18, %c32 : index
            %21 = arith.remsi %20, %10 : index
            %22 = arith.muli %17, %c32 overflow<nsw> : index
            %23 = arith.addi %15, %22 : index
            %24 = arith.index_cast %23 : index to i64
            %25 = arith.cmpi sge, %24, %in : i64
            %26 = arith.muli %21, %c32 overflow<nsw> : index
            %27 = arith.addi %19, %26 : index
            %28 = arith.index_cast %27 : index to i64
            %29 = arith.cmpi sgt, %24, %28 : i64
            %30 = arith.ori %29, %25 : i1
            %31 = arith.select %30, %cst_0, %cst : f16
            linalg.yield %31 : f16
          } -> tensor<4x?xf16>
          iree_tensor_ext.dispatch.tensor.store %13, %9, offsets = [0, 0], sizes = [4, %8], strides = [1, 1] : tensor<4x?xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?xf16>>{%8}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_35 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic() {
          %cst = arith.constant 1.250000e-01 : f16
          %0 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(3) : i32
          %4 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(4) : i32
          %5 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(5) : i32
          %6 = arith.index_castui %0 : i32 to index
          %7 = arith.index_castui %1 : i32 to index
          %8 = arith.index_castui %2 : i32 to index
          %9 = arith.index_castui %3 : i32 to index
          %10 = arith.index_castui %4 : i32 to index
          %11 = arith.index_castui %5 : i32 to index
          %12 = arith.index_castui %5 : i32 to index
          %13:7 = util.assume.int 
              %6<umin = 201228288, umax = 233734144>, 
              %7<umin = 203325952, umax = 365886976>, 
              %8<umin = 203391488, umax = 370015744>, 
              %9<umin = 204190528, umax = 420349312>, 
              %10<umin = 201752576, umax = 266764288>, 
              %11<umin = 32, umax = 2016, udiv = 32>, 
              %12<umin = 32, umax = 2016, udiv = 32>
            : index, index, index, index, index, index, index
          %14 = iree_tensor_ext.dispatch.workload.ordinal %13#5, 0 : index
          %15 = iree_tensor_ext.dispatch.workload.ordinal %13#6, 1 : index
          %16 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%13#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x8x?x64xf16>>{%14}
          %17 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%13#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x64xf16>>{%14}
          %18 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%13#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x64xf16>>{%15}
          %19 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%13#3) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x8x?x?xf16>>{%14, %14}
          %20 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(1) alignment(64) offset(%13#4) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x8x64xf16>>{%14}
          %21 = iree_tensor_ext.dispatch.tensor.load %16, offsets = [0, 0, 0, 0, 0], sizes = [4, 4, 8, %14, 64], strides = [1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x8x?x64xf16>>{%14} -> tensor<4x4x8x?x64xf16>
          %22 = iree_tensor_ext.dispatch.tensor.load %17, offsets = [0, 0, 0, 0], sizes = [4, %14, 4, 64], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x64xf16>>{%14} -> tensor<4x?x4x64xf16>
          %23 = iree_tensor_ext.dispatch.tensor.load %18, offsets = [0, 0, 0, 0], sizes = [4, %15, 4, 64], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x64xf16>>{%15} -> tensor<4x?x4x64xf16>
          %24 = iree_tensor_ext.dispatch.tensor.load %19, offsets = [0, 0, 0, 0, 0], sizes = [4, 4, 8, %14, %14], strides = [1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x8x?x?xf16>>{%14, %14} -> tensor<4x4x8x?x?xf16>
          %25 = tensor.empty(%14) : tensor<4x4x8x?x64xf16>
          %26 = iree_linalg_ext.attention {indexing_maps = [#map16, #map17, #map18, #map19, #map20, #map21]} ins(%21, %22, %23, %cst, %24 : tensor<4x4x8x?x64xf16>, tensor<4x?x4x64xf16>, tensor<4x?x4x64xf16>, f16, tensor<4x4x8x?x?xf16>) outs(%25 : tensor<4x4x8x?x64xf16>) {
          ^bb0(%arg0: f32):
            iree_linalg_ext.yield %arg0 : f32
          } -> tensor<4x4x8x?x64xf16>
          %27 = tensor.empty(%14) : tensor<4x?x4x8x64xf16>
          %28 = linalg.generic {indexing_maps = [#map11, #map22], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%26 : tensor<4x4x8x?x64xf16>) outs(%27 : tensor<4x?x4x8x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x?x4x8x64xf16>
          iree_tensor_ext.dispatch.tensor.store %28, %20, offsets = [0, 0, 0, 0, 0], sizes = [4, %14, 4, 8, 64], strides = [1, 1, 1, 1, 1] : tensor<4x?x4x8x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x8x64xf16>>{%14}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_38 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c0 = arith.constant 0 : index
          %c262144 = arith.constant 262144 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 201752576, umax = 266764288>, 
              %4<umin = 201228288, umax = 233734144>, 
              %5<umin = 128, umax = 8064, udiv = 128>
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64xf16>>
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c262144) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x32xi8>>
          %9 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %10 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%9}
          %11 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c200704000) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf16>>{%9}
          %12 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%9}
          %13 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0, 0], sizes = [2048, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64xf16>> -> tensor<2048x64xf16>
          %14 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0], sizes = [2048, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x32xi8>> -> tensor<2048x64x32xi8>
          %15 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [%9, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%9} -> tensor<?x64x32xf16>
          %16 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0], sizes = [%9, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf16>>{%9} -> tensor<?x2048xf16>
          %17 = tensor.empty() : tensor<2048x64x32xf16>
          %18 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%13, %14 : tensor<2048x64xf16>, tensor<2048x64x32xi8>) outs(%17 : tensor<2048x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %24 = arith.extsi %in_0 : i8 to i32
            %25 = arith.sitofp %24 : i32 to f16
            %26 = arith.mulf %25, %in : f16
            linalg.yield %26 : f16
          } -> tensor<2048x64x32xf16>
          %19 = tensor.empty(%9) : tensor<?x2048xf32>
          %20 = linalg.fill ins(%cst : f32) outs(%19 : tensor<?x2048xf32>) -> tensor<?x2048xf32>
          %21 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%15, %18 : tensor<?x64x32xf16>, tensor<2048x64x32xf16>) outs(%20 : tensor<?x2048xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %24 = arith.mulf %in, %in_0 : f16
            %25 = arith.extf %24 : f16 to f32
            %26 = arith.addf %25, %out : f32
            linalg.yield %26 : f32
          } -> tensor<?x2048xf32>
          %22 = tensor.empty(%9) : tensor<?x2048xf16>
          %23 = linalg.generic {indexing_maps = [#map1, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%16, %21 : tensor<?x2048xf16>, tensor<?x2048xf32>) outs(%22 : tensor<?x2048xf16>) {
          ^bb0(%in: f16, %in_0: f32, %out: f16):
            %24 = arith.truncf %in_0 : f32 to f16
            %25 = arith.addf %in, %24 : f16
            linalg.yield %25 : f16
          } -> tensor<?x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %23, %12, offsets = [0, 0], sizes = [%9, 2048], strides = [1, 1] : tensor<?x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%9}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_43 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_43_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_43_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 0, umax = 0>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 81920, umax = 81920, udiv = 81920>, <umin = 12337152, umax = 12337152, udiv = 12337152>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x1x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<5632x64x1xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 0, 0], sizes = [5632, 64, 1, 1], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x1x17xi16>> -> tensor<5632x64x1xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [5632, 64, 1], strides = [1, 1, 1] : tensor<5632x64x1xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<5632x64x1xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_44 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_44_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_44_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 720896, umax = 720896, udiv = 720896>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 802816, umax = 802816, udiv = 802816>, <umin = 13058048, umax = 13058048, udiv = 13058048>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<5632x64x16xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 1], sizes = [5632, 64, 16], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x17xi16>> -> tensor<5632x64x16xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [5632, 64, 16], strides = [1, 1, 1] : tensor<5632x64x16xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<5632x64x16xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_47 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c12255232 = arith.constant 12255232 : index
          %c12976128 = arith.constant 12976128 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 201752576, umax = 266764288>, 
              %4<umin = 204452672, umax = 1460798848>, 
              %5<umin = 128, umax = 8064, udiv = 128>
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c12255232) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64xf16>>
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c12976128) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x32xi8>>
          %9 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %10 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%9}
          %11 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x5632xf16>>{%9}
          %12 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0, 0], sizes = [5632, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64xf16>> -> tensor<5632x64xf16>
          %13 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0], sizes = [5632, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x32xi8>> -> tensor<5632x64x32xi8>
          %14 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [%9, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%9} -> tensor<?x64x32xf16>
          %15 = tensor.empty() : tensor<5632x64x32xf16>
          %16 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%12, %13 : tensor<5632x64xf16>, tensor<5632x64x32xi8>) outs(%15 : tensor<5632x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %22 = arith.extsi %in_0 : i8 to i32
            %23 = arith.sitofp %22 : i32 to f16
            %24 = arith.mulf %23, %in : f16
            linalg.yield %24 : f16
          } -> tensor<5632x64x32xf16>
          %17 = tensor.empty(%9) : tensor<?x5632xf32>
          %18 = linalg.fill ins(%cst : f32) outs(%17 : tensor<?x5632xf32>) -> tensor<?x5632xf32>
          %19 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%14, %16 : tensor<?x64x32xf16>, tensor<5632x64x32xf16>) outs(%18 : tensor<?x5632xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %22 = arith.mulf %in, %in_0 : f16
            %23 = arith.extf %22 : f16 to f32
            %24 = arith.addf %23, %out : f32
            linalg.yield %24 : f32
          } -> tensor<?x5632xf32>
          %20 = tensor.empty(%9) : tensor<?x5632xf16>
          %21 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%19 : tensor<?x5632xf32>) outs(%20 : tensor<?x5632xf16>) {
          ^bb0(%in: f32, %out: f16):
            %22 = arith.truncf %in : f32 to f16
            linalg.yield %22 : f16
          } -> tensor<?x5632xf16>
          iree_tensor_ext.dispatch.tensor.store %21, %11, offsets = [0, 0], sizes = [%9, 5632], strides = [1, 1] : tensor<?x5632xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x5632xf16>>{%9}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_48 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %cst_0 = arith.constant 1.000000e+00 : f16
          %c0 = arith.constant 0 : index
          %c720896 = arith.constant 720896 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4<umin = 201752576, umax = 266764288>, 
              %5<umin = 204452672, umax = 1460798848>, 
              %6<umin = 205894464, umax = 1551631744>, 
              %7<umin = 128, umax = 8064, udiv = 128>
            : index, index, index, index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64xf16>>
          %10 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%c720896) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x32xi8>>
          %11 = iree_tensor_ext.dispatch.workload.ordinal %8#3, 0 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%11}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x5632xf16>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x5632xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %9, offsets = [0, 0], sizes = [5632, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64xf16>> -> tensor<5632x64xf16>
          %16 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [5632, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x32xi8>> -> tensor<5632x64x32xi8>
          %17 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 0, 0], sizes = [%11, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%11} -> tensor<?x64x32xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [%11, 5632], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x5632xf16>>{%11} -> tensor<?x5632xf16>
          %19 = tensor.empty() : tensor<5632x64x32xf16>
          %20 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%15, %16 : tensor<5632x64xf16>, tensor<5632x64x32xi8>) outs(%19 : tensor<5632x64x32xf16>) {
          ^bb0(%in: f16, %in_1: i8, %out: f16):
            %26 = arith.extsi %in_1 : i8 to i32
            %27 = arith.sitofp %26 : i32 to f16
            %28 = arith.mulf %27, %in : f16
            linalg.yield %28 : f16
          } -> tensor<5632x64x32xf16>
          %21 = tensor.empty(%11) : tensor<?x5632xf32>
          %22 = linalg.fill ins(%cst : f32) outs(%21 : tensor<?x5632xf32>) -> tensor<?x5632xf32>
          %23 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%17, %20 : tensor<?x64x32xf16>, tensor<5632x64x32xf16>) outs(%22 : tensor<?x5632xf32>) {
          ^bb0(%in: f16, %in_1: f16, %out: f32):
            %26 = arith.mulf %in, %in_1 : f16
            %27 = arith.extf %26 : f16 to f32
            %28 = arith.addf %27, %out : f32
            linalg.yield %28 : f32
          } -> tensor<?x5632xf32>
          %24 = tensor.empty(%11) : tensor<?x5632xf16>
          %25 = linalg.generic {indexing_maps = [#map1, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%23, %18 : tensor<?x5632xf32>, tensor<?x5632xf16>) outs(%24 : tensor<?x5632xf16>) {
          ^bb0(%in: f32, %in_1: f16, %out: f16):
            %26 = arith.truncf %in : f32 to f16
            %27 = arith.negf %26 : f16
            %28 = math.exp %27 : f16
            %29 = arith.addf %28, %cst_0 : f16
            %30 = arith.divf %cst_0, %29 : f16
            %31 = arith.mulf %30, %26 : f16
            %32 = arith.mulf %31, %in_1 : f16
            linalg.yield %32 : f16
          } -> tensor<?x5632xf16>
          iree_tensor_ext.dispatch.tensor.store %25, %14, offsets = [0, 0], sizes = [%11, 5632], strides = [1, 1] : tensor<?x5632xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x5632xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_49 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_49_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_49_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12255232, umax = 12255232, udiv = 12255232>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12382208, umax = 12382208, udiv = 12382208>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176x1x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048x176x1xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 0, 0], sizes = [2048, 176, 1, 1], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176x1x17xi16>> -> tensor<2048x176x1xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [2048, 176, 1], strides = [1, 1, 1] : tensor<2048x176x1xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048x176x1xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_50 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_50_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_50_slow_memcpy() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1[<umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 12976128, umax = 12976128, udiv = 12976128>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 13103104, umax = 13103104, udiv = 13103104>] : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176x17xi16>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout) binding(1) alignment(64) offset(%2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048x176x16xi16>>
          %5 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0, 0, 1], sizes = [2048, 176, 16], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176x17xi16>> -> tensor<2048x176x16xi16>
          iree_tensor_ext.dispatch.tensor.store %5, %4, offsets = [0, 0, 0], sizes = [2048, 176, 16], strides = [1, 1, 1] : tensor<2048x176x16xi16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<2048x176x16xi16>>
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_51 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c12255232 = arith.constant 12255232 : index
          %c12976128 = arith.constant 12976128 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 205894464, umax = 1551631744>, 
              %4<umin = 201228288, umax = 233734144>, 
              %5<umin = 128, umax = 8064, udiv = 128>
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c12255232) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176xf16>>
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c12976128) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176x32xi8>>
          %9 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %10 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x176x32xf16>>{%9}
          %11 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf16>>{%9}
          %12 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%9}
          %13 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0, 0], sizes = [2048, 176], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176xf16>> -> tensor<2048x176xf16>
          %14 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0], sizes = [2048, 176, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176x32xi8>> -> tensor<2048x176x32xi8>
          %15 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [%9, 176, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x176x32xf16>>{%9} -> tensor<?x176x32xf16>
          %16 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0], sizes = [%9, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x2048xf16>>{%9} -> tensor<?x2048xf16>
          %17 = tensor.empty() : tensor<2048x176x32xf16>
          %18 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%13, %14 : tensor<2048x176xf16>, tensor<2048x176x32xi8>) outs(%17 : tensor<2048x176x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %24 = arith.extsi %in_0 : i8 to i32
            %25 = arith.sitofp %24 : i32 to f16
            %26 = arith.mulf %25, %in : f16
            linalg.yield %26 : f16
          } -> tensor<2048x176x32xf16>
          %19 = tensor.empty(%9) : tensor<?x2048xf32>
          %20 = linalg.fill ins(%cst : f32) outs(%19 : tensor<?x2048xf32>) -> tensor<?x2048xf32>
          %21 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%15, %18 : tensor<?x176x32xf16>, tensor<2048x176x32xf16>) outs(%20 : tensor<?x2048xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %24 = arith.mulf %in, %in_0 : f16
            %25 = arith.extf %24 : f16 to f32
            %26 = arith.addf %25, %out : f32
            linalg.yield %26 : f32
          } -> tensor<?x2048xf32>
          %22 = tensor.empty(%9) : tensor<?x2048xf16>
          %23 = linalg.generic {indexing_maps = [#map1, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%16, %21 : tensor<?x2048xf16>, tensor<?x2048xf32>) outs(%22 : tensor<?x2048xf16>) {
          ^bb0(%in: f16, %in_0: f32, %out: f16):
            %24 = arith.truncf %in_0 : f32 to f16
            %25 = arith.addf %in, %24 : f16
            linalg.yield %25 : f16
          } -> tensor<?x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %23, %12, offsets = [0, 0], sizes = [%9, 2048], strides = [1, 1] : tensor<?x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x2048xf16>>{%9}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_70 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_70_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_70_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c1_i64 = arith.constant 1 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c1_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_112 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_112_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_112_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c2_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_154 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_154_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_154_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c3_i64 = arith.constant 3 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c3_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_196 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_196_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_196_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c4_i64 = arith.constant 4 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c4_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_238 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_238_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_238_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c5_i64 = arith.constant 5 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c5_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_280 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_280_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_280_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c6_i64 = arith.constant 6 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c6_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_322 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_322_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_322_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c7_i64 = arith.constant 7 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c7_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_364 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_364_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_364_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c8_i64 = arith.constant 8 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c8_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_406 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_406_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_406_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c9_i64 = arith.constant 9 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c9_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_448 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_448_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_448_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c10_i64 = arith.constant 10 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c10_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_490 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_490_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_490_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c11_i64 = arith.constant 11 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c11_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_532 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_532_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_532_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c12_i64 = arith.constant 12 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c12_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_574 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_574_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_574_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c13_i64 = arith.constant 13 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c13_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_616 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_616_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_616_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c14_i64 = arith.constant 14 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c14_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_658 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_658_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_658_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c15_i64 = arith.constant 15 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c15_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_700 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_700_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_700_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c16_i64 = arith.constant 16 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c16_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_742 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_742_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_742_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c17_i64 = arith.constant 17 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c17_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_784 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_784_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_784_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c18_i64 = arith.constant 18 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c18_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_826 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_826_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_826_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c19_i64 = arith.constant 19 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c19_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_868 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_868_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_868_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c20_i64 = arith.constant 20 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c20_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_908 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_908_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_908_elementwise_D_i64() {
          %c2_i64 = arith.constant 2 : i64
          %c21_i64 = arith.constant 21 : i64
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 204059264, umax = 412085632>, 
              %4<umin = 204059328, umax = 412087680>, 
              %5<umin = 4, umax = 252, udiv = 4>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [%7], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?xi64>>{%7} -> tensor<?xi64>
          %11 = tensor.empty(%7) : tensor<?xi64>
          %12 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%10 : tensor<?xi64>) outs(%11 : tensor<?xi64>) {
          ^bb0(%in: i64, %out: i64):
            %13 = arith.addi %in, %c21_i64 : i64
            %14 = arith.muli %13, %c2_i64 : i64
            linalg.yield %14 : i64
          } -> tensor<?xi64>
          iree_tensor_ext.dispatch.tensor.store %12, %9, offsets = [0], sizes = [%7], strides = [1] : tensor<?xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?xi64>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_914 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_914_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_914_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 201228288, umax = 233734144>, 
              %4<umin = 203469440, umax = 374926720>, 
              %5<umin = 32, umax = 2016, udiv = 32>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x8x64xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x8x32xf16>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0, 0, 0], sizes = [4, %7, 4, 8, 32], strides = [1, 1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x8x64xf16>>{%7} -> tensor<4x?x4x8x32xf16>
          iree_tensor_ext.dispatch.tensor.store %10, %9, offsets = [0, 0, 0, 0, 0], sizes = [4, %7, 4, 8, 32], strides = [1, 1, 1, 1, 1] : tensor<4x?x4x8x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x8x32xf16>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_915 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_915_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_915_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 201228288, umax = 233734144>, 
              %4<umin = 203731584, umax = 391441792>, 
              %5<umin = 32, umax = 2016, udiv = 32>
            : index, index, index
          %7 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x8x64xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x8x32xf16>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0, 0, 1], sizes = [4, %7, 4, 8, 32], strides = [1, 1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x4x8x64xf16>>{%7} -> tensor<4x?x4x8x32xf16>
          iree_tensor_ext.dispatch.tensor.store %10, %9, offsets = [0, 0, 0, 0, 0], sizes = [4, %7, 4, 8, 32], strides = [1, 1, 1, 1, 1] : tensor<4x?x4x8x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?x4x8x32xf16>>{%7}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_916 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_916_elementwise_broadcast_4x32xDx2x32_f16 ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_916_elementwise_broadcast_4x32xDx2x32_f16() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(3) : i32
          %4 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(4) : i32
          %5 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(5) : i32
          %6 = arith.index_castui %0 : i32 to index
          %7 = arith.index_castui %1 : i32 to index
          %8 = arith.index_castui %2 : i32 to index
          %9 = arith.index_castui %3 : i32 to index
          %10 = arith.index_castui %4 : i32 to index
          %11 = arith.index_castui %5 : i32 to index
          %12 = arith.index_castui %5 : i32 to index
          %13:7 = util.assume.int 
              %6<umin = 203469440, umax = 374926720>, 
              %7<umin = 203465344, umax = 374668672>, 
              %8<umin = 203731584, umax = 391441792>, 
              %9<umin = 203467392, umax = 374797696>, 
              %10<umin = 201228288, umax = 233734144>, 
              %11<umin = 32, umax = 2016, udiv = 32>, 
              %12<umin = 32, umax = 2016, udiv = 32>
            : index, index, index, index, index, index, index
          %14 = iree_tensor_ext.dispatch.workload.ordinal %13#5, 0 : index
          %15 = iree_tensor_ext.dispatch.workload.ordinal %13#6, 1 : index
          %16 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%13#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x32xf16>>{%14}
          %17 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%13#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15}
          %18 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%13#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x32xf16>>{%14}
          %19 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%13#3) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15}
          %20 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(1) alignment(64) offset(%13#4) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x?x2x32xf16>>{%15}
          %21 = iree_tensor_ext.dispatch.tensor.load %16, offsets = [0, 0, 0, 0], sizes = [4, %14, 32, 32], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x32xf16>>{%14} -> tensor<4x?x32x32xf16>
          %22 = iree_tensor_ext.dispatch.tensor.load %17, offsets = [0, 0], sizes = [%15, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15} -> tensor<?x32xf16>
          %23 = iree_tensor_ext.dispatch.tensor.load %18, offsets = [0, 0, 0, 0], sizes = [4, %14, 32, 32], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?x32x32xf16>>{%14} -> tensor<4x?x32x32xf16>
          %24 = iree_tensor_ext.dispatch.tensor.load %19, offsets = [0, 0], sizes = [%15, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x32xf16>>{%15} -> tensor<?x32xf16>
          %25 = tensor.empty(%15) : tensor<4x32x?x2x32xf16>
          %26 = linalg.generic {indexing_maps = [#map14, #map15, #map14, #map15, #map11], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21, %22, %23, %24 : tensor<4x?x32x32xf16>, tensor<?x32xf16>, tensor<4x?x32x32xf16>, tensor<?x32xf16>) outs(%25 : tensor<4x32x?x2x32xf16>) {
          ^bb0(%in: f16, %in_0: f16, %in_1: f16, %in_2: f16, %out: f16):
            %27 = linalg.index 3 : index
            %28 = arith.mulf %in, %in_2 : f16
            %29 = arith.mulf %in_1, %in_0 : f16
            %30 = arith.mulf %in_1, %in_2 : f16
            %31 = arith.mulf %in, %in_0 : f16
            %32 = arith.addf %29, %28 : f16
            %33 = arith.subf %31, %30 : f16
            %34 = arith.cmpi eq, %27, %c0 : index
            %35 = arith.select %34, %33, %32 : f16
            linalg.yield %35 : f16
          } -> tensor<4x32x?x2x32xf16>
          iree_tensor_ext.dispatch.tensor.store %26, %20, offsets = [0, 0, 0, 0, 0], sizes = [4, 32, %15, 2, 32], strides = [1, 1, 1, 1, 1] : tensor<4x32x?x2x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x?x2x32xf16>>{%15}
          return
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_940 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_940_matmul_like_Dx32000x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @prefill_bs4$async_dispatch_940_matmul_like_Dx32000x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c0 = arith.constant 0 : index
          %c4096000 = arith.constant 4096000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2<umin = 201228288, umax = 233734144>, 
              %3<umin = 128, umax = 8064, udiv = 128>
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64xf16>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%c4096000) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64x32xi8>>
          %7 = iree_tensor_ext.dispatch.workload.ordinal %4#1, 0 : index
          %8 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%7}
          %9 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x32000xf16>>{%7}
          %10 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0, 0], sizes = [32000, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64xf16>> -> tensor<32000x64xf16>
          %11 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0, 0], sizes = [32000, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64x32xi8>> -> tensor<32000x64x32xi8>
          %12 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0, 0], sizes = [%7, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x64x32xf16>>{%7} -> tensor<?x64x32xf16>
          %13 = tensor.empty() : tensor<32000x64x32xf16>
          %14 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%10, %11 : tensor<32000x64xf16>, tensor<32000x64x32xi8>) outs(%13 : tensor<32000x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %20 = arith.extsi %in_0 : i8 to i32
            %21 = arith.sitofp %20 : i32 to f16
            %22 = arith.mulf %21, %in : f16
            linalg.yield %22 : f16
          } -> tensor<32000x64x32xf16>
          %15 = tensor.empty(%7) : tensor<?x32000xf32>
          %16 = linalg.fill ins(%cst : f32) outs(%15 : tensor<?x32000xf32>) -> tensor<?x32000xf32>
          %17 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%12, %14 : tensor<?x64x32xf16>, tensor<32000x64x32xf16>) outs(%16 : tensor<?x32000xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %20 = arith.mulf %in, %in_0 : f16
            %21 = arith.extf %20 : f16 to f32
            %22 = arith.addf %21, %out : f32
            linalg.yield %22 : f32
          } -> tensor<?x32000xf32>
          %18 = tensor.empty(%7) : tensor<?x32000xf16>
          %19 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%17 : tensor<?x32000xf32>) outs(%18 : tensor<?x32000xf16>) {
          ^bb0(%in: f32, %out: f16):
            %20 = arith.truncf %in : f32 to f16
            linalg.yield %20 : f16
          } -> tensor<?x32000xf16>
          iree_tensor_ext.dispatch.tensor.store %19, %9, offsets = [0, 0], sizes = [%7, 32000], strides = [1, 1] : tensor<?x32000xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<?x32000xf16>>{%7}
          return
        }
      }
    }
  }
  util.global private @__parameter_model_output_weight_tensor_32000x2176xi8 : !stream.resource<constant>
  util.initializer {
    %c0 = arith.constant 0 : index
    %c0_i64 = arith.constant 0 : i64
    %0 = stream.timepoint.immediate => !stream.timepoint
    %c512 = arith.constant 512 : index
    %c557056 = arith.constant 557056 : index
    %c4456448 = arith.constant 4456448 : index
    %c12255232 = arith.constant 12255232 : index
    %c8192 = arith.constant 8192 : index
    %c69632000 = arith.constant 69632000 : index
    %buffer_cst = util.buffer.constant {alignment = 64 : index} : !util.buffer = #composite_of_512b
    %did_map, %result = stream.resource.try_map on(#hal.device.affinity<@__device_0>) %buffer_cst[%c0] : !util.buffer -> i1, !stream.resource<constant>{%c512}
    cf.cond_br %did_map, ^bb2(%0, %result : !stream.timepoint, !stream.resource<constant>), ^bb1
  ^bb1:  // pred: ^bb0
    %1 = stream.resource.alloc uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<constant>{%c512}
    %file = stream.file.constant on(#hal.device.affinity<@__device_0>) %buffer_cst[%c0 for %c512] : !util.buffer{%c512} -> !stream.file
    %2 = stream.file.read on(#hal.device.affinity<@__device_0>) await(%0) => %file[%c0_i64], %1[%c0], %c512 : !stream.file -> !stream.resource<constant>{%c512} => !stream.timepoint
    cf.br ^bb2(%2, %1 : !stream.timepoint, !stream.resource<constant>)
  ^bb2(%3: !stream.timepoint, %4: !stream.resource<constant>):  // 2 preds: ^bb0, ^bb1
    %results:201, %result_timepoint = stream.parameter.load on(#hal.device.affinity<@__device_0>) {
      "model"::"output.weight"[%c0_i64] : !stream.resource<constant>{%c69632000},
      "model"::"output_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.21.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.21.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.21.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.21.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.21.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.21.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.21.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.21.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.21.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.20.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.20.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.20.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.20.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.20.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.20.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.20.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.20.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.20.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.19.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.19.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.19.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.19.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.19.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.19.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.19.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.19.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.19.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.18.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.18.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.18.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.18.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.18.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.18.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.18.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.18.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.18.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.17.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.17.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.17.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.17.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.17.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.17.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.17.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.17.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.17.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.16.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.16.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.16.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.16.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.16.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.16.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.16.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.16.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.16.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.15.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.15.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.15.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.15.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.15.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.15.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.15.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.15.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.15.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.14.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.14.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.14.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.14.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.14.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.14.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.14.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.14.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.14.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.13.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.13.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.13.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.13.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.13.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.13.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.13.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.13.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.13.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.12.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.12.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.12.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.12.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.12.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.12.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.12.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.12.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.12.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.11.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.11.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.11.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.11.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.11.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.11.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.11.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.11.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.11.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.10.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.10.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.10.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.10.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.10.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.10.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.10.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.10.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.10.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.9.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.9.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.9.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.9.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.9.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.9.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.9.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.9.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.9.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.8.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.8.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.8.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.8.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.8.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.8.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.8.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.8.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.8.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.7.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.7.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.7.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.7.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.7.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.7.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.7.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.7.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.7.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.6.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.6.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.6.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.6.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.6.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.6.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.6.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.6.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.6.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.5.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.5.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.5.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.5.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.5.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.5.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.5.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.5.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.5.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.4.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.4.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.4.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.4.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.4.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.4.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.4.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.4.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.4.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.3.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.3.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.3.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.3.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.3.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.3.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.3.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.3.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.3.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.2.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.2.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.2.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.2.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.2.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.2.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.2.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.2.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.2.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.1.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.1.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.1.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.1.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.1.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.1.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.1.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.1.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.1.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.0.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.0.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.0.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.0.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.0.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.0.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.0.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.0.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.0.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"token_embd.weight"[%c0_i64] : !stream.resource<constant>{%c69632000}
    } => !stream.timepoint
    %5 = stream.timepoint.join max(%3, %result_timepoint) => !stream.timepoint
    %6:202 = stream.timepoint.await sync %5 => %4, %results#197, %results#199, %results#200, %results#198, %results#195, %results#196, %results#191, %results#193, %results#194, %results#192, %results#107, %results#109, %results#188, %results#190, %results#189, %results#186, %results#187, %results#182, %results#184, %results#185, %results#183, %results#179, %results#181, %results#180, %results#177, %results#178, %results#173, %results#175, %results#176, %results#174, %results#170, %results#172, %results#171, %results#168, %results#169, %results#164, %results#166, %results#167, %results#165, %results#161, %results#163, %results#162, %results#159, %results#160, %results#155, %results#157, %results#158, %results#156, %results#152, %results#154, %results#153, %results#150, %results#151, %results#146, %results#148, %results#149, %results#147, %results#143, %results#145, %results#144, %results#141, %results#142, %results#137, %results#139, %results#140, %results#138, %results#134, %results#136, %results#135, %results#132, %results#133, %results#128, %results#130, %results#131, %results#129, %results#125, %results#127, %results#126, %results#123, %results#124, %results#119, %results#121, %results#122, %results#120, %results#116, %results#118, %results#117, %results#114, %results#115, %results#110, %results#112, %results#113, %results#111, %results#108, %results#105, %results#106, %results#101, %results#103, %results#104, %results#102, %results#98, %results#100, %results#99, %results#96, %results#97, %results#92, %results#94, %results#95, %results#93, %results#89, %results#91, %results#90, %results#87, %results#88, %results#83, %results#85, %results#86, %results#84, %results#80, %results#82, %results#81, %results#78, %results#79, %results#74, %results#76, %results#77, %results#75, %results#71, %results#73, %results#72, %results#69, %results#70, %results#65, %results#67, %results#68, %results#66, %results#62, %results#64, %results#63, %results#60, %results#61, %results#56, %results#58, %results#59, %results#57, %results#53, %results#55, %results#54, %results#51, %results#52, %results#47, %results#49, %results#50, %results#48, %results#44, %results#46, %results#45, %results#42, %results#43, %results#38, %results#40, %results#41, %results#39, %results#35, %results#37, %results#36, %results#33, %results#34, %results#29, %results#31, %results#32, %results#30, %results#26, %results#28, %results#27, %results#24, %results#25, %results#20, %results#22, %results#23, %results#21, %results#17, %results#19, %results#18, %results#15, %results#16, %results#11, %results#13, %results#14, %results#12, %results#8, %results#10, %results#9, %results#6, %results#7, %results#2, %results#4, %results#5, %results#3, %results#1, %results#0 : !stream.resource<constant>{%c512}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c69632000}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c69632000}
    util.global.store %6#0, @__constant_tensor_4x4x1x8x1xf32 : !stream.resource<constant>
    util.global.store %6#1, @__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#2, @__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#5, @__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#4, @__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#6, @__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#7, @__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#8, @__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#9, @__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#10, @__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#11, @__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#12, @__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#95, @__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#94, @__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#96, @__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#97, @__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#98, @__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#99, @__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#100, @__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#101, @__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#102, @__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#104, @__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#103, @__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#105, @__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#106, @__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#107, @__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#108, @__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#109, @__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#110, @__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#111, @__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#113, @__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#112, @__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#114, @__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#115, @__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#116, @__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#117, @__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#118, @__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#119, @__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#120, @__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#122, @__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#121, @__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#123, @__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#124, @__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#125, @__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#126, @__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#127, @__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#128, @__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#129, @__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#131, @__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#130, @__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#132, @__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#133, @__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#134, @__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#135, @__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#136, @__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#137, @__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#138, @__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#140, @__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#139, @__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#141, @__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#142, @__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#143, @__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#144, @__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#145, @__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#146, @__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#147, @__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#149, @__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#148, @__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#150, @__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#151, @__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#152, @__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#153, @__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#154, @__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#155, @__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#156, @__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#158, @__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#157, @__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#159, @__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#160, @__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#161, @__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#162, @__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#163, @__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#164, @__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#165, @__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#167, @__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#166, @__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#168, @__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#169, @__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#170, @__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#171, @__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#172, @__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#173, @__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#174, @__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#176, @__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#175, @__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#177, @__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#178, @__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#179, @__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#180, @__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#181, @__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#13, @__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#14, @__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#16, @__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#15, @__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#17, @__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#18, @__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#19, @__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#20, @__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#21, @__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#182, @__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#183, @__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#185, @__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#184, @__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#186, @__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#187, @__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#188, @__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#189, @__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#190, @__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#191, @__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#192, @__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#194, @__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#193, @__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#195, @__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#196, @__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#197, @__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#198, @__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#199, @__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#22, @__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#23, @__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#25, @__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#24, @__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#26, @__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#27, @__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#28, @__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#29, @__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#30, @__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#31, @__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#32, @__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#34, @__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#33, @__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#35, @__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#36, @__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#37, @__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#38, @__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#39, @__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#40, @__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#41, @__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#43, @__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#42, @__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#44, @__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#45, @__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#46, @__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#47, @__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#48, @__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#49, @__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#50, @__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#52, @__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#51, @__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#53, @__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#54, @__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#55, @__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#56, @__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#57, @__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#58, @__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#59, @__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#61, @__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#60, @__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#62, @__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#63, @__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#64, @__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#65, @__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#66, @__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#67, @__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#68, @__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#70, @__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#69, @__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#71, @__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#72, @__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#73, @__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#74, @__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#75, @__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#76, @__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#77, @__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#79, @__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#78, @__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#80, @__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#81, @__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#82, @__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#83, @__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#84, @__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#85, @__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#86, @__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#88, @__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#87, @__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#89, @__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#90, @__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#91, @__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#92, @__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#93, @__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#200, @__parameter_model_output_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#201, @__parameter_model_output_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    util.global.store %6#3, @__parameter_model_token_embd_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    util.return
  }
  util.global private @__parameter_model_output_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_token_embd_weight_tensor_32000x2176xi8 : !stream.resource<constant>
  util.func public @prefill_bs4$async(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view, %arg3: !hal.buffer_view, %arg4: !hal.fence, %arg5: !hal.fence) -> !hal.buffer_view attributes {inlining_policy = #util.inline.never, iree.abi.model = "coarse-fences", iree.abi.stub} {
    %c45056 = arith.constant 45056 : index
    %c16 = arith.constant 16 : index
    %c256000 = arith.constant 256000 : index
    %c12255232 = arith.constant 12255232 : index
    %c65536 = arith.constant 65536 : index
    %c64 = arith.constant 64 : index
    %c128 = arith.constant 128 : index
    %c2048 = arith.constant 2048 : index
    %c557056 = arith.constant 557056 : index
    %c16384 = arith.constant 16384 : index
    %c262144 = arith.constant 262144 : index
    %c4456448 = arith.constant 4456448 : index
    %c69632000 = arith.constant 69632000 : index
    %c720896 = arith.constant 720896 : index
    %c44 = arith.constant 44 : index
    %c4 = arith.constant 4 : index
    %c8192 = arith.constant 8192 : index
    %c32768 = arith.constant 32768 : index
    %c1024 = arith.constant 1024 : index
    %c8 = arith.constant 8 : index
    %c32 = arith.constant 32 : index
    %c1 = arith.constant 1 : index
    %c360448 = arith.constant 360448 : index
    %c0 = arith.constant 0 : index
    %c200704000 = arith.constant 200704000 : index
    %c0_i32 = arith.constant 0 : i32
    %c32_i64 = arith.constant 32 : i64
    %c4096000_i32 = arith.constant 4096000 : i32
    %c200704000_i32 = arith.constant 200704000 : i32
    %c262144_i32 = arith.constant 262144 : i32
    %c4456448_i32 = arith.constant 4456448 : i32
    %c4489216_i32 = arith.constant 4489216 : i32
    %c32768_i32 = arith.constant 32768 : i32
    %c720896_i32 = arith.constant 720896 : i32
    %c12255232_i32 = arith.constant 12255232 : i32
    %c12976128_i32 = arith.constant 12976128 : i32
    %__parameter_model_output_weight_tensor_32000x2176xi8 = util.global.load immutable @__parameter_model_output_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    %__parameter_model_output_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_output_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_token_embd_weight_tensor_32000x2176xi8 = util.global.load immutable @__parameter_model_token_embd_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    %0 = hal.buffer_view.dim<%arg0 : !hal.buffer_view>[1] : index
    %element_type_i64 = hal.element_type<i64> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c4, %0]) type(%element_type_i64) encoding(%dense_row_major)
    %1 = arith.muli %0, %c32 : index
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<4x?xi64>{%0} in !stream.resource<external>{%1}
    %3 = stream.timepoint.import on(#hal.device.affinity<@__device_0>) %arg4 : (!hal.fence) => !stream.timepoint
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c4]) type(%element_type_i64) encoding(%dense_row_major)
    %4 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<4xi64> in !stream.resource<external>{%c32}
    %5 = hal.buffer_view.dim<%arg2 : !hal.buffer_view>[1] : index
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c4, %5]) type(%element_type_i64) encoding(%dense_row_major)
    %6 = arith.muli %5, %c32 : index
    %7 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg2 : !hal.buffer_view -> tensor<4x?xi64>{%5} in !stream.resource<external>{%6}
    %8 = hal.buffer_view.dim<%arg3 : !hal.buffer_view>[0] : index
    %element_type_f16 = hal.element_type<f16> : i32
    hal.buffer_view.assert<%arg3 : !hal.buffer_view> message("tensor") shape([%8, %c360448]) type(%element_type_f16) encoding(%dense_row_major)
    %9 = arith.muli %8, %c720896 : index
    %10 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg3 : !hal.buffer_view -> tensor<?x360448xf16>{%8} in !stream.resource<external>{%9}
    %11 = util.assume.int %6<umin = 32, umax = 2016, udiv = 32> : index
    %12 = util.assume.int %5<umin = 1, umax = 63> : index
    %13 = util.assume.int %8<umin = 1, umax = 9007199254740991> : index
    %14 = arith.muli %11, %c4 overflow<nsw> : index
    %15 = arith.muli %11, %c16384 : index
    %16 = arith.muli %11, %c8192 overflow<nsw> : index
    %17 = arith.muli %11, %c32768 : index
    %18 = arith.muli %11, %c16 : index
    %19 = arith.muli %11, %c2048 : index
    %20 = arith.divui %11, %c32 : index
    %21 = arith.subi %11, %c1 : index
    %22 = arith.divui %21, %c8 : index
    %23 = arith.addi %22, %c1 : index
    %24 = arith.muli %23, %c32 : index
    %25 = arith.muli %23, %c1024 : index
    %26 = arith.muli %11, %c128 : index
    %27 = arith.muli %11, %c32 overflow<nsw> : index
    %28 = arith.muli %20, %c1024 overflow<nsw> : index
    %29 = arith.muli %20, %c2048 : index
    %30 = arith.muli %11, %c8192 : index
    %31 = arith.muli %11, %c1024 : index
    %32 = arith.muli %12, %c4 overflow<nsw> : index
    %33 = arith.muli %12, %c32 : index
    %34 = arith.muli %20, %c4 overflow<nsw> : index
    %35 = arith.muli %20, %c65536 : index
    %36 = arith.muli %13, %c44 overflow<nsw> : index
    %37 = arith.muli %20, %20 overflow<nsw> : index
    %38 = arith.muli %37, %c32768 overflow<nsw> : index
    %39 = arith.muli %37, %c262144 : index
    %40 = arith.muli %11, %c45056 : index
    %41 = arith.muli %11, %c256000 : index
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) await(%3) => !stream.resource<external>{%41} => !stream.timepoint
    %42 = arith.addi %15, %c200704000 : index
    %43 = arith.addi %42, %15 : index
    %44 = arith.addi %43, %15 : index
    %45 = arith.addi %44, %17 : index
    %46 = util.align %18, %c64 : index
    %47 = arith.addi %45, %46 : index
    %48 = arith.addi %47, %19 : index
    %49 = arith.addi %48, %19 : index
    %50 = util.align %24, %c64 : index
    %51 = arith.addi %49, %50 : index
    %52 = arith.addi %51, %25 : index
    %53 = arith.addi %52, %26 : index
    %54 = arith.addi %53, %29 : index
    %55 = arith.addi %54, %29 : index
    %56 = arith.addi %55, %30 : index
    %57 = arith.addi %56, %30 : index
    %58 = arith.addi %57, %31 : index
    %59 = arith.addi %58, %31 : index
    %60 = util.align %33, %c64 : index
    %61 = arith.addi %59, %60 : index
    %62 = arith.addi %61, %60 : index
    %63 = arith.addi %62, %60 : index
    %64 = arith.addi %63, %35 : index
    %65 = arith.addi %64, %35 : index
    %66 = arith.addi %65, %39 : index
    %67 = arith.addi %66, %40 : index
    %68 = arith.addi %67, %40 : index
    %result_0, %result_timepoint_1 = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) await(%3) => !stream.resource<transient>{%68} => !stream.timepoint
    %69 = stream.timepoint.join max(%result_timepoint, %result_timepoint_1) => !stream.timepoint
    %70 = arith.index_castui %14 : index to i32
    %71 = arith.index_castui %44 : index to i32
    %72 = arith.index_castui %16 : index to i32
    %73 = arith.index_castui %45 : index to i32
    %74 = arith.index_castui %42 : index to i32
    %75 = arith.index_castui %43 : index to i32
    %76 = arith.index_castui %47 : index to i32
    %77 = arith.index_castui %48 : index to i32
    %78 = arith.index_castui %49 : index to i32
    %79 = arith.index_castui %11 : index to i32
    %80 = arith.index_castui %23 : index to i32
    %81 = arith.index_castui %51 : index to i32
    %82 = arith.index_castui %52 : index to i32
    %83 = arith.index_castui %53 : index to i32
    %84 = arith.index_castui %28 : index to i32
    %85 = arith.index_castui %27 : index to i32
    %86 = arith.index_castui %54 : index to i32
    %87 = arith.index_castui %55 : index to i32
    %88 = arith.index_castui %56 : index to i32
    %89 = arith.index_castui %57 : index to i32
    %90 = arith.index_castui %58 : index to i32
    %91 = arith.index_castui %59 : index to i32
    %92 = arith.index_castui %61 : index to i32
    %93 = arith.index_castui %32 : index to i32
    %94 = arith.index_castui %63 : index to i32
    %95 = arith.index_castui %34 : index to i32
    %96 = arith.index_castui %20 : index to i32
    %97 = arith.index_castui %12 : index to i32
    %98 = arith.index_castui %36 : index to i64
    %99 = arith.index_castui %36 : index to i32
    %100 = arith.shrui %98, %c32_i64 : i64
    %101 = arith.trunci %100 : i64 to i32
    %102 = arith.index_castui %62 : index to i32
    %103 = arith.index_castui %64 : index to i32
    %104 = arith.index_castui %65 : index to i32
    %105 = arith.index_castui %38 : index to i32
    %106 = arith.index_castui %66 : index to i32
    %107 = arith.index_castui %67 : index to i32
    %108 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%69) => with(%__parameter_model_token_embd_weight_tensor_32000x2176xi8 as %arg6: !stream.resource<constant>{%c69632000}, %2 as %arg7: !stream.resource<external>{%1}, %__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 as %arg8: !stream.resource<constant>{%c8192}, %__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 as %arg9: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 as %arg10: !stream.resource<constant>{%c557056}, %__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 as %arg11: !stream.resource<constant>{%c557056}, %7 as %arg12: !stream.resource<external>{%6}, %10 as %arg13: !stream.resource<external>{%9}, %4 as %arg14: !stream.resource<external>{%c32}, %__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 as %arg15: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 as %arg16: !stream.resource<constant>{%c8192}, %__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 as %arg17: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 as %arg18: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 as %arg19: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 as %arg20: !stream.resource<constant>{%c8192}, %__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 as %arg21: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 as %arg22: !stream.resource<constant>{%c557056}, %__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 as %arg23: !stream.resource<constant>{%c557056}, %__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 as %arg24: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 as %arg25: !stream.resource<constant>{%c8192}, %__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 as %arg26: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 as %arg27: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 as %arg28: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 as %arg29: !stream.resource<constant>{%c8192}, %__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 as %arg30: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 as %arg31: !stream.resource<constant>{%c557056}, %__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 as %arg32: !stream.resource<constant>{%c557056}, %__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 as %arg33: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 as %arg34: !stream.resource<constant>{%c8192}, %__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 as %arg35: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 as %arg36: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 as %arg37: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 as %arg38: !stream.resource<constant>{%c8192}, %__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 as %arg39: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 as %arg40: !stream.resource<constant>{%c557056}, %__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 as %arg41: !stream.resource<constant>{%c557056}, %__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 as %arg42: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 as %arg43: !stream.resource<constant>{%c8192}, %__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 as %arg44: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 as %arg45: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 as %arg46: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 as %arg47: !stream.resource<constant>{%c8192}, %__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 as %arg48: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 as %arg49: !stream.resource<constant>{%c557056}, %__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 as %arg50: !stream.resource<constant>{%c557056}, %__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 as %arg51: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 as %arg52: !stream.resource<constant>{%c8192}, %__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 as %arg53: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 as %arg54: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 as %arg55: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 as %arg56: !stream.resource<constant>{%c8192}, %__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 as %arg57: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 as %arg58: !stream.resource<constant>{%c557056}, %__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 as %arg59: !stream.resource<constant>{%c557056}, %__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 as %arg60: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 as %arg61: !stream.resource<constant>{%c8192}, %__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 as %arg62: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 as %arg63: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 as %arg64: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 as %arg65: !stream.resource<constant>{%c8192}, %__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 as %arg66: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 as %arg67: !stream.resource<constant>{%c557056}, %__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 as %arg68: !stream.resource<constant>{%c557056}, %__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 as %arg69: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 as %arg70: !stream.resource<constant>{%c8192}, %__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 as %arg71: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 as %arg72: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 as %arg73: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 as %arg74: !stream.resource<constant>{%c8192}, %__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 as %arg75: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 as %arg76: !stream.resource<constant>{%c557056}, %__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 as %arg77: !stream.resource<constant>{%c557056}, %__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 as %arg78: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 as %arg79: !stream.resource<constant>{%c8192}, %__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 as %arg80: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 as %arg81: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 as %arg82: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 as %arg83: !stream.resource<constant>{%c8192}, %__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 as %arg84: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 as %arg85: !stream.resource<constant>{%c557056}, %__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 as %arg86: !stream.resource<constant>{%c557056}, %__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 as %arg87: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 as %arg88: !stream.resource<constant>{%c8192}, %__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 as %arg89: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 as %arg90: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 as %arg91: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 as %arg92: !stream.resource<constant>{%c8192}, %__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 as %arg93: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 as %arg94: !stream.resource<constant>{%c557056}, %__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 as %arg95: !stream.resource<constant>{%c557056}, %__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 as %arg96: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 as %arg97: !stream.resource<constant>{%c8192}, %__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 as %arg98: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 as %arg99: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 as %arg100: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 as %arg101: !stream.resource<constant>{%c8192}, %__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 as %arg102: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 as %arg103: !stream.resource<constant>{%c557056}, %__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 as %arg104: !stream.resource<constant>{%c557056}, %__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 as %arg105: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 as %arg106: !stream.resource<constant>{%c8192}, %__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 as %arg107: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 as %arg108: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 as %arg109: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 as %arg110: !stream.resource<constant>{%c8192}, %__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 as %arg111: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 as %arg112: !stream.resource<constant>{%c557056}, %__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 as %arg113: !stream.resource<constant>{%c557056}, %__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 as %arg114: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 as %arg115: !stream.resource<constant>{%c8192}, %__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 as %arg116: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 as %arg117: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 as %arg118: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 as %arg119: !stream.resource<constant>{%c8192}, %__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 as %arg120: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 as %arg121: !stream.resource<constant>{%c557056}, %__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 as %arg122: !stream.resource<constant>{%c557056}, %__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 as %arg123: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 as %arg124: !stream.resource<constant>{%c8192}, %__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 as %arg125: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 as %arg126: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 as %arg127: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 as %arg128: !stream.resource<constant>{%c8192}, %__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 as %arg129: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 as %arg130: !stream.resource<constant>{%c557056}, %__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 as %arg131: !stream.resource<constant>{%c557056}, %__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 as %arg132: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 as %arg133: !stream.resource<constant>{%c8192}, %__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 as %arg134: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 as %arg135: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 as %arg136: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 as %arg137: !stream.resource<constant>{%c8192}, %__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 as %arg138: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 as %arg139: !stream.resource<constant>{%c557056}, %__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 as %arg140: !stream.resource<constant>{%c557056}, %__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 as %arg141: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 as %arg142: !stream.resource<constant>{%c8192}, %__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 as %arg143: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 as %arg144: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 as %arg145: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 as %arg146: !stream.resource<constant>{%c8192}, %__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 as %arg147: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 as %arg148: !stream.resource<constant>{%c557056}, %__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 as %arg149: !stream.resource<constant>{%c557056}, %__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 as %arg150: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 as %arg151: !stream.resource<constant>{%c8192}, %__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 as %arg152: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 as %arg153: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 as %arg154: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 as %arg155: !stream.resource<constant>{%c8192}, %__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 as %arg156: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 as %arg157: !stream.resource<constant>{%c557056}, %__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 as %arg158: !stream.resource<constant>{%c557056}, %__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 as %arg159: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 as %arg160: !stream.resource<constant>{%c8192}, %__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 as %arg161: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 as %arg162: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 as %arg163: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 as %arg164: !stream.resource<constant>{%c8192}, %__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 as %arg165: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 as %arg166: !stream.resource<constant>{%c557056}, %__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 as %arg167: !stream.resource<constant>{%c557056}, %__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 as %arg168: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 as %arg169: !stream.resource<constant>{%c8192}, %__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 as %arg170: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 as %arg171: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 as %arg172: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 as %arg173: !stream.resource<constant>{%c8192}, %__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 as %arg174: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 as %arg175: !stream.resource<constant>{%c557056}, %__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 as %arg176: !stream.resource<constant>{%c557056}, %__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 as %arg177: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 as %arg178: !stream.resource<constant>{%c8192}, %__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 as %arg179: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 as %arg180: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 as %arg181: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 as %arg182: !stream.resource<constant>{%c8192}, %__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 as %arg183: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 as %arg184: !stream.resource<constant>{%c557056}, %__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 as %arg185: !stream.resource<constant>{%c557056}, %__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 as %arg186: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 as %arg187: !stream.resource<constant>{%c8192}, %__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 as %arg188: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 as %arg189: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 as %arg190: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 as %arg191: !stream.resource<constant>{%c8192}, %__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 as %arg192: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 as %arg193: !stream.resource<constant>{%c557056}, %__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 as %arg194: !stream.resource<constant>{%c557056}, %__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 as %arg195: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 as %arg196: !stream.resource<constant>{%c8192}, %__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 as %arg197: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 as %arg198: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 as %arg199: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 as %arg200: !stream.resource<constant>{%c8192}, %__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 as %arg201: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 as %arg202: !stream.resource<constant>{%c557056}, %__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 as %arg203: !stream.resource<constant>{%c557056}, %__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 as %arg204: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 as %arg205: !stream.resource<constant>{%c8192}, %__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 as %arg206: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 as %arg207: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 as %arg208: !stream.resource<constant>{%c12255232}, %__parameter_model_output_norm_weight_tensor_2048xf32 as %arg209: !stream.resource<constant>{%c8192}, %__parameter_model_output_weight_tensor_32000x2176xi8 as %arg210: !stream.resource<constant>{%c69632000}, %result as %arg211: !stream.resource<external>{%41}, %result_0 as %arg212: !stream.resource<transient>{%68}) {
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_0::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_0_slow_memcpy(%c0_i32 : i32) {
          ro %arg6[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_1::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_1_slow_memcpy(%c4096000_i32 : i32) {
          ro %arg6[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_2::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_2_elementwise_2048000x32_f16xi8xf16 {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_3::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_3_elementwise_broadcast_Dx2048_i64xf16[%14](%70 : i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        ro %arg7[%c0 for %1] : !stream.resource<external>{%1},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg8[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg9[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg9[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg10[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg10[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg11[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg11[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_17::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_17_elementwise_broadcast_1x1xD_f32_pack[%11, %23](%78, %79, %80 : i32, i32, i32) {
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_18::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_18_batch_mmt4d_1x4xDx1x8x8x1_f32[%23](%78, %81, %80 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_19::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_19_unpack_f32[%23, %11](%81, %82, %80, %79 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_20::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_20_elementwise_D_f32xf16[%28, %27](%82, %83, %84, %85 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_21::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_21_elementwise_D_f32xf16[%28, %27](%82, %86, %84, %85 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_27::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_27_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg12[%c0 for %6] : !stream.resource<external>{%6},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_34::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_34_elementwise_broadcast_4xD_i64xf16[%38, %20](%104, %105, %96 : i32, i32, i32) {
          ro %arg14[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg15[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg15[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg16[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg17[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg17[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg18[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg18[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg19[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg19[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg20[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg21[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg21[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg22[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg22[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg23[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg23[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_70::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_70_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg24[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg24[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg25[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg26[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg26[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg27[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg27[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg28[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg28[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg29[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg30[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg30[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg31[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg31[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg32[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg32[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_112::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_112_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg33[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg33[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg34[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg35[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg35[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg36[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg36[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg37[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg37[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg38[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg39[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg39[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg40[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg40[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg41[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg41[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_154::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_154_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg42[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg42[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg43[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg44[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg44[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg45[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg45[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg46[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg46[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg47[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg48[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg48[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg49[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg49[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg50[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg50[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_196::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_196_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg51[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg51[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg52[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg53[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg53[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg54[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg54[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg55[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg55[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg56[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg57[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg57[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg58[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg58[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg59[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg59[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_238::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_238_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg60[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg60[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg61[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg62[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg62[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg63[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg63[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg64[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg64[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg65[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg66[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg66[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg67[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg67[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg68[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg68[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_280::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_280_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg69[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg69[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg70[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg71[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg71[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg72[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg72[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg73[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg73[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg74[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg75[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg75[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg76[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg76[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg77[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg77[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_322::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_322_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg78[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg78[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg79[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg80[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg80[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg81[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg81[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg82[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg82[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg83[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg84[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg84[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg85[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg85[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg86[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg86[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_364::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_364_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg87[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg87[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg88[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg89[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg89[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg90[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg90[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg91[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg91[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg92[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg93[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg93[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg94[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg94[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg95[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg95[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_406::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_406_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg96[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg96[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg97[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg98[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg98[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg99[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg99[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg100[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg100[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg101[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg102[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg102[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg103[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg103[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg104[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg104[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_448::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_448_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg105[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg105[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg106[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg107[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg107[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg108[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg108[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg109[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg109[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg110[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg111[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg111[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg112[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg112[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg113[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg113[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_490::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_490_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg114[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg114[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg115[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg116[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg116[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg117[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg117[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg118[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg118[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg119[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg120[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg120[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg121[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg121[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg122[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg122[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_532::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_532_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg123[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg123[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg124[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg125[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg125[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg126[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg126[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg127[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg127[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg128[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg129[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg129[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg130[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg130[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg131[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg131[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_574::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_574_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg132[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg132[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg133[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg134[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg134[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg135[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg135[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg136[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg136[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg137[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg138[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg138[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg139[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg139[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg140[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg140[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_616::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_616_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg141[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg141[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg142[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg143[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg143[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg144[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg144[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg145[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg145[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg146[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg147[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg147[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg148[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg148[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg149[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg149[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_658::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_658_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg150[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg150[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg151[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg152[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg152[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg153[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg153[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg154[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg154[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg155[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg156[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg156[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg157[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg157[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg158[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg158[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_700::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_700_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg159[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg159[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg160[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg161[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg161[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg162[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg162[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg163[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg163[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg164[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg165[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg165[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg166[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg166[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg167[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg167[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_742::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_742_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg168[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg168[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg169[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg170[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg170[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg171[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg171[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg172[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg172[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg173[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg174[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg174[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg175[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg175[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg176[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg176[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_784::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_784_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg177[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg177[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg178[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg179[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg179[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg180[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg180[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg181[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg181[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg182[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg183[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg183[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg184[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg184[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg185[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg185[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_826::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_826_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg186[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg186[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg187[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg188[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg188[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg189[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg189[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg190[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg190[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg191[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg192[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg192[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg193[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg193[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg194[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg194[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_868::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_868_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg195[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg195[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg196[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg197[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg197[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg198[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg198[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg199[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg199[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg200[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg201[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg201[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg202[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg202[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg203[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg203[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_908::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_908_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %91, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %91, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_914::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_914_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_915::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_915_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_916::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_916_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg204[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg204[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg205[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg206[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg206[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg207[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg207[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg208[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg208[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %74, %70 : i32, i32, i32) {
          ro %arg209[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_0::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_0_slow_memcpy(%c0_i32 : i32) {
          ro %arg210[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_1::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_1_slow_memcpy(%c4096000_i32 : i32) {
          ro %arg210[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_940::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_940_matmul_like_Dx32000x64x32_f16xf16xf32[%14](%74, %70 : i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg211[%c0 for %41] : !stream.resource<external>{%41}
      }
    } => !stream.timepoint
    %109 = stream.resource.dealloca on(#hal.device.affinity<@__device_0>) await(%108) => %result_0 : !stream.resource<transient>{%68} => !stream.timepoint
    stream.timepoint.chain_external on(#hal.device.affinity<@__device_0>) %109 => (%arg5 : !hal.fence)
    %110 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %result : tensor<4x?x32000xf16>{%11} in !stream.resource<external>{%41} -> !hal.buffer_view
    util.return %110 : !hal.buffer_view
  }
  util.func public @prefill_bs4(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view, %arg3: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = util.null : !hal.fence
    %c-1_i32 = arith.constant -1 : i32
    %c0 = arith.constant 0 : index
    %device_0 = hal.devices.get %c0 : !hal.device
    %fence = hal.fence.create device(%device_0 : !hal.device) flags("None") : !hal.fence
    %1 = util.call @prefill_bs4$async(%arg0, %arg1, %arg2, %arg3, %0, %fence) : (!hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.fence, !hal.fence) -> !hal.buffer_view
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) flags("None") : i32
    util.return %1 : !hal.buffer_view
  }
  hal.executable private @decode_bs4$async_dispatch_3 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_3_elementwise_broadcast_4x2048_i64xf16 ordinal(0) layout(#pipeline_layout11) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_3_elementwise_broadcast_4x2048_i64xf16() {
          %c32 = arith.constant 32 : index
          %c69632000 = arith.constant 69632000 : index
          %c0 = arith.constant 0 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout11) binding(0) alignment(64) offset(%c69632000) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x2048xf16>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout11) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %2 = hal.interface.binding.subspan layout(#pipeline_layout11) binding(2) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0, 0], sizes = [32000, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x2048xf16>> -> tensor<32000x2048xf16>
          %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %5 = tensor.empty() : tensor<4x2048xf16>
          %6 = linalg.generic {indexing_maps = [#map, #map1], iterator_types = ["parallel", "parallel"]} ins(%4 : tensor<4xi64>) outs(%5 : tensor<4x2048xf16>) {
          ^bb0(%in: i64, %out: f16):
            %7 = linalg.index 1 : index
            %8 = arith.remsi %7, %c32 : index
            %9 = arith.divsi %7, %c32 : index
            %10 = arith.index_cast %in : i64 to index
            %11 = arith.muli %9, %c32 overflow<nsw> : index
            %12 = arith.addi %8, %11 : index
            %extracted = tensor.extract %3[%10, %12] : tensor<32000x2048xf16>
            linalg.yield %extracted : f16
          } -> tensor<4x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %6, %2, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : tensor<4x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_4 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_4_elementwise_8192_f16xf32 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_4_elementwise_8192_f16xf32() {
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 16384, umax = 16384, udiv = 16384>, <umin = 0, umax = 0>], 
              %3[<umin = 16384, umax = 16384, udiv = 16384>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 16384, umax = 16384, udiv = 16384>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<8192xf16>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<8192xf32>>
          %7 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0], sizes = [8192], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<8192xf16>> -> tensor<8192xf16>
          %8 = tensor.empty() : tensor<8192xf32>
          %9 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%7 : tensor<8192xf16>) outs(%8 : tensor<8192xf32>) {
          ^bb0(%in: f16, %out: f32):
            %10 = arith.extf %in : f16 to f32
            linalg.yield %10 : f32
          } -> tensor<8192xf32>
          iree_tensor_ext.dispatch.tensor.store %9, %6, offsets = [0], sizes = [8192], strides = [1] : tensor<8192xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<8192xf32>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_5 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_5_reduction_4x2048_f32 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_5_reduction_4x2048_f32() {
          %c2_i64 = arith.constant 2 : i64
          %cst = arith.constant 0.000000e+00 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 16384, umax = 16384, udiv = 16384>, <umin = 0, umax = 0>], 
              %3[<umin = 49152, umax = 49152, udiv = 49152>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 0, umax = 0>, <umin = 49152, umax = 49152, udiv = 49152>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf16>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xf32>>
          %7 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf16>> -> tensor<4x2048xf16>
          %8 = tensor.empty() : tensor<4xf32>
          %9 = tensor.empty() : tensor<4x2048xf32>
          %10 = linalg.fill ins(%cst : f32) outs(%8 : tensor<4xf32>) -> tensor<4xf32>
          %11 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%7 : tensor<4x2048xf16>) outs(%9 : tensor<4x2048xf32>) {
          ^bb0(%in: f16, %out: f32):
            %13 = arith.extf %in : f16 to f32
            linalg.yield %13 : f32
          } -> tensor<4x2048xf32>
          %12 = linalg.generic {indexing_maps = [#map1, #map], iterator_types = ["parallel", "reduction"]} ins(%11 : tensor<4x2048xf32>) outs(%10 : tensor<4xf32>) {
          ^bb0(%in: f32, %out: f32):
            %13 = math.fpowi %in, %c2_i64 : f32, i64
            %14 = arith.addf %13, %out : f32
            linalg.yield %14 : f32
          } -> tensor<4xf32>
          iree_tensor_ext.dispatch.tensor.store %12, %6, offsets = [0], sizes = [4], strides = [1] : tensor<4xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xf32>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_6 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16() {
          %cst = arith.constant 9.99999974E-6 : f32
          %cst_0 = arith.constant 2.048000e+03 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3[<umin = 16384, umax = 16384, udiv = 16384>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 32768, umax = 32768, udiv = 32768>, <umin = 16384, umax = 16384, udiv = 16384>], 
              %4[<umin = 49152, umax = 49152, udiv = 49152>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 0, umax = 0>, <umin = 49152, umax = 49152, udiv = 49152>], 
              %5[<umin = 49216, umax = 49216, udiv = 49216>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 65536, umax = 65536, udiv = 65536>, <umin = 0, umax = 0>]
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf32>>
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xf32>>
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          %10 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf32>> -> tensor<4x2048xf32>
          %11 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xf32>> -> tensor<4xf32>
          %12 = tensor.empty() : tensor<4x2048xf16>
          %13 = linalg.generic {indexing_maps = [#map1, #map, #map1], iterator_types = ["parallel", "parallel"]} ins(%10, %11 : tensor<4x2048xf32>, tensor<4xf32>) outs(%12 : tensor<4x2048xf16>) {
          ^bb0(%in: f32, %in_1: f32, %out: f16):
            %14 = arith.divf %in_1, %cst_0 : f32
            %15 = arith.addf %14, %cst : f32
            %16 = math.rsqrt %15 : f32
            %17 = arith.mulf %in, %16 : f32
            %18 = arith.truncf %17 : f32 to f16
            linalg.yield %18 : f16
          } -> tensor<4x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %13, %9, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : tensor<4x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_7 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16 ordinal(0) layout(#pipeline_layout12) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16() {
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout12) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout12) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 49216, umax = 49216, udiv = 49216>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 0, umax = 0>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 65536, umax = 65536, udiv = 65536>, <umin = 0, umax = 0>], 
              %3[<umin = 16384, umax = 16384, udiv = 16384>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 0, umax = 0>, <umin = 16384, umax = 16384, udiv = 16384>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout12) binding(0) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048xf32>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout12) binding(1) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf16>>
          %7 = hal.interface.binding.subspan layout(#pipeline_layout12) binding(2) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          %8 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0], sizes = [2048], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048xf32>> -> tensor<2048xf32>
          %9 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf16>> -> tensor<4x2048xf16>
          %10 = tensor.empty() : tensor<4x2048xf16>
          %11 = linalg.generic {indexing_maps = [#map3, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%8, %9 : tensor<2048xf32>, tensor<4x2048xf16>) outs(%10 : tensor<4x2048xf16>) {
          ^bb0(%in: f32, %in_0: f16, %out: f16):
            %12 = arith.extf %in_0 : f16 to f32
            %13 = arith.mulf %in, %12 : f32
            %14 = arith.truncf %13 : f32 to f16
            linalg.yield %14 : f16
          } -> tensor<4x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %11, %7, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : tensor<4x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_10 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4[<umin = 65600, umax = 65600, udiv = 65600>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>, <umin = 68224, umax = 68224, udiv = 68224>], 
              %5[<umin = 327744, umax = 327744, udiv = 327744>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>, <umin = 330368, umax = 330368, udiv = 330368>], 
              %6[<umin = 16384, umax = 16384, udiv = 16384>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>], 
              %7[<umin = 32768, umax = 32768, udiv = 32768>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>]
            : index, index, index, index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64xf16>>
          %10 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x32xi8>>
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>>
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#3) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          %13 = iree_tensor_ext.dispatch.tensor.load %9, offsets = [0, 0], sizes = [2048, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64xf16>> -> tensor<2048x64xf16>
          %14 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [2048, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x32xi8>> -> tensor<2048x64x32xi8>
          %15 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0, 0], sizes = [4, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>> -> tensor<4x64x32xf16>
          %16 = tensor.empty() : tensor<4x2048xf16>
          %17 = tensor.empty() : tensor<4x2048xf32>
          %18 = tensor.empty() : tensor<2048x64x32xf16>
          %19 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%13, %14 : tensor<2048x64xf16>, tensor<2048x64x32xi8>) outs(%18 : tensor<2048x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %23 = arith.extsi %in_0 : i8 to i32
            %24 = arith.sitofp %23 : i32 to f16
            %25 = arith.mulf %24, %in : f16
            linalg.yield %25 : f16
          } -> tensor<2048x64x32xf16>
          %20 = linalg.fill ins(%cst : f32) outs(%17 : tensor<4x2048xf32>) -> tensor<4x2048xf32>
          %21 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%15, %19 : tensor<4x64x32xf16>, tensor<2048x64x32xf16>) outs(%20 : tensor<4x2048xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %23 = arith.mulf %in, %in_0 : f16
            %24 = arith.extf %23 : f16 to f32
            %25 = arith.addf %24, %out : f32
            linalg.yield %25 : f32
          } -> tensor<4x2048xf32>
          %22 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%21 : tensor<4x2048xf32>) outs(%16 : tensor<4x2048xf16>) {
          ^bb0(%in: f32, %out: f16):
            %23 = arith.truncf %in : f32 to f16
            linalg.yield %23 : f16
          } -> tensor<4x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %12, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : tensor<4x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_13 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4[<umin = 4522048, umax = 4522048, udiv = 4522048>, <umin = 51200, umax = 51200, udiv = 51200>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 4524672, umax = 4524672, udiv = 4524672>, <umin = 51840, umax = 51840, udiv = 51840>], 
              %5[<umin = 4554816, umax = 4554816, udiv = 4554816>, <umin = 83968, umax = 83968, udiv = 83968>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>, <umin = 4557440, umax = 4557440, udiv = 4557440>, <umin = 84608, umax = 84608, udiv = 84608>], 
              %6[<umin = 16384, umax = 16384, udiv = 16384>, <umin = 16384, umax = 16384, udiv = 16384>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>], 
              %7[<umin = 49152, umax = 49152, udiv = 49152>, <umin = 608256, umax = 608256, udiv = 608256>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>]
            : index, index, index, index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64xf16>>
          %10 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64x32xi8>>
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>>
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#3) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x256xf16>>
          %13 = iree_tensor_ext.dispatch.tensor.load %9, offsets = [0, 0], sizes = [256, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64xf16>> -> tensor<256x64xf16>
          %14 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [256, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<256x64x32xi8>> -> tensor<256x64x32xi8>
          %15 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0, 0], sizes = [4, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>> -> tensor<4x64x32xf16>
          %16 = tensor.empty() : tensor<4x256xf16>
          %17 = tensor.empty() : tensor<4x256xf32>
          %18 = tensor.empty() : tensor<256x64x32xf16>
          %19 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%13, %14 : tensor<256x64xf16>, tensor<256x64x32xi8>) outs(%18 : tensor<256x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %23 = arith.extsi %in_0 : i8 to i32
            %24 = arith.sitofp %23 : i32 to f16
            %25 = arith.mulf %24, %in : f16
            linalg.yield %25 : f16
          } -> tensor<256x64x32xf16>
          %20 = linalg.fill ins(%cst : f32) outs(%17 : tensor<4x256xf32>) -> tensor<4x256xf32>
          %21 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%15, %19 : tensor<4x64x32xf16>, tensor<256x64x32xf16>) outs(%20 : tensor<4x256xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %23 = arith.mulf %in, %in_0 : f16
            %24 = arith.extf %23 : f16 to f32
            %25 = arith.addf %24, %out : f32
            linalg.yield %25 : f32
          } -> tensor<4x256xf32>
          %22 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%21 : tensor<4x256xf32>) outs(%16 : tensor<4x256xf16>) {
          ^bb0(%in: f32, %out: f16):
            %23 = arith.truncf %in : f32 to f16
            linalg.yield %23 : f16
          } -> tensor<4x256xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %12, offsets = [0, 0], sizes = [4, 256], strides = [1, 1] : tensor<4x256xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x256xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_17 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_17_elementwise_4_i64xf32 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_17_elementwise_4_i64xf32() {
          %c0 = arith.constant 0 : index
          %c610304 = arith.constant 610304 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(1) alignment(64) offset(%c610304) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xf32>>
          %2 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %3 = tensor.empty() : tensor<4xf32>
          %4 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%2 : tensor<4xi64>) outs(%3 : tensor<4xf32>) {
          ^bb0(%in: i64, %out: f32):
            %5 = arith.sitofp %in : i64 to f32
            linalg.yield %5 : f32
          } -> tensor<4xf32>
          iree_tensor_ext.dispatch.tensor.store %4, %1, offsets = [0], sizes = [4], strides = [1] : tensor<4xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xf32>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_18 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_18_batch_mmt4d_4x1x4x1x1x8x1_f32 ordinal(0) layout(#pipeline_layout13) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_18_batch_mmt4d_4x1x4x1x1x8x1_f32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c610304 = arith.constant 610304 : index
          %c0 = arith.constant 0 : index
          %c16384 = arith.constant 16384 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout13) binding(0) alignment(64) offset(%c610304) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x1x1x1xf32>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout13) binding(1) alignment(64) offset(%c0) flags(ReadOnly) : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x1x8x1xf32>>
          %2 = hal.interface.binding.subspan layout(#pipeline_layout13) binding(2) alignment(64) offset(%c16384) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x1x4x1x8xf32>>
          %3 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0, 0, 0, 0, 0], sizes = [4, 1, 1, 1, 1], strides = [1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x1x1x1xf32>> -> tensor<4x1x1x1x1xf32>
          %4 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0, 0, 0, 0, 0], sizes = [4, 4, 1, 8, 1], strides = [1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x1x8x1xf32>> -> tensor<4x4x1x8x1xf32>
          %5 = tensor.empty() : tensor<4x1x4x1x8xf32>
          %6 = linalg.fill ins(%cst : f32) outs(%5 : tensor<4x1x4x1x8xf32>) -> tensor<4x1x4x1x8xf32>
          %7 = linalg.batch_mmt4d ins(%3, %4 : tensor<4x1x1x1x1xf32>, tensor<4x4x1x8x1xf32>) outs(%6 : tensor<4x1x4x1x8xf32>) -> tensor<4x1x4x1x8xf32>
          iree_tensor_ext.dispatch.tensor.store %7, %2, offsets = [0, 0, 0, 0, 0], sizes = [4, 1, 4, 1, 8], strides = [1, 1, 1, 1, 1] : tensor<4x1x4x1x8xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x1x4x1x8xf32>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_19 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_19_unpack_f32 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_19_unpack_f32() {
          %c16384 = arith.constant 16384 : index
          %c16896 = arith.constant 16896 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c16384) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x4x1x8xf32>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(1) alignment(64) offset(%c16896) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x1xf32>>
          %2 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0, 0, 0, 0, 0], sizes = [4, 1, 4, 1, 8], strides = [1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x4x1x8xf32>> -> tensor<4x1x4x1x8xf32>
          %3 = tensor.empty() : tensor<4x32x1xf32>
          %unpack = linalg.unpack %2 outer_dims_perm = [0, 2, 1] inner_dims_pos = [2, 1] inner_tiles = [1, 8] into %3 : tensor<4x1x4x1x8xf32> -> tensor<4x32x1xf32>
          iree_tensor_ext.dispatch.tensor.store %unpack, %1, offsets = [0, 0, 0], sizes = [4, 32, 1], strides = [1, 1, 1] : tensor<4x32x1xf32> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x1xf32>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_20 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_20_elementwise_128_f32xf16 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_20_elementwise_128_f32xf16() {
          %c16896 = arith.constant 16896 : index
          %c16384 = arith.constant 16384 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c16896) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128xf32>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(1) alignment(64) offset(%c16384) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<128xf16>>
          %2 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [128], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128xf32>> -> tensor<128xf32>
          %3 = tensor.empty() : tensor<128xf16>
          %4 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%2 : tensor<128xf32>) outs(%3 : tensor<128xf16>) {
          ^bb0(%in: f32, %out: f16):
            %5 = math.cos %in : f32
            %6 = arith.truncf %5 : f32 to f16
            linalg.yield %6 : f16
          } -> tensor<128xf16>
          iree_tensor_ext.dispatch.tensor.store %4, %1, offsets = [0], sizes = [128], strides = [1] : tensor<128xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<128xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_21 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_21_elementwise_128_f32xf16 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_21_elementwise_128_f32xf16() {
          %c16896 = arith.constant 16896 : index
          %c16640 = arith.constant 16640 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c16896) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128xf32>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(1) alignment(64) offset(%c16640) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<128xf16>>
          %2 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [128], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128xf32>> -> tensor<128xf32>
          %3 = tensor.empty() : tensor<128xf16>
          %4 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%2 : tensor<128xf32>) outs(%3 : tensor<128xf16>) {
          ^bb0(%in: f32, %out: f16):
            %5 = math.sin %in : f32
            %6 = arith.truncf %5 : f32 to f16
            linalg.yield %6 : f16
          } -> tensor<128xf16>
          iree_tensor_ext.dispatch.tensor.store %4, %1, offsets = [0], sizes = [128], strides = [1] : tensor<128xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<128xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_22 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_22_slow_memcpy ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_22_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 32768, umax = 32768, udiv = 32768>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>], 
              %3[<umin = 17408, umax = 17408, udiv = 17408>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x32x64xf16>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x32xf16>>
          %7 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0, 0, 0, 0], sizes = [4, 1, 32, 32], strides = [1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x32x64xf16>> -> tensor<4x32x32xf16>
          iree_tensor_ext.dispatch.tensor.store %7, %6, offsets = [0, 0, 0], sizes = [4, 32, 32], strides = [1, 1, 1] : tensor<4x32x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x32xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_23 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_23_slow_memcpy ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_23_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 32768, umax = 32768, udiv = 32768>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>], 
              %3[<umin = 51200, umax = 51200, udiv = 51200>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x32x64xf16>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x32xf16>>
          %7 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0, 0, 0, 1], sizes = [4, 1, 32, 32], strides = [1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x32x64xf16>> -> tensor<4x32x32xf16>
          iree_tensor_ext.dispatch.tensor.store %7, %6, offsets = [0, 0, 0], sizes = [4, 32, 32], strides = [1, 1, 1] : tensor<4x32x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x32xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_24 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16() {
          %c0 = arith.constant 0 : index
          %c16384 = arith.constant 16384 : index
          %c16640 = arith.constant 16640 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3[<umin = 17408, umax = 17408, udiv = 17408>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>, <umin = 610944, umax = 610944, udiv = 610944>], 
              %4[<umin = 51200, umax = 51200, udiv = 51200>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>, <umin = 619136, umax = 619136, udiv = 619136>], 
              %5[<umin = 25600, umax = 25600, udiv = 25600>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>]
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32x32xf16>>
          %8 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c16384) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32xf16>>
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%6#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32x32xf16>>
          %10 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c16640) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32xf16>>
          %11 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#2) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x2x32xf16>>
          %12 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0, 0, 0], sizes = [4, 32, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32x32xf16>> -> tensor<4x32x32xf16>
          %13 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0], sizes = [4, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32xf16>> -> tensor<4x32xf16>
          %14 = iree_tensor_ext.dispatch.tensor.load %9, offsets = [0, 0, 0], sizes = [4, 32, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32x32xf16>> -> tensor<4x32x32xf16>
          %15 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0], sizes = [4, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32xf16>> -> tensor<4x32xf16>
          %16 = tensor.empty() : tensor<4x32x2x32xf16>
          %17 = linalg.generic {indexing_maps = [#map23, #map24, #map23, #map24, #map12], iterator_types = ["parallel", "parallel", "parallel", "parallel"]} ins(%12, %13, %14, %15 : tensor<4x32x32xf16>, tensor<4x32xf16>, tensor<4x32x32xf16>, tensor<4x32xf16>) outs(%16 : tensor<4x32x2x32xf16>) {
          ^bb0(%in: f16, %in_0: f16, %in_1: f16, %in_2: f16, %out: f16):
            %18 = linalg.index 2 : index
            %19 = arith.mulf %in, %in_2 : f16
            %20 = arith.mulf %in_1, %in_0 : f16
            %21 = arith.mulf %in_1, %in_2 : f16
            %22 = arith.mulf %in, %in_0 : f16
            %23 = arith.addf %20, %19 : f16
            %24 = arith.subf %22, %21 : f16
            %25 = arith.cmpi eq, %18, %c0 : index
            %26 = arith.select %25, %24, %23 : f16
            linalg.yield %26 : f16
          } -> tensor<4x32x2x32xf16>
          iree_tensor_ext.dispatch.tensor.store %17, %11, offsets = [0, 0, 0, 0], sizes = [4, 32, 2, 32], strides = [1, 1, 1, 1] : tensor<4x32x2x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32x2x32xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_25 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_25_slow_memcpy ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_25_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 49152, umax = 49152, udiv = 49152>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>], 
              %3[<umin = 41984, umax = 41984, udiv = 41984>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x4x64xf16>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x32xf16>>
          %7 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0, 0, 0, 0], sizes = [4, 1, 4, 32], strides = [1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x4x64xf16>> -> tensor<4x4x32xf16>
          iree_tensor_ext.dispatch.tensor.store %7, %6, offsets = [0, 0, 0], sizes = [4, 4, 32], strides = [1, 1, 1] : tensor<4x4x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x32xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_26 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_26_slow_memcpy ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_26_slow_memcpy() {
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 49152, umax = 49152, udiv = 49152>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 16896, umax = 16896, udiv = 16896>], 
              %3[<umin = 43008, umax = 43008, udiv = 43008>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x4x64xf16>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x32xf16>>
          %7 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0, 0, 0, 1], sizes = [4, 1, 4, 32], strides = [1, 1, 1, 2] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x1x4x64xf16>> -> tensor<4x4x32xf16>
          iree_tensor_ext.dispatch.tensor.store %7, %6, offsets = [0, 0, 0], sizes = [4, 4, 32], strides = [1, 1, 1] : tensor<4x4x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x32xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_27 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16() {
          %c0 = arith.constant 0 : index
          %c16384 = arith.constant 16384 : index
          %c16640 = arith.constant 16640 : index
          %c16896 = arith.constant 16896 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 41984, umax = 41984, udiv = 41984>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>], 
              %3[<umin = 43008, umax = 43008, udiv = 43008>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>, <umin = 36480, umax = 36480, udiv = 36480>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x32xf16>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%c16384) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32xf16>>
          %7 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x32xf16>>
          %8 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%c16640) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32xf16>>
          %9 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%c16896) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x2x32xf16>>
          %10 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0, 0, 0], sizes = [4, 4, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x32xf16>> -> tensor<4x4x32xf16>
          %11 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32xf16>> -> tensor<4x32xf16>
          %12 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0, 0, 0], sizes = [4, 4, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x32xf16>> -> tensor<4x4x32xf16>
          %13 = iree_tensor_ext.dispatch.tensor.load %8, offsets = [0, 0], sizes = [4, 32], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x32xf16>> -> tensor<4x32xf16>
          %14 = tensor.empty() : tensor<4x4x2x32xf16>
          %15 = linalg.generic {indexing_maps = [#map23, #map24, #map23, #map24, #map12], iterator_types = ["parallel", "parallel", "parallel", "parallel"]} ins(%10, %11, %12, %13 : tensor<4x4x32xf16>, tensor<4x32xf16>, tensor<4x4x32xf16>, tensor<4x32xf16>) outs(%14 : tensor<4x4x2x32xf16>) {
          ^bb0(%in: f16, %in_0: f16, %in_1: f16, %in_2: f16, %out: f16):
            %16 = linalg.index 2 : index
            %17 = arith.mulf %in, %in_2 : f16
            %18 = arith.mulf %in_1, %in_0 : f16
            %19 = arith.mulf %in_1, %in_2 : f16
            %20 = arith.mulf %in, %in_0 : f16
            %21 = arith.addf %18, %17 : f16
            %22 = arith.subf %20, %19 : f16
            %23 = arith.cmpi eq, %16, %c0 : index
            %24 = arith.select %23, %22, %21 : f16
            linalg.yield %24 : f16
          } -> tensor<4x4x2x32xf16>
          iree_tensor_ext.dispatch.tensor.store %15, %9, offsets = [0, 0, 0, 0], sizes = [4, 4, 2, 32], strides = [1, 1, 1, 1] : tensor<4x4x2x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x2x32xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_28 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_28_elementwise_4_i64 ordinal(0) layout(#pipeline_layout14) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_28_elementwise_4_i64() {
          %c18944 = arith.constant 18944 : index
          %c0 = arith.constant 0 : index
          %cst = arith.constant 3.200000e+01 : f32
          %0 = hal.interface.binding.subspan layout(#pipeline_layout14) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout14) binding(1) alignment(64) offset(%c18944) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %2 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %3 = tensor.empty() : tensor<4xi64>
          %4 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%2 : tensor<4xi64>) outs(%3 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %5 = arith.sitofp %in : i64 to f32
            %6 = arith.divf %5, %cst : f32
            %7 = math.floor %6 : f32
            %8 = arith.fptosi %7 : f32 to i64
            linalg.yield %8 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %4, %1, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_29 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_29_elementwise_4_i64 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_29_elementwise_4_i64() {
          %c0_i64 = arith.constant 0 : i64
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c19008 = arith.constant 19008 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(1) alignment(64) offset(%c19008) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %2 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %3 = tensor.empty() : tensor<4xi64>
          %4 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%2 : tensor<4xi64>) outs(%3 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %5 = arith.remsi %in, %c32_i64 : i64
            %6 = arith.cmpi ne, %5, %c0_i64 : i64
            %7 = arith.cmpi slt, %5, %c0_i64 : i64
            %8 = arith.andi %6, %7 : i1
            %9 = arith.addi %5, %c32_i64 : i64
            %10 = arith.select %8, %9, %5 : i64
            linalg.yield %10 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %4, %1, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_30 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_30_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_30_elementwise_4_i64() {
          %c44_i64 = arith.constant 44 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c19072 = arith.constant 19072 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c19072) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c44_i64 : i64
            linalg.yield %13 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_31 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64() {
          %c32_i64 = arith.constant 32 : i64
          %c4_i64 = arith.constant 4 : i64
          %c19008 = arith.constant 19008 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 19072, umax = 19072, udiv = 19072>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>], 
              %3[<umin = 19136, umax = 19136, udiv = 19136>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 16384, umax = 16384, udiv = 16384>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%c19008) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %7 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4xi64>>
          %8 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %10 = tensor.empty() : tensor<4x4xi64>
          %11 = linalg.generic {indexing_maps = [#map, #map, #map1], iterator_types = ["parallel", "parallel"]} ins(%8, %9 : tensor<4xi64>, tensor<4xi64>) outs(%10 : tensor<4x4xi64>) {
          ^bb0(%in: i64, %in_0: i64, %out: i64):
            %12 = linalg.index 1 : index
            %13 = arith.index_cast %12 : index to i64
            %14 = arith.muli %in, %c4_i64 : i64
            %15 = arith.addi %14, %13 : i64
            %16 = arith.muli %15, %c32_i64 : i64
            %17 = arith.addi %16, %in_0 : i64
            linalg.yield %17 : i64
          } -> tensor<4x4xi64>
          iree_tensor_ext.dispatch.tensor.store %11, %7, offsets = [0, 0], sizes = [4, 4], strides = [1, 1] : tensor<4x4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_32 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.extui %3 : i32 to i64
          %8 = arith.shli %7, %c32_i64 : i64
          %9 = arith.ori %6, %8 : i64
          %10 = arith.index_castui %9 : i64 to index
          %11:3 = util.assume.int 
              %4[<umin = 16896, umax = 16896, udiv = 16896>, <umin = 608256, umax = 608256, udiv = 608256>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>, <umin = 16896, umax = 16896, udiv = 16896>, <umin = 608896, umax = 608896, udiv = 608896>], 
              %5[<umin = 19136, umax = 19136, udiv = 19136>, <umin = 19264, umax = 19264, udiv = 19264>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 16384, umax = 16384, udiv = 16384>, <umin = 16512, umax = 16512, udiv = 16512>], 
              %10<umin = 5632, umax = 9223372036854775807, udiv = 5632>
            : index, index, index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%11#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x2x32x1xf16>>
          %13 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%11#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4xi64>>
          %14 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 0 : index
          %15 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<readwrite:tensor<?x2x32x1xf16>>{%14}
          %16 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 0, 0, 0, 0], sizes = [4, 4, 2, 32, 1], strides = [1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4x2x32x1xf16>> -> tensor<4x4x2x32x1xf16>
          %17 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, 4], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x4xi64>> -> tensor<4x4xi64>
          %18 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0, 0, 0], sizes = [%14, 2, 32, 1], strides = [1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readwrite:tensor<?x2x32x1xf16>>{%14} -> tensor<?x2x32x1xf16>
          %19 = iree_linalg_ext.scatter dimension_map = [0] unique_indices(true) ins(%16, %17 : tensor<4x4x2x32x1xf16>, tensor<4x4xi64>) outs(%18 : tensor<?x2x32x1xf16>) {
          ^bb0(%arg0: f16, %arg1: f16):
            iree_linalg_ext.yield %arg0 : f16
          } -> tensor<?x2x32x1xf16>
          iree_tensor_ext.dispatch.tensor.store %19, %15, offsets = [0, 0, 0, 0], sizes = [%14, 2, 32, 1], strides = [1, 1, 1, 1] : tensor<?x2x32x1xf16> -> !iree_tensor_ext.dispatch.tensor<readwrite:tensor<?x2x32x1xf16>>{%14}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_33 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64() {
          %c32_i64 = arith.constant 32 : i64
          %c4_i64 = arith.constant 4 : i64
          %c1_i64 = arith.constant 1 : i64
          %c19008 = arith.constant 19008 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout10) ordinal(1) : i32
          %2 = arith.index_castui %0 : i32 to index
          %3 = arith.index_castui %1 : i32 to index
          %4:2 = util.assume.int 
              %2[<umin = 19072, umax = 19072, udiv = 19072>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>, <umin = 37504, umax = 37504, udiv = 37504>], 
              %3[<umin = 19264, umax = 19264, udiv = 19264>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 35584, umax = 35584, udiv = 35584>, <umin = 16512, umax = 16512, udiv = 16512>]
            : index, index
          %5 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%4#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %6 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(0) alignment(64) offset(%c19008) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %7 = hal.interface.binding.subspan layout(#pipeline_layout10) binding(1) alignment(64) offset(%4#1) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4xi64>>
          %8 = iree_tensor_ext.dispatch.tensor.load %5, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %10 = tensor.empty() : tensor<4x4xi64>
          %11 = linalg.generic {indexing_maps = [#map, #map, #map1], iterator_types = ["parallel", "parallel"]} ins(%8, %9 : tensor<4xi64>, tensor<4xi64>) outs(%10 : tensor<4x4xi64>) {
          ^bb0(%in: i64, %in_0: i64, %out: i64):
            %12 = arith.addi %in, %c1_i64 : i64
            %13 = linalg.index 1 : index
            %14 = arith.index_cast %13 : index to i64
            %15 = arith.muli %12, %c4_i64 : i64
            %16 = arith.addi %15, %14 : i64
            %17 = arith.muli %16, %c32_i64 : i64
            %18 = arith.addi %17, %in_0 : i64
            linalg.yield %18 : i64
          } -> tensor<4x4xi64>
          iree_tensor_ext.dispatch.tensor.store %11, %7, offsets = [0, 0], sizes = [4, 4], strides = [1, 1] : tensor<4x4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_35 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_35_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_35_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 0, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_36 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_36_elementwise_broadcast_4xD_i64xf16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_36_elementwise_broadcast_4xD_i64xf16() {
          %cst = arith.constant 0.000000e+00 : f16
          %cst_0 = arith.constant 0xFC00 : f16
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout3) ordinal(2) : i32
          %3 = arith.index_castui %0 : i32 to index
          %4 = arith.index_castui %1 : i32 to index
          %5 = arith.index_castui %2 : i32 to index
          %6:3 = util.assume.int 
              %3<umin = 201752576, umax = 266764288>, 
              %4<umin = 1024, umax = 64512, udiv = 1024>, 
              %5<umin = 32, umax = 2016, udiv = 32>
            : index, index, index
          %7 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %8 = iree_tensor_ext.dispatch.workload.ordinal %6#1, 0 : index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout3) binding(1) alignment(64) offset(%6#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?xf16>>{%8}
          %10 = iree_tensor_ext.dispatch.workload.ordinal %6#2, 1 : index
          %11 = iree_tensor_ext.dispatch.tensor.load %7, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %12 = tensor.empty(%8) : tensor<4x?xf16>
          %13 = linalg.generic {indexing_maps = [#map, #map1], iterator_types = ["parallel", "parallel"]} ins(%11 : tensor<4xi64>) outs(%12 : tensor<4x?xf16>) {
          ^bb0(%in: i64, %out: f16):
            %14 = linalg.index 1 : index
            %15 = arith.remsi %14, %10 : index
            %16 = arith.index_cast %15 : index to i64
            %17 = arith.cmpi sge, %16, %in : i64
            %18 = arith.select %17, %cst_0, %cst : f16
            linalg.yield %18 : f16
          } -> tensor<4x?xf16>
          iree_tensor_ext.dispatch.tensor.store %13, %9, offsets = [0, 0], sizes = [4, %8], strides = [1, 1] : tensor<4x?xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x?xf16>>{%8}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_37 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_37_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_37_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 0, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_38 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store() {
          %cst = arith.constant 1.250000e-01 : f16
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(3) : i32
          %4 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(4) : i32
          %5 = hal.interface.constant.load layout(#pipeline_layout8) ordinal(5) : i32
          %6 = arith.index_castui %0 : i32 to index
          %7 = arith.index_castui %1 : i32 to index
          %8 = arith.index_castui %2 : i32 to index
          %9 = arith.index_castui %3 : i32 to index
          %10 = arith.index_castui %4 : i32 to index
          %11 = arith.index_castui %5 : i32 to index
          %12:6 = util.assume.int 
              %6[<umin = 25600, umax = 25600, udiv = 25600>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>], 
              %7<umin = 201228288, umax = 233734144>, 
              %8<umin = 201752576, umax = 266764288>, 
              %9[<umin = 41984, umax = 41984, udiv = 41984>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>], 
              %10<umin = 32, umax = 2016, udiv = 32>, 
              %11<umin = 32, umax = 2016, udiv = 32>
            : index, index, index, index, index, index
          %13 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%12#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128x64xf16>>
          %14 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(1) alignment(64) offset(%12#3) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<128x64xf16>>
          %15 = iree_tensor_ext.dispatch.workload.ordinal %12#4, 0 : index
          %16 = iree_tensor_ext.dispatch.workload.ordinal %12#5, 1 : index
          %17 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%c200704000) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128x?x64xf16>>{%15}
          %18 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%12#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128x64x?xf16>>{%15}
          %19 = hal.interface.binding.subspan layout(#pipeline_layout8) binding(0) alignment(64) offset(%12#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128x?xf16>>{%16}
          %20 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [128, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128x64xf16>> -> tensor<128x64xf16>
          %21 = iree_tensor_ext.dispatch.tensor.load %17, offsets = [0, 0, 0], sizes = [128, %15, 64], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128x?x64xf16>>{%15} -> tensor<128x?x64xf16>
          %22 = iree_tensor_ext.dispatch.tensor.load %18, offsets = [0, 0, 0], sizes = [128, 64, %15], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128x64x?xf16>>{%15} -> tensor<128x64x?xf16>
          %23 = iree_tensor_ext.dispatch.tensor.load %19, offsets = [0, 0], sizes = [128, %16], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<128x?xf16>>{%16} -> tensor<128x?xf16>
          %24 = tensor.empty() : tensor<128x64xf16>
          %25 = iree_linalg_ext.attention {indexing_maps = [#map28, #map29, #map23, #map30, #map24, #map8]} ins(%20, %21, %22, %cst, %23 : tensor<128x64xf16>, tensor<128x?x64xf16>, tensor<128x64x?xf16>, f16, tensor<128x?xf16>) outs(%24 : tensor<128x64xf16>) {
          ^bb0(%arg0: f32):
            iree_linalg_ext.yield %arg0 : f32
          } -> tensor<128x64xf16>
          iree_tensor_ext.dispatch.tensor.store %25, %14, offsets = [0, 0], sizes = [128, 64], strides = [1, 1] : tensor<128x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<128x64xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_41 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4[<umin = 58368, umax = 58368, udiv = 58368>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>], 
              %5[<umin = 320512, umax = 320512, udiv = 320512>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>, <umin = 313984, umax = 313984, udiv = 313984>], 
              %6[<umin = 41984, umax = 41984, udiv = 41984>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>], 
              %7[<umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 16384, umax = 16384, udiv = 16384>]
            : index, index, index, index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64xf16>>
          %10 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x32xi8>>
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>>
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf16>>
          %13 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#3) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          %14 = iree_tensor_ext.dispatch.tensor.load %9, offsets = [0, 0], sizes = [2048, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64xf16>> -> tensor<2048x64xf16>
          %15 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [2048, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x64x32xi8>> -> tensor<2048x64x32xi8>
          %16 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0, 0], sizes = [4, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>> -> tensor<4x64x32xf16>
          %17 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf16>> -> tensor<4x2048xf16>
          %18 = tensor.empty() : tensor<4x2048xf16>
          %19 = tensor.empty() : tensor<4x2048xf32>
          %20 = tensor.empty() : tensor<2048x64x32xf16>
          %21 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%14, %15 : tensor<2048x64xf16>, tensor<2048x64x32xi8>) outs(%20 : tensor<2048x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %25 = arith.extsi %in_0 : i8 to i32
            %26 = arith.sitofp %25 : i32 to f16
            %27 = arith.mulf %26, %in : f16
            linalg.yield %27 : f16
          } -> tensor<2048x64x32xf16>
          %22 = linalg.fill ins(%cst : f32) outs(%19 : tensor<4x2048xf32>) -> tensor<4x2048xf32>
          %23 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%16, %21 : tensor<4x64x32xf16>, tensor<2048x64x32xf16>) outs(%22 : tensor<4x2048xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %25 = arith.mulf %in, %in_0 : f16
            %26 = arith.extf %25 : f16 to f32
            %27 = arith.addf %26, %out : f32
            linalg.yield %27 : f32
          } -> tensor<4x2048xf32>
          %24 = linalg.generic {indexing_maps = [#map1, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%17, %23 : tensor<4x2048xf16>, tensor<4x2048xf32>) outs(%18 : tensor<4x2048xf16>) {
          ^bb0(%in: f16, %in_0: f32, %out: f16):
            %25 = arith.truncf %in_0 : f32 to f16
            %26 = arith.addf %in, %25 : f16
            linalg.yield %26 : f16
          } -> tensor<4x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %24, %13, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : tensor<4x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_50 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4[<umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12337152, umax = 12337152, udiv = 12337152>], 
              %5[<umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13027968, umax = 13027968, udiv = 13027968>, <umin = 13058048, umax = 13058048, udiv = 13058048>], 
              %6[<umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 0, umax = 0>], 
              %7[<umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 32768, umax = 32768, udiv = 32768>]
            : index, index, index, index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64xf16>>
          %10 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x32xi8>>
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>>
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%8#3) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x5632xf16>>
          %13 = iree_tensor_ext.dispatch.tensor.load %9, offsets = [0, 0], sizes = [5632, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64xf16>> -> tensor<5632x64xf16>
          %14 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [5632, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x32xi8>> -> tensor<5632x64x32xi8>
          %15 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0, 0], sizes = [4, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>> -> tensor<4x64x32xf16>
          %16 = tensor.empty() : tensor<4x5632xf16>
          %17 = tensor.empty() : tensor<4x5632xf32>
          %18 = tensor.empty() : tensor<5632x64x32xf16>
          %19 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%13, %14 : tensor<5632x64xf16>, tensor<5632x64x32xi8>) outs(%18 : tensor<5632x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %23 = arith.extsi %in_0 : i8 to i32
            %24 = arith.sitofp %23 : i32 to f16
            %25 = arith.mulf %24, %in : f16
            linalg.yield %25 : f16
          } -> tensor<5632x64x32xf16>
          %20 = linalg.fill ins(%cst : f32) outs(%17 : tensor<4x5632xf32>) -> tensor<4x5632xf32>
          %21 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%15, %19 : tensor<4x64x32xf16>, tensor<5632x64x32xf16>) outs(%20 : tensor<4x5632xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %23 = arith.mulf %in, %in_0 : f16
            %24 = arith.extf %23 : f16 to f32
            %25 = arith.addf %24, %out : f32
            linalg.yield %25 : f32
          } -> tensor<4x5632xf32>
          %22 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%21 : tensor<4x5632xf32>) outs(%16 : tensor<4x5632xf16>) {
          ^bb0(%in: f32, %out: f16):
            %23 = arith.truncf %in : f32 to f16
            linalg.yield %23 : f16
          } -> tensor<4x5632xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %12, offsets = [0, 0], sizes = [4, 5632], strides = [1, 1] : tensor<4x5632xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x5632xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_51 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout6) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32() {
          %cst = arith.constant 1.000000e+00 : f16
          %cst_0 = arith.constant 0.000000e+00 : f32
          %0 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(3) : i32
          %4 = hal.interface.constant.load layout(#pipeline_layout6) ordinal(4) : i32
          %5 = arith.index_castui %0 : i32 to index
          %6 = arith.index_castui %1 : i32 to index
          %7 = arith.index_castui %2 : i32 to index
          %8 = arith.index_castui %3 : i32 to index
          %9 = arith.index_castui %4 : i32 to index
          %10:5 = util.assume.int 
              %5[<umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 51840, umax = 51840, udiv = 51840>, <umin = 81920, umax = 81920, udiv = 81920>], 
              %6[<umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 772736, umax = 772736, udiv = 772736>, <umin = 802816, umax = 802816, udiv = 802816>], 
              %7[<umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 35456, umax = 35456, udiv = 35456>, <umin = 0, umax = 0>], 
              %8[<umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 24562304, umax = 24562304, udiv = 24562304>, <umin = 32768, umax = 32768, udiv = 32768>], 
              %9[<umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12337152, umax = 12337152, udiv = 12337152>]
            : index, index, index, index, index
          %11 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(0) alignment(64) offset(%10#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64xf16>>
          %12 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(0) alignment(64) offset(%10#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x32xi8>>
          %13 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(0) alignment(64) offset(%10#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>>
          %14 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(0) alignment(64) offset(%10#3) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x5632xf16>>
          %15 = hal.interface.binding.subspan layout(#pipeline_layout6) binding(1) alignment(64) offset(%10#4) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x5632xf16>>
          %16 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0], sizes = [5632, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64xf16>> -> tensor<5632x64xf16>
          %17 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 0, 0], sizes = [5632, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<5632x64x32xi8>> -> tensor<5632x64x32xi8>
          %18 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0, 0], sizes = [4, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>> -> tensor<4x64x32xf16>
          %19 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 0], sizes = [4, 5632], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x5632xf16>> -> tensor<4x5632xf16>
          %20 = tensor.empty() : tensor<4x5632xf16>
          %21 = tensor.empty() : tensor<4x5632xf32>
          %22 = tensor.empty() : tensor<5632x64x32xf16>
          %23 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%16, %17 : tensor<5632x64xf16>, tensor<5632x64x32xi8>) outs(%22 : tensor<5632x64x32xf16>) {
          ^bb0(%in: f16, %in_1: i8, %out: f16):
            %27 = arith.extsi %in_1 : i8 to i32
            %28 = arith.sitofp %27 : i32 to f16
            %29 = arith.mulf %28, %in : f16
            linalg.yield %29 : f16
          } -> tensor<5632x64x32xf16>
          %24 = linalg.fill ins(%cst_0 : f32) outs(%21 : tensor<4x5632xf32>) -> tensor<4x5632xf32>
          %25 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%18, %23 : tensor<4x64x32xf16>, tensor<5632x64x32xf16>) outs(%24 : tensor<4x5632xf32>) {
          ^bb0(%in: f16, %in_1: f16, %out: f32):
            %27 = arith.mulf %in, %in_1 : f16
            %28 = arith.extf %27 : f16 to f32
            %29 = arith.addf %28, %out : f32
            linalg.yield %29 : f32
          } -> tensor<4x5632xf32>
          %26 = linalg.generic {indexing_maps = [#map1, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%25, %19 : tensor<4x5632xf32>, tensor<4x5632xf16>) outs(%20 : tensor<4x5632xf16>) {
          ^bb0(%in: f32, %in_1: f16, %out: f16):
            %27 = arith.truncf %in : f32 to f16
            %28 = arith.negf %27 : f16
            %29 = math.exp %28 : f16
            %30 = arith.addf %29, %cst : f16
            %31 = arith.divf %cst, %30 : f16
            %32 = arith.mulf %31, %27 : f16
            %33 = arith.mulf %32, %in_1 : f16
            linalg.yield %33 : f16
          } -> tensor<4x5632xf16>
          iree_tensor_ext.dispatch.tensor.store %26, %15, offsets = [0, 0], sizes = [4, 5632], strides = [1, 1] : tensor<4x5632xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x5632xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_54 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout4) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.index_castui %1 : i32 to index
          %6 = arith.index_castui %2 : i32 to index
          %7 = arith.index_castui %3 : i32 to index
          %8:4 = util.assume.int 
              %4[<umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12352128, umax = 12352128, udiv = 12352128>, <umin = 12382208, umax = 12382208, udiv = 12382208>], 
              %5[<umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 24607360, umax = 24607360, udiv = 24607360>, <umin = 13103104, umax = 13103104, udiv = 13103104>], 
              %6[<umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12307072, umax = 12307072, udiv = 12307072>, <umin = 12337152, umax = 12337152, udiv = 12337152>], 
              %7[<umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 19072, umax = 19072, udiv = 19072>, <umin = 16384, umax = 16384, udiv = 16384>]
            : index, index, index, index
          %9 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176xf16>>
          %10 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#1) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176x32xi8>>
          %11 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#2) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x176x32xf16>>
          %12 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(0) alignment(64) offset(%8#3) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf16>>
          %13 = hal.interface.binding.subspan layout(#pipeline_layout4) binding(1) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          %14 = iree_tensor_ext.dispatch.tensor.load %9, offsets = [0, 0], sizes = [2048, 176], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176xf16>> -> tensor<2048x176xf16>
          %15 = iree_tensor_ext.dispatch.tensor.load %10, offsets = [0, 0, 0], sizes = [2048, 176, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<2048x176x32xi8>> -> tensor<2048x176x32xi8>
          %16 = iree_tensor_ext.dispatch.tensor.load %11, offsets = [0, 0, 0], sizes = [4, 176, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x176x32xf16>> -> tensor<4x176x32xf16>
          %17 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x2048xf16>> -> tensor<4x2048xf16>
          %18 = tensor.empty() : tensor<4x2048xf16>
          %19 = tensor.empty() : tensor<4x2048xf32>
          %20 = tensor.empty() : tensor<2048x176x32xf16>
          %21 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%14, %15 : tensor<2048x176xf16>, tensor<2048x176x32xi8>) outs(%20 : tensor<2048x176x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %25 = arith.extsi %in_0 : i8 to i32
            %26 = arith.sitofp %25 : i32 to f16
            %27 = arith.mulf %26, %in : f16
            linalg.yield %27 : f16
          } -> tensor<2048x176x32xf16>
          %22 = linalg.fill ins(%cst : f32) outs(%19 : tensor<4x2048xf32>) -> tensor<4x2048xf32>
          %23 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%16, %21 : tensor<4x176x32xf16>, tensor<2048x176x32xf16>) outs(%22 : tensor<4x2048xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %25 = arith.mulf %in, %in_0 : f16
            %26 = arith.extf %25 : f16 to f32
            %27 = arith.addf %26, %out : f32
            linalg.yield %27 : f32
          } -> tensor<4x2048xf32>
          %24 = linalg.generic {indexing_maps = [#map1, #map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%17, %23 : tensor<4x2048xf16>, tensor<4x2048xf32>) outs(%18 : tensor<4x2048xf16>) {
          ^bb0(%in: f16, %in_0: f32, %out: f16):
            %25 = arith.truncf %in_0 : f32 to f16
            %26 = arith.addf %in, %25 : f16
            linalg.yield %26 : f16
          } -> tensor<4x2048xf16>
          iree_tensor_ext.dispatch.tensor.store %24, %13, offsets = [0, 0], sizes = [4, 2048], strides = [1, 1] : tensor<4x2048xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x2048xf16>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_74 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_74_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_74_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c1_i64 = arith.constant 1 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c1_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_79 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_79_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_79_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 1, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_80 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_80_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_80_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 1, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_117 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_117_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_117_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c2_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_122 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_122_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_122_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 2, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_123 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_123_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_123_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 2, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_160 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_160_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_160_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c3_i64 = arith.constant 3 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c3_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_165 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_165_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_165_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 3, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_166 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_166_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_166_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 3, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_203 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_203_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_203_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c4_i64 = arith.constant 4 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c4_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_208 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_208_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_208_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 4, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_209 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_209_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_209_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 4, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_246 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_246_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_246_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c5_i64 = arith.constant 5 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c5_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_251 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_251_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_251_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 5, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_252 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_252_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_252_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 5, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_289 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_289_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_289_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c6_i64 = arith.constant 6 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c6_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_294 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_294_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_294_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 6, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_295 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_295_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_295_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 6, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_332 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_332_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_332_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c7_i64 = arith.constant 7 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c7_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_337 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_337_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_337_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 7, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_338 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_338_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_338_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 7, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_375 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_375_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_375_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c8_i64 = arith.constant 8 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c8_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_380 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_380_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_380_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 8, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_381 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_381_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_381_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 8, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_418 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_418_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_418_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c9_i64 = arith.constant 9 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c9_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_423 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_423_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_423_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 9, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_424 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_424_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_424_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 9, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_461 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_461_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_461_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c10_i64 = arith.constant 10 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c10_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_466 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_466_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_466_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 10, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_467 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_467_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_467_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 10, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_504 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_504_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_504_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c11_i64 = arith.constant 11 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c11_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_509 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_509_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_509_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 11, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_510 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_510_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_510_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 11, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_547 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_547_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_547_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c12_i64 = arith.constant 12 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c12_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_552 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_552_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_552_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 12, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_553 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_553_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_553_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 12, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_590 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_590_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_590_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c13_i64 = arith.constant 13 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c13_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_595 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_595_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_595_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 13, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_596 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_596_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_596_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 13, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_633 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_633_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_633_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c14_i64 = arith.constant 14 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c14_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_638 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_638_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_638_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 14, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_639 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_639_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_639_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 14, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_676 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_676_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_676_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c15_i64 = arith.constant 15 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c15_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_681 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_681_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_681_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 15, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_682 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_682_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_682_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 15, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_719 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_719_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_719_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c16_i64 = arith.constant 16 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c16_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_724 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_724_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_724_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 16, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_725 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_725_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_725_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 16, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_762 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_762_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_762_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c17_i64 = arith.constant 17 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c17_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_767 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_767_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_767_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 17, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_768 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_768_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_768_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 17, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_805 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_805_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_805_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c18_i64 = arith.constant 18 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c18_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_810 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_810_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_810_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 18, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_811 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_811_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_811_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 18, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_848 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_848_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_848_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c19_i64 = arith.constant 19 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c19_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_853 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_853_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_853_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 19, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_854 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_854_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_854_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 19, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_891 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_891_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_891_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c20_i64 = arith.constant 20 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c20_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_896 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_896_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_896_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 20, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_897 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_897_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_897_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 20, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_934 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_934_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_934_elementwise_4_i64() {
          %c22_i64 = arith.constant 22 : i64
          %c21_i64 = arith.constant 21 : i64
          %c2_i64 = arith.constant 2 : i64
          %c0 = arith.constant 0 : index
          %c18944 = arith.constant 18944 : index
          %c37504 = arith.constant 37504 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout2) ordinal(0) : i32
          %1 = arith.index_castui %0 : i32 to index
          %2 = util.assume.int %1<umin = 1, umax = 63> : index
          %3 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(1) alignment(64) offset(%c18944) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>>
          %4 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(2) alignment(64) offset(%c37504) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          %5 = iree_tensor_ext.dispatch.workload.ordinal %2, 0 : index
          %6 = hal.interface.binding.subspan layout(#pipeline_layout2) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5}
          %7 = iree_tensor_ext.dispatch.tensor.load %6, offsets = [0, 0], sizes = [4, %5], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%5} -> tensor<4x?xi64>
          %8 = iree_tensor_ext.dispatch.tensor.load %3, offsets = [0], sizes = [4], strides = [1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4xi64>> -> tensor<4xi64>
          %9 = tensor.empty() : tensor<4xi64>
          %10 = linalg.generic {indexing_maps = [#map2, #map2], iterator_types = ["parallel"]} ins(%8 : tensor<4xi64>) outs(%9 : tensor<4xi64>) {
          ^bb0(%in: i64, %out: i64):
            %11 = linalg.index 0 : index
            %12 = arith.index_cast %in : i64 to index
            %extracted = tensor.extract %7[%11, %12] : tensor<4x?xi64>
            %13 = arith.muli %extracted, %c22_i64 : i64
            %14 = arith.addi %13, %c21_i64 : i64
            %15 = arith.muli %14, %c2_i64 : i64
            linalg.yield %15 : i64
          } -> tensor<4xi64>
          iree_tensor_ext.dispatch.tensor.store %10, %4, offsets = [0], sizes = [4], strides = [1] : tensor<4xi64> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4xi64>>
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_939 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_939_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_939_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %c200704000 = arith.constant 200704000 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout15) ordinal(2) : i32
          %3 = arith.extui %0 : i32 to i64
          %4 = arith.extui %1 : i32 to i64
          %5 = arith.shli %4, %c32_i64 : i64
          %6 = arith.ori %3, %5 : i64
          %7 = arith.index_castui %6 : i64 to index
          %8 = arith.index_castui %2 : i32 to index
          %9:2 = util.assume.int 
              %7<umin = 1, umax = 9007199254740991>, 
              %8<umin = 1, umax = 63>
            : index, index
          %10 = iree_tensor_ext.dispatch.workload.ordinal %9#0, 0 : index
          %11 = iree_tensor_ext.dispatch.workload.ordinal %9#1, 1 : index
          %12 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10}
          %13 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11}
          %14 = hal.interface.binding.subspan layout(#pipeline_layout15) binding(2) alignment(64) offset(%c200704000) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          %15 = iree_tensor_ext.dispatch.tensor.load %13, offsets = [0, 0], sizes = [4, %11], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%11} -> tensor<4x?xi64>
          %16 = tensor.empty(%11) : tensor<4x4x8x?x32x64xf16>
          %17 = tensor.empty(%11) : tensor<4x?x4x32x64xf16>
          %18 = iree_tensor_ext.dispatch.tensor.load %12, offsets = [0, 21, 0, 0, 0, 0], sizes = [%10, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%10} -> tensor<?x4x32x64xf16>
          %19 = iree_linalg_ext.gather dimension_map = [0] ins(%18, %15 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%17 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %20 = linalg.generic {indexing_maps = [#map25, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%19 : tensor<4x?x4x32x64xf16>) outs(%16 : tensor<4x4x8x?x32x64xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x?x32x64xf16>
          iree_tensor_ext.dispatch.tensor.store %20, %14, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, %11, 32, 64], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x?x32x64xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x?x32x64xf16>>{%11}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_940 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_940_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice(%arg1, %arg2)
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_940_gather_4xDx4x32x64xf16_generic() {
          %c32_i64 = arith.constant 32 : i64
          %c0 = arith.constant 0 : index
          %0 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(0) : i32
          %1 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(1) : i32
          %2 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(2) : i32
          %3 = hal.interface.constant.load layout(#pipeline_layout16) ordinal(3) : i32
          %4 = arith.index_castui %0 : i32 to index
          %5 = arith.extui %1 : i32 to i64
          %6 = arith.extui %2 : i32 to i64
          %7 = arith.shli %6, %c32_i64 : i64
          %8 = arith.ori %5, %7 : i64
          %9 = arith.index_castui %8 : i64 to index
          %10 = arith.index_castui %3 : i32 to index
          %11:3 = util.assume.int 
              %4<umin = 201228288, umax = 233734144>, 
              %9<umin = 1, umax = 9007199254740991>, 
              %10<umin = 1, umax = 63>
            : index, index, index
          %12 = iree_tensor_ext.dispatch.workload.ordinal %11#1, 0 : index
          %13 = iree_tensor_ext.dispatch.workload.ordinal %11#2, 1 : index
          %14 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(0) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12}
          %15 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(1) alignment(64) offset(%c0) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13}
          %16 = hal.interface.binding.subspan layout(#pipeline_layout16) binding(2) alignment(64) offset(%11#0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          %17 = iree_tensor_ext.dispatch.tensor.load %15, offsets = [0, 0], sizes = [4, %13], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x?xi64>>{%13} -> tensor<4x?xi64>
          %18 = tensor.empty(%13) : tensor<4x4x8x64x?x32xf16>
          %19 = tensor.empty(%13) : tensor<4x?x4x32x64xf16>
          %20 = iree_tensor_ext.dispatch.tensor.load %14, offsets = [0, 21, 1, 0, 0, 0], sizes = [%12, 1, 1, 4, 32, 64], strides = [1, 1, 1, 1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<?x22x2x4x32x64xf16>>{%12} -> tensor<?x4x32x64xf16>
          %21 = iree_linalg_ext.gather dimension_map = [0] ins(%20, %17 : tensor<?x4x32x64xf16>, tensor<4x?xi64>) outs(%19 : tensor<4x?x4x32x64xf16>) -> tensor<4x?x4x32x64xf16>
          %22 = linalg.generic {indexing_maps = [#map27, #map26], iterator_types = ["parallel", "parallel", "parallel", "parallel", "parallel", "parallel"]} ins(%21 : tensor<4x?x4x32x64xf16>) outs(%18 : tensor<4x4x8x64x?x32xf16>) {
          ^bb0(%in: f16, %out: f16):
            linalg.yield %in : f16
          } -> tensor<4x4x8x64x?x32xf16>
          iree_tensor_ext.dispatch.tensor.store %22, %16, offsets = [0, 0, 0, 0, 0, 0], sizes = [4, 4, 8, 64, %13, 32], strides = [1, 1, 1, 1, 1, 1] : tensor<4x4x8x64x?x32xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x4x8x64x?x32xf16>>{%13}
          return
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_964 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_964_matmul_like_4x32000x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %x, %y, %z = iree_tensor_ext.dispatch.workgroup_count_from_slice()
        hal.return %x, %y, %z : index, index, index
      }
      builtin.module {
        func.func @decode_bs4$async_dispatch_964_matmul_like_4x32000x64x32_f16xf16xf32() {
          %cst = arith.constant 0.000000e+00 : f32
          %c32768 = arith.constant 32768 : index
          %c4128768 = arith.constant 4128768 : index
          %c16384 = arith.constant 16384 : index
          %c0 = arith.constant 0 : index
          %0 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c32768) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64xf16>>
          %1 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c4128768) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64x32xi8>>
          %2 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(0) alignment(64) offset(%c16384) flags("ReadOnly|Indirect") : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>>
          %3 = hal.interface.binding.subspan layout(#pipeline_layout1) binding(1) alignment(64) offset(%c0) flags(Indirect) : !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32000xf16>>
          %4 = iree_tensor_ext.dispatch.tensor.load %0, offsets = [0, 0], sizes = [32000, 64], strides = [1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64xf16>> -> tensor<32000x64xf16>
          %5 = iree_tensor_ext.dispatch.tensor.load %1, offsets = [0, 0, 0], sizes = [32000, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<32000x64x32xi8>> -> tensor<32000x64x32xi8>
          %6 = iree_tensor_ext.dispatch.tensor.load %2, offsets = [0, 0, 0], sizes = [4, 64, 32], strides = [1, 1, 1] : !iree_tensor_ext.dispatch.tensor<readonly:tensor<4x64x32xf16>> -> tensor<4x64x32xf16>
          %7 = tensor.empty() : tensor<4x32000xf16>
          %8 = tensor.empty() : tensor<4x32000xf32>
          %9 = tensor.empty() : tensor<32000x64x32xf16>
          %10 = linalg.generic {indexing_maps = [#map4, #map5, #map5], iterator_types = ["parallel", "parallel", "parallel"]} ins(%4, %5 : tensor<32000x64xf16>, tensor<32000x64x32xi8>) outs(%9 : tensor<32000x64x32xf16>) {
          ^bb0(%in: f16, %in_0: i8, %out: f16):
            %14 = arith.extsi %in_0 : i8 to i32
            %15 = arith.sitofp %14 : i32 to f16
            %16 = arith.mulf %15, %in : f16
            linalg.yield %16 : f16
          } -> tensor<32000x64x32xf16>
          %11 = linalg.fill ins(%cst : f32) outs(%8 : tensor<4x32000xf32>) -> tensor<4x32000xf32>
          %12 = linalg.generic {indexing_maps = [#map6, #map7, #map8], iterator_types = ["parallel", "parallel", "reduction", "reduction"]} ins(%6, %10 : tensor<4x64x32xf16>, tensor<32000x64x32xf16>) outs(%11 : tensor<4x32000xf32>) {
          ^bb0(%in: f16, %in_0: f16, %out: f32):
            %14 = arith.mulf %in, %in_0 : f16
            %15 = arith.extf %14 : f16 to f32
            %16 = arith.addf %15, %out : f32
            linalg.yield %16 : f32
          } -> tensor<4x32000xf32>
          %13 = linalg.generic {indexing_maps = [#map1, #map1], iterator_types = ["parallel", "parallel"]} ins(%12 : tensor<4x32000xf32>) outs(%7 : tensor<4x32000xf16>) {
          ^bb0(%in: f32, %out: f16):
            %14 = arith.truncf %in : f32 to f16
            linalg.yield %14 : f16
          } -> tensor<4x32000xf16>
          iree_tensor_ext.dispatch.tensor.store %13, %3, offsets = [0, 0], sizes = [4, 32000], strides = [1, 1] : tensor<4x32000xf16> -> !iree_tensor_ext.dispatch.tensor<writeonly:tensor<4x32000xf16>>
          return
        }
      }
    }
  }
  util.global private @__constant_tensor_4x4x1x8x1xf32 : !stream.resource<constant>
  util.func public @decode_bs4$async(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view, %arg3: !hal.buffer_view, %arg4: !hal.buffer_view, %arg5: !hal.fence, %arg6: !hal.fence) -> !hal.buffer_view attributes {inlining_policy = #util.inline.never, iree.abi.model = "coarse-fences", iree.abi.stub} {
    %c256000 = arith.constant 256000 : index
    %c12255232 = arith.constant 12255232 : index
    %c8192 = arith.constant 8192 : index
    %c512 = arith.constant 512 : index
    %c524288 = arith.constant 524288 : index
    %c557056 = arith.constant 557056 : index
    %c4456448 = arith.constant 4456448 : index
    %c69632000 = arith.constant 69632000 : index
    %c720896 = arith.constant 720896 : index
    %c5632 = arith.constant 5632 : index
    %c1024 = arith.constant 1024 : index
    %c32 = arith.constant 32 : index
    %c4 = arith.constant 4 : index
    %c1 = arith.constant 1 : index
    %c360448 = arith.constant 360448 : index
    %c0 = arith.constant 0 : index
    %c200704000 = arith.constant 200704000 : index
    %c0_i32 = arith.constant 0 : i32
    %c32_i64 = arith.constant 32 : i64
    %c4096000_i32 = arith.constant 4096000 : i32
    %c16384_i32 = arith.constant 16384 : i32
    %c49152_i32 = arith.constant 49152 : i32
    %c49216_i32 = arith.constant 49216 : i32
    %c65600_i32 = arith.constant 65600 : i32
    %c327744_i32 = arith.constant 327744 : i32
    %c32768_i32 = arith.constant 32768 : i32
    %c4522048_i32 = arith.constant 4522048 : i32
    %c4554816_i32 = arith.constant 4554816 : i32
    %c51200_i32 = arith.constant 51200 : i32
    %c83968_i32 = arith.constant 83968 : i32
    %c608256_i32 = arith.constant 608256 : i32
    %c16896_i32 = arith.constant 16896 : i32
    %c17408_i32 = arith.constant 17408 : i32
    %c25600_i32 = arith.constant 25600 : i32
    %c41984_i32 = arith.constant 41984 : i32
    %c43008_i32 = arith.constant 43008 : i32
    %c19072_i32 = arith.constant 19072 : i32
    %c19136_i32 = arith.constant 19136 : i32
    %c19264_i32 = arith.constant 19264 : i32
    %c58368_i32 = arith.constant 58368 : i32
    %c320512_i32 = arith.constant 320512 : i32
    %c35456_i32 = arith.constant 35456 : i32
    %c51840_i32 = arith.constant 51840 : i32
    %c772736_i32 = arith.constant 772736 : i32
    %c12307072_i32 = arith.constant 12307072 : i32
    %c13027968_i32 = arith.constant 13027968 : i32
    %c24562304_i32 = arith.constant 24562304 : i32
    %c12352128_i32 = arith.constant 12352128 : i32
    %c24607360_i32 = arith.constant 24607360 : i32
    %c68224_i32 = arith.constant 68224 : i32
    %c330368_i32 = arith.constant 330368 : i32
    %c4524672_i32 = arith.constant 4524672 : i32
    %c4557440_i32 = arith.constant 4557440 : i32
    %c84608_i32 = arith.constant 84608 : i32
    %c608896_i32 = arith.constant 608896 : i32
    %c610944_i32 = arith.constant 610944 : i32
    %c619136_i32 = arith.constant 619136 : i32
    %c36480_i32 = arith.constant 36480 : i32
    %c37504_i32 = arith.constant 37504 : i32
    %c35584_i32 = arith.constant 35584 : i32
    %c313984_i32 = arith.constant 313984 : i32
    %c16512_i32 = arith.constant 16512 : i32
    %c65536_i32 = arith.constant 65536 : i32
    %c81920_i32 = arith.constant 81920 : i32
    %c802816_i32 = arith.constant 802816 : i32
    %c12337152_i32 = arith.constant 12337152 : i32
    %c13058048_i32 = arith.constant 13058048 : i32
    %c12382208_i32 = arith.constant 12382208 : i32
    %c13103104_i32 = arith.constant 13103104 : i32
    %c4128768_i32 = arith.constant 4128768 : i32
    %__parameter_model_output_weight_tensor_32000x2176xi8 = util.global.load immutable @__parameter_model_output_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    %__parameter_model_output_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_output_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_token_embd_weight_tensor_32000x2176xi8 = util.global.load immutable @__parameter_model_token_embd_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    %__constant_tensor_4x4x1x8x1xf32 = util.global.load immutable @__constant_tensor_4x4x1x8x1xf32 : !stream.resource<constant>
    %element_type_i64 = hal.element_type<i64> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c4, %c1]) type(%element_type_i64) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<4x1xi64> in !stream.resource<external>{%c32}
    %1 = stream.timepoint.import on(#hal.device.affinity<@__device_0>) %arg5 : (!hal.fence) => !stream.timepoint
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c4]) type(%element_type_i64) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<4xi64> in !stream.resource<external>{%c32}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c4]) type(%element_type_i64) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg2 : !hal.buffer_view -> tensor<4xi64> in !stream.resource<external>{%c32}
    %4 = hal.buffer_view.dim<%arg3 : !hal.buffer_view>[1] : index
    hal.buffer_view.assert<%arg3 : !hal.buffer_view> message("tensor") shape([%c4, %4]) type(%element_type_i64) encoding(%dense_row_major)
    %5 = arith.muli %4, %c32 : index
    %6 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg3 : !hal.buffer_view -> tensor<4x?xi64>{%4} in !stream.resource<external>{%5}
    %7 = hal.buffer_view.dim<%arg4 : !hal.buffer_view>[0] : index
    %element_type_f16 = hal.element_type<f16> : i32
    hal.buffer_view.assert<%arg4 : !hal.buffer_view> message("tensor") shape([%7, %c360448]) type(%element_type_f16) encoding(%dense_row_major)
    %8 = arith.muli %7, %c720896 : index
    %9 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg4 : !hal.buffer_view -> tensor<?x360448xf16>{%7} in !stream.resource<external>{%8}
    %10 = util.assume.int %4<umin = 1, umax = 63> : index
    %11 = util.assume.int %7<umin = 1, umax = 9007199254740991> : index
    %12 = arith.muli %11, %c5632 overflow<nsw> : index
    %13 = arith.muli %10, %c32 : index
    %14 = arith.muli %10, %c524288 : index
    %15 = arith.muli %10, %c1024 : index
    %16 = arith.muli %10, %c8192 : index
    %17 = arith.muli %10, %c32 overflow<nsw> : index
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) await(%1) => !stream.resource<external>{%c256000} => !stream.timepoint
    %18 = arith.addi %14, %c200704000 : index
    %19 = arith.addi %18, %14 : index
    %20 = arith.addi %19, %16 : index
    %result_0, %result_timepoint_1 = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) await(%1) => !stream.resource<transient>{%20} => !stream.timepoint
    %21 = stream.timepoint.join max(%result_timepoint, %result_timepoint_1) => !stream.timepoint
    %22 = arith.index_castui %10 : index to i32
    %23 = arith.index_castui %12 : index to i64
    %24 = arith.index_castui %12 : index to i32
    %25 = arith.shrui %23, %c32_i64 : i64
    %26 = arith.trunci %25 : i64 to i32
    %27 = arith.index_castui %11 : index to i64
    %28 = arith.index_castui %11 : index to i32
    %29 = arith.shrui %27, %c32_i64 : i64
    %30 = arith.trunci %29 : i64 to i32
    %31 = arith.index_castui %19 : index to i32
    %32 = arith.index_castui %15 : index to i32
    %33 = arith.index_castui %13 : index to i32
    %34 = arith.index_castui %18 : index to i32
    %35 = arith.index_castui %17 : index to i32
    %36 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%21) => with(%__parameter_model_token_embd_weight_tensor_32000x2176xi8 as %arg7: !stream.resource<constant>{%c69632000}, %0 as %arg8: !stream.resource<external>{%c32}, %__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 as %arg9: !stream.resource<constant>{%c8192}, %__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 as %arg10: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 as %arg11: !stream.resource<constant>{%c557056}, %__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 as %arg12: !stream.resource<constant>{%c557056}, %3 as %arg13: !stream.resource<external>{%c32}, %__constant_tensor_4x4x1x8x1xf32 as %arg14: !stream.resource<constant>{%c512}, %6 as %arg15: !stream.resource<external>{%5}, %9 as %arg16: !stream.resource<external>{%8}, %2 as %arg17: !stream.resource<external>{%c32}, %__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 as %arg18: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 as %arg19: !stream.resource<constant>{%c8192}, %__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 as %arg20: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 as %arg21: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 as %arg22: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 as %arg23: !stream.resource<constant>{%c8192}, %__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 as %arg24: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 as %arg25: !stream.resource<constant>{%c557056}, %__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 as %arg26: !stream.resource<constant>{%c557056}, %__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 as %arg27: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 as %arg28: !stream.resource<constant>{%c8192}, %__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 as %arg29: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 as %arg30: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 as %arg31: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 as %arg32: !stream.resource<constant>{%c8192}, %__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 as %arg33: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 as %arg34: !stream.resource<constant>{%c557056}, %__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 as %arg35: !stream.resource<constant>{%c557056}, %__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 as %arg36: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 as %arg37: !stream.resource<constant>{%c8192}, %__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 as %arg38: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 as %arg39: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 as %arg40: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 as %arg41: !stream.resource<constant>{%c8192}, %__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 as %arg42: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 as %arg43: !stream.resource<constant>{%c557056}, %__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 as %arg44: !stream.resource<constant>{%c557056}, %__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 as %arg45: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 as %arg46: !stream.resource<constant>{%c8192}, %__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 as %arg47: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 as %arg48: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 as %arg49: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 as %arg50: !stream.resource<constant>{%c8192}, %__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 as %arg51: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 as %arg52: !stream.resource<constant>{%c557056}, %__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 as %arg53: !stream.resource<constant>{%c557056}, %__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 as %arg54: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 as %arg55: !stream.resource<constant>{%c8192}, %__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 as %arg56: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 as %arg57: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 as %arg58: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 as %arg59: !stream.resource<constant>{%c8192}, %__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 as %arg60: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 as %arg61: !stream.resource<constant>{%c557056}, %__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 as %arg62: !stream.resource<constant>{%c557056}, %__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 as %arg63: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 as %arg64: !stream.resource<constant>{%c8192}, %__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 as %arg65: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 as %arg66: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 as %arg67: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 as %arg68: !stream.resource<constant>{%c8192}, %__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 as %arg69: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 as %arg70: !stream.resource<constant>{%c557056}, %__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 as %arg71: !stream.resource<constant>{%c557056}, %__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 as %arg72: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 as %arg73: !stream.resource<constant>{%c8192}, %__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 as %arg74: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 as %arg75: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 as %arg76: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 as %arg77: !stream.resource<constant>{%c8192}, %__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 as %arg78: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 as %arg79: !stream.resource<constant>{%c557056}, %__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 as %arg80: !stream.resource<constant>{%c557056}, %__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 as %arg81: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 as %arg82: !stream.resource<constant>{%c8192}, %__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 as %arg83: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 as %arg84: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 as %arg85: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 as %arg86: !stream.resource<constant>{%c8192}, %__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 as %arg87: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 as %arg88: !stream.resource<constant>{%c557056}, %__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 as %arg89: !stream.resource<constant>{%c557056}, %__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 as %arg90: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 as %arg91: !stream.resource<constant>{%c8192}, %__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 as %arg92: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 as %arg93: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 as %arg94: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 as %arg95: !stream.resource<constant>{%c8192}, %__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 as %arg96: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 as %arg97: !stream.resource<constant>{%c557056}, %__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 as %arg98: !stream.resource<constant>{%c557056}, %__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 as %arg99: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 as %arg100: !stream.resource<constant>{%c8192}, %__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 as %arg101: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 as %arg102: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 as %arg103: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 as %arg104: !stream.resource<constant>{%c8192}, %__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 as %arg105: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 as %arg106: !stream.resource<constant>{%c557056}, %__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 as %arg107: !stream.resource<constant>{%c557056}, %__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 as %arg108: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 as %arg109: !stream.resource<constant>{%c8192}, %__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 as %arg110: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 as %arg111: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 as %arg112: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 as %arg113: !stream.resource<constant>{%c8192}, %__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 as %arg114: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 as %arg115: !stream.resource<constant>{%c557056}, %__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 as %arg116: !stream.resource<constant>{%c557056}, %__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 as %arg117: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 as %arg118: !stream.resource<constant>{%c8192}, %__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 as %arg119: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 as %arg120: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 as %arg121: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 as %arg122: !stream.resource<constant>{%c8192}, %__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 as %arg123: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 as %arg124: !stream.resource<constant>{%c557056}, %__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 as %arg125: !stream.resource<constant>{%c557056}, %__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 as %arg126: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 as %arg127: !stream.resource<constant>{%c8192}, %__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 as %arg128: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 as %arg129: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 as %arg130: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 as %arg131: !stream.resource<constant>{%c8192}, %__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 as %arg132: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 as %arg133: !stream.resource<constant>{%c557056}, %__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 as %arg134: !stream.resource<constant>{%c557056}, %__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 as %arg135: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 as %arg136: !stream.resource<constant>{%c8192}, %__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 as %arg137: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 as %arg138: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 as %arg139: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 as %arg140: !stream.resource<constant>{%c8192}, %__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 as %arg141: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 as %arg142: !stream.resource<constant>{%c557056}, %__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 as %arg143: !stream.resource<constant>{%c557056}, %__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 as %arg144: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 as %arg145: !stream.resource<constant>{%c8192}, %__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 as %arg146: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 as %arg147: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 as %arg148: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 as %arg149: !stream.resource<constant>{%c8192}, %__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 as %arg150: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 as %arg151: !stream.resource<constant>{%c557056}, %__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 as %arg152: !stream.resource<constant>{%c557056}, %__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 as %arg153: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 as %arg154: !stream.resource<constant>{%c8192}, %__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 as %arg155: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 as %arg156: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 as %arg157: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 as %arg158: !stream.resource<constant>{%c8192}, %__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 as %arg159: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 as %arg160: !stream.resource<constant>{%c557056}, %__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 as %arg161: !stream.resource<constant>{%c557056}, %__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 as %arg162: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 as %arg163: !stream.resource<constant>{%c8192}, %__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 as %arg164: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 as %arg165: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 as %arg166: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 as %arg167: !stream.resource<constant>{%c8192}, %__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 as %arg168: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 as %arg169: !stream.resource<constant>{%c557056}, %__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 as %arg170: !stream.resource<constant>{%c557056}, %__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 as %arg171: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 as %arg172: !stream.resource<constant>{%c8192}, %__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 as %arg173: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 as %arg174: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 as %arg175: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 as %arg176: !stream.resource<constant>{%c8192}, %__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 as %arg177: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 as %arg178: !stream.resource<constant>{%c557056}, %__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 as %arg179: !stream.resource<constant>{%c557056}, %__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 as %arg180: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 as %arg181: !stream.resource<constant>{%c8192}, %__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 as %arg182: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 as %arg183: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 as %arg184: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 as %arg185: !stream.resource<constant>{%c8192}, %__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 as %arg186: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 as %arg187: !stream.resource<constant>{%c557056}, %__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 as %arg188: !stream.resource<constant>{%c557056}, %__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 as %arg189: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 as %arg190: !stream.resource<constant>{%c8192}, %__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 as %arg191: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 as %arg192: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 as %arg193: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 as %arg194: !stream.resource<constant>{%c8192}, %__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 as %arg195: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 as %arg196: !stream.resource<constant>{%c557056}, %__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 as %arg197: !stream.resource<constant>{%c557056}, %__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 as %arg198: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 as %arg199: !stream.resource<constant>{%c8192}, %__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 as %arg200: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 as %arg201: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 as %arg202: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 as %arg203: !stream.resource<constant>{%c8192}, %__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 as %arg204: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 as %arg205: !stream.resource<constant>{%c557056}, %__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 as %arg206: !stream.resource<constant>{%c557056}, %__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 as %arg207: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 as %arg208: !stream.resource<constant>{%c8192}, %__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 as %arg209: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 as %arg210: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 as %arg211: !stream.resource<constant>{%c12255232}, %__parameter_model_output_norm_weight_tensor_2048xf32 as %arg212: !stream.resource<constant>{%c8192}, %__parameter_model_output_weight_tensor_32000x2176xi8 as %arg213: !stream.resource<constant>{%c69632000}, %result as %arg214: !stream.resource<external>{%c256000}, %result_0 as %arg215: !stream.resource<transient>{%20}) {
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_0::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_0_slow_memcpy(%c0_i32 : i32) {
          ro %arg7[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_1::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_1_slow_memcpy(%c4096000_i32 : i32) {
          ro %arg7[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_2::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_2_elementwise_2048000x32_f16xi8xf16 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_3::@embedded_elf_x86_64::@decode_bs4$async_dispatch_3_elementwise_broadcast_4x2048_i64xf16 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        ro %arg8[%c0 for %c32] : !stream.resource<external>{%c32},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c16384_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c49152_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c16384_i32, %c49152_i32, %c49216_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c49216_i32, %c16384_i32 : i32, i32) {
          ro %arg9[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c65600_i32 : i32) {
          ro %arg10[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c327744_i32 : i32) {
          ro %arg10[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c65600_i32, %c327744_i32, %c16384_i32, %c32768_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4522048_i32 : i32) {
          ro %arg11[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4554816_i32 : i32) {
          ro %arg11[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4522048_i32, %c4554816_i32, %c16384_i32, %c49152_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51200_i32 : i32) {
          ro %arg12[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c83968_i32 : i32) {
          ro %arg12[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51200_i32, %c83968_i32, %c16384_i32, %c608256_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_17::@embedded_elf_x86_64::@decode_bs4$async_dispatch_17_elementwise_4_i64xf32 {
          ro %arg13[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_18::@embedded_elf_x86_64::@decode_bs4$async_dispatch_18_batch_mmt4d_4x1x4x1x1x8x1_f32 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        ro %arg14[%c0 for %c512] : !stream.resource<constant>{%c512},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_19::@embedded_elf_x86_64::@decode_bs4$async_dispatch_19_unpack_f32 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_20::@embedded_elf_x86_64::@decode_bs4$async_dispatch_20_elementwise_128_f32xf16 {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_21::@embedded_elf_x86_64::@decode_bs4$async_dispatch_21_elementwise_128_f32xf16 {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c32768_i32, %c17408_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c32768_i32, %c51200_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c17408_i32, %c51200_i32, %c25600_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c49152_i32, %c41984_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c49152_i32, %c43008_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c41984_i32, %c43008_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_28::@embedded_elf_x86_64::@decode_bs4$async_dispatch_28_elementwise_4_i64[%10](%22 : i32) {
          ro %arg13[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_29::@embedded_elf_x86_64::@decode_bs4$async_dispatch_29_elementwise_4_i64 {
          ro %arg13[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_30::@embedded_elf_x86_64::@decode_bs4$async_dispatch_30_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c19072_i32, %c19136_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c19136_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c19072_i32, %c19264_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608256_i32, %c19264_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_35::@embedded_elf_x86_64::@decode_bs4$async_dispatch_35_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_36::@embedded_elf_x86_64::@decode_bs4$async_dispatch_36_elementwise_broadcast_4xD_i64xf16[%15, %13](%31, %32, %33 : i32, i32, i32) {
          ro %arg17[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_37::@embedded_elf_x86_64::@decode_bs4$async_dispatch_37_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c25600_i32, %34, %31, %c41984_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c58368_i32 : i32) {
          ro %arg18[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c320512_i32 : i32) {
          ro %arg18[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c58368_i32, %c320512_i32, %c41984_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg19[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg20[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg20[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg21[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg21[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg22[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg22[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg23[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg24[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg24[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg25[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg25[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg26[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg26[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_74::@embedded_elf_x86_64::@decode_bs4$async_dispatch_74_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_79::@embedded_elf_x86_64::@decode_bs4$async_dispatch_79_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_80::@embedded_elf_x86_64::@decode_bs4$async_dispatch_80_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg27[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg27[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg28[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg29[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg29[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg30[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg30[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg31[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg31[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg32[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg33[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg33[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg34[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg34[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg35[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg35[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_117::@embedded_elf_x86_64::@decode_bs4$async_dispatch_117_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_122::@embedded_elf_x86_64::@decode_bs4$async_dispatch_122_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_123::@embedded_elf_x86_64::@decode_bs4$async_dispatch_123_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg36[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg36[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg37[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg38[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg38[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg39[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg39[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg40[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg40[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg41[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg42[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg42[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg43[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg43[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg44[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg44[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_160::@embedded_elf_x86_64::@decode_bs4$async_dispatch_160_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_165::@embedded_elf_x86_64::@decode_bs4$async_dispatch_165_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_166::@embedded_elf_x86_64::@decode_bs4$async_dispatch_166_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg45[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg45[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg46[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg47[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg47[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg48[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg48[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg49[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg49[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg50[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg51[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg51[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg52[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg52[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg53[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg53[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_203::@embedded_elf_x86_64::@decode_bs4$async_dispatch_203_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_208::@embedded_elf_x86_64::@decode_bs4$async_dispatch_208_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_209::@embedded_elf_x86_64::@decode_bs4$async_dispatch_209_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg54[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg54[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg55[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg56[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg56[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg57[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg57[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg58[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg58[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg59[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg60[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg60[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg61[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg61[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg62[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg62[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_246::@embedded_elf_x86_64::@decode_bs4$async_dispatch_246_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_251::@embedded_elf_x86_64::@decode_bs4$async_dispatch_251_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_252::@embedded_elf_x86_64::@decode_bs4$async_dispatch_252_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg63[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg63[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg64[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg65[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg65[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg66[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg66[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg67[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg67[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg68[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg69[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg69[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg70[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg70[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg71[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg71[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_289::@embedded_elf_x86_64::@decode_bs4$async_dispatch_289_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_294::@embedded_elf_x86_64::@decode_bs4$async_dispatch_294_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_295::@embedded_elf_x86_64::@decode_bs4$async_dispatch_295_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg72[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg72[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg73[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg74[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg74[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg75[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg75[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg76[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg76[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg77[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg78[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg78[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg79[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg79[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg80[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg80[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_332::@embedded_elf_x86_64::@decode_bs4$async_dispatch_332_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_337::@embedded_elf_x86_64::@decode_bs4$async_dispatch_337_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_338::@embedded_elf_x86_64::@decode_bs4$async_dispatch_338_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg81[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg81[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg82[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg83[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg83[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg84[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg84[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg85[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg85[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg86[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg87[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg87[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg88[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg88[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg89[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg89[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_375::@embedded_elf_x86_64::@decode_bs4$async_dispatch_375_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_380::@embedded_elf_x86_64::@decode_bs4$async_dispatch_380_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_381::@embedded_elf_x86_64::@decode_bs4$async_dispatch_381_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg90[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg90[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg91[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg92[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg92[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg93[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg93[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg94[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg94[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg95[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg96[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg96[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg97[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg97[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg98[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg98[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_418::@embedded_elf_x86_64::@decode_bs4$async_dispatch_418_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_423::@embedded_elf_x86_64::@decode_bs4$async_dispatch_423_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_424::@embedded_elf_x86_64::@decode_bs4$async_dispatch_424_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg99[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg99[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg100[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg101[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg101[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg102[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg102[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg103[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg103[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg104[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg105[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg105[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg106[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg106[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg107[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg107[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_461::@embedded_elf_x86_64::@decode_bs4$async_dispatch_461_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_466::@embedded_elf_x86_64::@decode_bs4$async_dispatch_466_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_467::@embedded_elf_x86_64::@decode_bs4$async_dispatch_467_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg108[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg108[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg109[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg110[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg110[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg111[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg111[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg112[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg112[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg113[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg114[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg114[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg115[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg115[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg116[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg116[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_504::@embedded_elf_x86_64::@decode_bs4$async_dispatch_504_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_509::@embedded_elf_x86_64::@decode_bs4$async_dispatch_509_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_510::@embedded_elf_x86_64::@decode_bs4$async_dispatch_510_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg117[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg117[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg118[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg119[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg119[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg120[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg120[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg121[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg121[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg122[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg123[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg123[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg124[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg124[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg125[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg125[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_547::@embedded_elf_x86_64::@decode_bs4$async_dispatch_547_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_552::@embedded_elf_x86_64::@decode_bs4$async_dispatch_552_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_553::@embedded_elf_x86_64::@decode_bs4$async_dispatch_553_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg126[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg126[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg127[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg128[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg128[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg129[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg129[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg130[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg130[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg131[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg132[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg132[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg133[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg133[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg134[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg134[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_590::@embedded_elf_x86_64::@decode_bs4$async_dispatch_590_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_595::@embedded_elf_x86_64::@decode_bs4$async_dispatch_595_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_596::@embedded_elf_x86_64::@decode_bs4$async_dispatch_596_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg135[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg135[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg136[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg137[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg137[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg138[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg138[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg139[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg139[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg140[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg141[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg141[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg142[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg142[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg143[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg143[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_633::@embedded_elf_x86_64::@decode_bs4$async_dispatch_633_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_638::@embedded_elf_x86_64::@decode_bs4$async_dispatch_638_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_639::@embedded_elf_x86_64::@decode_bs4$async_dispatch_639_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg144[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg144[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg145[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg146[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg146[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg147[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg147[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg148[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg148[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg149[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg150[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg150[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg151[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg151[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg152[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg152[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_676::@embedded_elf_x86_64::@decode_bs4$async_dispatch_676_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_681::@embedded_elf_x86_64::@decode_bs4$async_dispatch_681_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_682::@embedded_elf_x86_64::@decode_bs4$async_dispatch_682_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg153[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg153[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg154[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg155[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg155[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg156[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg156[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg157[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg157[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg158[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg159[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg159[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg160[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg160[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg161[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg161[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_719::@embedded_elf_x86_64::@decode_bs4$async_dispatch_719_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_724::@embedded_elf_x86_64::@decode_bs4$async_dispatch_724_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_725::@embedded_elf_x86_64::@decode_bs4$async_dispatch_725_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg162[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg162[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg163[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg164[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg164[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg165[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg165[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg166[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg166[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg167[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg168[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg168[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg169[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg169[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg170[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg170[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_762::@embedded_elf_x86_64::@decode_bs4$async_dispatch_762_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_767::@embedded_elf_x86_64::@decode_bs4$async_dispatch_767_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_768::@embedded_elf_x86_64::@decode_bs4$async_dispatch_768_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg171[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg171[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg172[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg173[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg173[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg174[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg174[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg175[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg175[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg176[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg177[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg177[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg178[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg178[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg179[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg179[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_805::@embedded_elf_x86_64::@decode_bs4$async_dispatch_805_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_810::@embedded_elf_x86_64::@decode_bs4$async_dispatch_810_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_811::@embedded_elf_x86_64::@decode_bs4$async_dispatch_811_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg180[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg180[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg181[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg182[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg182[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg183[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg183[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg184[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg184[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg185[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg186[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg186[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg187[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg187[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg188[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg188[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_848::@embedded_elf_x86_64::@decode_bs4$async_dispatch_848_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_853::@embedded_elf_x86_64::@decode_bs4$async_dispatch_853_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_854::@embedded_elf_x86_64::@decode_bs4$async_dispatch_854_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg189[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg189[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg190[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg191[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg191[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg192[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg192[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg193[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg193[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg194[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg195[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg195[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg196[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg196[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg197[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg197[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_891::@embedded_elf_x86_64::@decode_bs4$async_dispatch_891_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_896::@embedded_elf_x86_64::@decode_bs4$async_dispatch_896_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_897::@embedded_elf_x86_64::@decode_bs4$async_dispatch_897_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg198[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg198[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg199[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg200[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg200[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg201[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg201[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg202[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg202[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg203[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg204[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg204[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg205[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg205[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg206[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg206[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_934::@embedded_elf_x86_64::@decode_bs4$async_dispatch_934_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c16384_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c16384_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c16512_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c16512_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_939::@embedded_elf_x86_64::@decode_bs4$async_dispatch_939_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_940::@embedded_elf_x86_64::@decode_bs4$async_dispatch_940_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg207[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg207[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c16384_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c16384_i32, %c32768_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c16384_i32, %c0_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c32768_i32, %c0_i32, %c65536_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c65536_i32, %c0_i32 : i32, i32) {
          ro %arg208[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c81920_i32 : i32) {
          ro %arg209[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c802816_i32 : i32) {
          ro %arg209[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12337152_i32 : i32) {
          ro %arg210[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13058048_i32 : i32) {
          ro %arg210[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12337152_i32, %c13058048_i32, %c0_i32, %c32768_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c81920_i32, %c802816_i32, %c0_i32, %c32768_i32, %c12337152_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12382208_i32 : i32) {
          ro %arg211[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c13103104_i32 : i32) {
          ro %arg211[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12382208_i32, %c13103104_i32, %c12337152_i32, %c16384_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c16384_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c49152_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c16384_i32, %c49152_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c16384_i32 : i32, i32) {
          ro %arg212[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_0::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_0_slow_memcpy(%c32768_i32 : i32) {
          ro %arg213[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_1::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_1_slow_memcpy(%c4128768_i32 : i32) {
          ro %arg213[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_964::@embedded_elf_x86_64::@decode_bs4$async_dispatch_964_matmul_like_4x32000x64x32_f16xf16xf32 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg214[%c0 for %c256000] : !stream.resource<external>{%c256000}
      }
    } => !stream.timepoint
    %37 = stream.resource.dealloca on(#hal.device.affinity<@__device_0>) await(%36) => %result_0 : !stream.resource<transient>{%20} => !stream.timepoint
    stream.timepoint.chain_external on(#hal.device.affinity<@__device_0>) %37 => (%arg6 : !hal.fence)
    %38 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %result : tensor<4x1x32000xf16> in !stream.resource<external>{%c256000} -> !hal.buffer_view
    util.return %38 : !hal.buffer_view
  }
  util.func public @decode_bs4(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view, %arg3: !hal.buffer_view, %arg4: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = util.null : !hal.fence
    %c-1_i32 = arith.constant -1 : i32
    %c0 = arith.constant 0 : index
    %device_0 = hal.devices.get %c0 : !hal.device
    %fence = hal.fence.create device(%device_0 : !hal.device) flags("None") : !hal.fence
    %1 = util.call @decode_bs4$async(%arg0, %arg1, %arg2, %arg3, %arg4, %0, %fence) : (!hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.fence, !hal.fence) -> !hal.buffer_view
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) flags("None") : i32
    util.return %1 : !hal.buffer_view
  }
}
