$date
	Mon Mar 13 15:13:22 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module example_3_1_tb $end
$var wire 1 ! E $end
$var wire 1 " D $end
$var wire 1 # C $end
$var wire 1 $ B $end
$var wire 1 % A $end
$var integer 32 & k [31:0] $end
$scope module the_circuit $end
$var wire 1 % A $end
$var wire 1 $ B $end
$var wire 1 # C $end
$var wire 1 " D $end
$var wire 1 ! E $end
$var wire 1 ' w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b0 &
0%
0$
0#
1"
1!
$end
#100
0"
0!
1#
b1 &
#200
1"
1!
0#
1$
b10 &
#300
0"
0!
1#
b11 &
#400
1"
1!
0#
0$
1%
b100 &
#500
0"
0!
1#
b101 &
#600
1"
1!
1'
0#
1$
b110 &
#700
0!
1#
b111 &
#800
1!
0'
0#
0$
0%
b1000 &
