Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 17 22:42:38 2017
| Host         : weikang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: note_music/slw_clk_freq/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: slw_clk_20k/SLW_CLK_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slw_clk_50M/SLW_CLK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.313        0.000                      0                  270        0.262        0.000                      0                  270        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.313        0.000                      0                  270        0.262        0.000                      0                  270        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.237ns (28.845%)  route 3.051ns (71.155%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.358     9.616    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[0]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y135         FDRE (Setup_fdre_C_R)       -0.335    14.929    slw_clk_music/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.237ns (28.845%)  route 3.051ns (71.155%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.358     9.616    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[1]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y135         FDRE (Setup_fdre_C_R)       -0.335    14.929    slw_clk_music/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.237ns (28.845%)  route 3.051ns (71.155%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.358     9.616    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[2]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y135         FDRE (Setup_fdre_C_R)       -0.335    14.929    slw_clk_music/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 1.237ns (28.845%)  route 3.051ns (71.155%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.358     9.616    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[3]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y135         FDRE (Setup_fdre_C_R)       -0.335    14.929    slw_clk_music/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.237ns (29.825%)  route 2.911ns (70.175%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.217     9.475    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y136         FDRE                                         r  slw_clk_music/COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  slw_clk_music/COUNT_reg[4]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y136         FDRE (Setup_fdre_C_R)       -0.335    14.929    slw_clk_music/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.237ns (29.825%)  route 2.911ns (70.175%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.217     9.475    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y136         FDRE                                         r  slw_clk_music/COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  slw_clk_music/COUNT_reg[5]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y136         FDRE (Setup_fdre_C_R)       -0.335    14.929    slw_clk_music/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.237ns (29.825%)  route 2.911ns (70.175%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.217     9.475    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y136         FDRE                                         r  slw_clk_music/COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  slw_clk_music/COUNT_reg[6]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y136         FDRE (Setup_fdre_C_R)       -0.335    14.929    slw_clk_music/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.237ns (29.825%)  route 2.911ns (70.175%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.217     9.475    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y136         FDRE                                         r  slw_clk_music/COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  slw_clk_music/COUNT_reg[7]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y136         FDRE (Setup_fdre_C_R)       -0.335    14.929    slw_clk_music/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.237ns (29.900%)  route 2.900ns (70.100%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.206     9.464    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y140         FDRE                                         r  slw_clk_music/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    15.021    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  slw_clk_music/COUNT_reg[20]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y140         FDRE (Setup_fdre_C_R)       -0.335    14.932    slw_clk_music/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.467    

Slack (MET) :             5.467ns  (required time - arrival time)
  Source:                 slw_clk_music/COUNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.237ns (29.900%)  route 2.900ns (70.100%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  slw_clk_music/COUNT_reg[17]/Q
                         net (fo=3, routed)           0.882     6.665    note_music/COUNT_reg[17]
    SLICE_X6Y138         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  note_music/COUNT0_carry__0_i_6__0/O
                         net (fo=1, routed)           0.812     7.601    note_music/COUNT0_carry__0_i_6__0_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.124     7.725 r  note_music/COUNT0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     7.725    slw_clk_music/COUNT_reg[19]_0[1]
    SLICE_X8Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.258 r  slw_clk_music/COUNT0_carry__0/CO[3]
                         net (fo=24, routed)          1.206     9.464    slw_clk_music/COUNT0_carry__0_n_0
    SLICE_X7Y140         FDRE                                         r  slw_clk_music/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.680    15.021    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  slw_clk_music/COUNT_reg[21]/C
                         clock pessimism              0.281    15.302    
                         clock uncertainty           -0.035    15.267    
    SLICE_X7Y140         FDRE (Setup_fdre_C_R)       -0.335    14.932    slw_clk_music/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 slw_clk_music/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.672     1.556    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  slw_clk_music/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.118     1.815    slw_clk_music/SLW_CLK_reg_0[19]
    SLICE_X7Y139         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  slw_clk_music/COUNT_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.923    slw_clk_music/COUNT_reg[16]_i_1__3_n_4
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.946     2.074    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y139         FDRE                                         r  slw_clk_music/COUNT_reg[19]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X7Y139         FDRE (Hold_fdre_C_D)         0.105     1.661    slw_clk_music/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u1/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.672     1.556    u1/CLK_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  u1/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  u1/count2_reg[11]/Q
                         net (fo=5, routed)           0.118     1.815    u1/count2_reg[11]
    SLICE_X1Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  u1/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    u1/count2_reg[8]_i_1_n_4
    SLICE_X1Y137         FDRE                                         r  u1/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.946     2.074    u1/CLK_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  u1/count2_reg[11]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.105     1.661    u1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 slw_clk_50M/SLW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_50M/SLW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.662     1.546    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  slw_clk_50M/SLW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  slw_clk_50M/SLW_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.855    slw_clk_50M/clk
    SLICE_X3Y125         LUT5 (Prop_lut5_I4_O)        0.045     1.900 r  slw_clk_50M/SLW_CLK_i_1__3/O
                         net (fo=1, routed)           0.000     1.900    slw_clk_50M/SLW_CLK_i_1__3_n_0
    SLICE_X3Y125         FDRE                                         r  slw_clk_50M/SLW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.934     2.062    slw_clk_50M/CLK_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  slw_clk_50M/SLW_CLK_reg/C
                         clock pessimism             -0.516     1.546    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.091     1.637    slw_clk_50M/SLW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 note_music/slw_clk_freq/SLW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_music/slw_clk_freq/SLW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.642     1.526    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  note_music/slw_clk_freq/SLW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  note_music/slw_clk_freq/SLW_CLK_reg/Q
                         net (fo=5, routed)           0.175     1.865    note_music/slw_clk_freq/NOTEMUSICSWITCH_reg[0]
    SLICE_X8Y134         LUT5 (Prop_lut5_I4_O)        0.045     1.910 r  note_music/slw_clk_freq/SLW_CLK_i_1__1/O
                         net (fo=1, routed)           0.000     1.910    note_music/slw_clk_freq/SLW_CLK_i_1__1_n_0
    SLICE_X8Y134         FDRE                                         r  note_music/slw_clk_freq/SLW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.915     2.043    note_music/slw_clk_freq/CLK_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  note_music/slw_clk_freq/SLW_CLK_reg/C
                         clock pessimism             -0.517     1.526    
    SLICE_X8Y134         FDRE (Hold_fdre_C_D)         0.120     1.646    note_music/slw_clk_freq/SLW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slw_clk_note/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.669     1.553    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  slw_clk_note/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  slw_clk_note/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.814    slw_clk_note/COUNT_reg[11]
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.922 r  slw_clk_note/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.922    slw_clk_note/COUNT_reg[8]_i_1__1_n_4
    SLICE_X5Y133         FDRE                                         r  slw_clk_note/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.941     2.069    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y133         FDRE                                         r  slw_clk_note/COUNT_reg[11]/C
                         clock pessimism             -0.516     1.553    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.105     1.658    slw_clk_note/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slw_clk_music/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.670     1.554    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  slw_clk_music/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.815    slw_clk_music/SLW_CLK_reg_0[3]
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  slw_clk_music/COUNT_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.923    slw_clk_music/COUNT_reg[0]_i_1__0_n_4
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.943     2.071    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y135         FDRE                                         r  slw_clk_music/COUNT_reg[3]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X7Y135         FDRE (Hold_fdre_C_D)         0.105     1.659    slw_clk_music/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slw_clk_note/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.670     1.554    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  slw_clk_note/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  slw_clk_note/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.120     1.815    slw_clk_note/COUNT_reg[23]
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.923 r  slw_clk_note/COUNT_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.923    slw_clk_note/COUNT_reg[20]_i_1__1_n_4
    SLICE_X5Y136         FDRE                                         r  slw_clk_note/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.943     2.071    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  slw_clk_note/COUNT_reg[23]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.105     1.659    slw_clk_note/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slw_clk_note/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.667     1.551    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y131         FDRE                                         r  slw_clk_note/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  slw_clk_note/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.812    slw_clk_note/COUNT_reg[3]
    SLICE_X5Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.920 r  slw_clk_note/COUNT_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    slw_clk_note/COUNT_reg[0]_i_1_n_4
    SLICE_X5Y131         FDRE                                         r  slw_clk_note/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.939     2.067    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y131         FDRE                                         r  slw_clk_note/COUNT_reg[3]/C
                         clock pessimism             -0.516     1.551    
    SLICE_X5Y131         FDRE (Hold_fdre_C_D)         0.105     1.656    slw_clk_note/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slw_clk_music/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_music/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.673     1.557    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  slw_clk_music/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y140         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  slw_clk_music/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.120     1.818    slw_clk_music/COUNT_reg[23]
    SLICE_X7Y140         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.926 r  slw_clk_music/COUNT_reg[20]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.926    slw_clk_music/COUNT_reg[20]_i_1__3_n_4
    SLICE_X7Y140         FDRE                                         r  slw_clk_music/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.947     2.075    slw_clk_music/CLK_IBUF_BUFG
    SLICE_X7Y140         FDRE                                         r  slw_clk_music/COUNT_reg[23]/C
                         clock pessimism             -0.518     1.557    
    SLICE_X7Y140         FDRE (Hold_fdre_C_D)         0.105     1.662    slw_clk_music/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 slw_clk_note/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slw_clk_note/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.668     1.552    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  slw_clk_note/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  slw_clk_note/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.813    slw_clk_note/COUNT_reg[7]
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.921 r  slw_clk_note/COUNT_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.921    slw_clk_note/COUNT_reg[4]_i_1__1_n_4
    SLICE_X5Y132         FDRE                                         r  slw_clk_note/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.940     2.068    slw_clk_note/CLK_IBUF_BUFG
    SLICE_X5Y132         FDRE                                         r  slw_clk_note/COUNT_reg[7]/C
                         clock pessimism             -0.516     1.552    
    SLICE_X5Y132         FDRE (Hold_fdre_C_D)         0.105     1.657    slw_clk_note/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y134   note_music/slw_clk_freq/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y134   note_music/slw_clk_freq/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y134   note_music/slw_clk_freq/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y135   note_music/slw_clk_freq/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y135   note_music/slw_clk_freq/COUNT_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y135   note_music/slw_clk_freq/COUNT_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y135   note_music/slw_clk_freq/COUNT_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y131   note_music/slw_clk_freq/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y136   note_music/slw_clk_freq/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139   slw_clk_music/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139   slw_clk_music/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140   slw_clk_music/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140   slw_clk_music/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140   slw_clk_music/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139   slw_clk_music/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y139   slw_clk_music/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y140   slw_clk_music/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134   note_music/slw_clk_freq/SLW_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y134   note_music/slw_clk_freq/SLW_CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y131   note_music/slw_clk_freq/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y131   note_music/slw_clk_freq/COUNT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138   slw_clk_20k/COUNT_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138   slw_clk_20k/COUNT_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138   slw_clk_20k/COUNT_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y138   slw_clk_20k/COUNT_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y139   slw_clk_20k/COUNT_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y139   slw_clk_20k/COUNT_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y139   slw_clk_20k/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y124   slw_clk_50M/COUNT_reg[10]/C



