// Copyright 2022 The Fuchsia Authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#ifndef SRC_DEVICES_LIB_AMLOGIC_INCLUDE_SOC_AML_A1_A1_GPIO_H_
#define SRC_DEVICES_LIB_AMLOGIC_INCLUDE_SOC_AML_A1_A1_GPIO_H_

#define A1_GPIOP_COUNT 13
#define A1_GPIOB_COUNT 7
#define A1_GPIOX_COUNT 17
#define A1_GPIOF_COUNT 13
#define A1_GPIOA_COUNT 12

#define A1_GPIOP_START 0
#define A1_GPIOB_START A1_GPIOP_COUNT
#define A1_GPIOX_START (A1_GPIOB_START + A1_GPIOB_COUNT)
#define A1_GPIOF_START (A1_GPIOX_START + A1_GPIOX_COUNT)
#define A1_GPIOA_START (A1_GPIOF_START + A1_GPIOF_COUNT)

#define A1_GPIOP(n) (A1_GPIOP_START + n)
#define A1_GPIOB(n) (A1_GPIOB_START + n)
#define A1_GPIOX(n) (A1_GPIOX_START + n)
#define A1_GPIOF(n) (A1_GPIOF_START + n)
#define A1_GPIOA(n) (A1_GPIOA_START + n)

#define A1_PREG_PAD_GPIOP_I 0x0020
#define A1_PREG_PAD_GPIOP_O 0x0021
#define A1_PREG_PAD_GPIOP_OEN 0x0022
#define A1_PREG_PAD_GPIOP_PULL_EN 0x0023
#define A1_PREG_PAD_GPIOP_PULL_UP 0x0024
#define A1_PREG_PAD_GPIOP_DS 0x0025

#define A1_PREG_PAD_GPIOB_I 0x0030
#define A1_PREG_PAD_GPIOB_O 0x0031
#define A1_PREG_PAD_GPIOB_OEN 0x0032
#define A1_PREG_PAD_GPIOB_PULL_EN 0x0033
#define A1_PREG_PAD_GPIOB_PULL_UP 0x0034
#define A1_PREG_PAD_GPIOB_DS 0x0035

#define A1_PREG_PAD_GPIOX_I 0x0040
#define A1_PREG_PAD_GPIOX_O 0x0041
#define A1_PREG_PAD_GPIOX_OEN 0x0042
#define A1_PREG_PAD_GPIOX_PULL_EN 0x0043
#define A1_PREG_PAD_GPIOX_PULL_UP 0x0044
#define A1_PREG_PAD_GPIOX_DS 0x0045
#define A1_PREG_PAD_GPIOX_DS_EXT 0x0046

#define A1_PREG_PAD_GPIOF_I 0x0050
#define A1_PREG_PAD_GPIOF_O 0x0051
#define A1_PREG_PAD_GPIOF_OEN 0x0052
#define A1_PREG_PAD_GPIOF_PULL_EN 0x0053
#define A1_PREG_PAD_GPIOF_PULL_UP 0x0054
#define A1_PREG_PAD_GPIOF_DS 0x0055

#define A1_PREG_PAD_GPIOA_I 0x0060
#define A1_PREG_PAD_GPIOA_O 0x0061
#define A1_PREG_PAD_GPIOA_OEN 0x0062
#define A1_PREG_PAD_GPIOA_PULL_EN 0x0063
#define A1_PREG_PAD_GPIOA_PULL_UP 0x0064
#define A1_PREG_PAD_GPIOA_DS 0x0065

#define A1_PERIPHS_PIN_MUX_0 0x0000
#define A1_PERIPHS_PIN_MUX_1 0x0001
#define A1_PERIPHS_PIN_MUX_2 0x0002
#define A1_PERIPHS_PIN_MUX_3 0x0003
#define A1_PERIPHS_PIN_MUX_4 0x0004
#define A1_PERIPHS_PIN_MUX_5 0x0005
#define A1_PERIPHS_PIN_MUX_6 0x0006
#define A1_PERIPHS_PIN_MUX_7 0x0007
#define A1_PERIPHS_PIN_MUX_8 0x0008
#define A1_PERIPHS_PIN_MUX_9 0x0009
#define A1_PERIPHS_PIN_MUX_A 0x000a
#define A1_PERIPHS_PIN_MUX_B 0x000b
#define A1_PERIPHS_PIN_MUX_C 0x000c
#define A1_PERIPHS_PIN_MUX_D 0x000d
#define A1_PERIPHS_PIN_MUX_E 0x000e
#define A1_PERIPHS_PIN_MUX_F 0x000f

#define A1_GPIOP_PIN_START 0
#define A1_GPIOB_PIN_START 13
#define A1_GPIOX_PIN_START 20
#define A1_GPIOF_PIN_START 37
#define A1_GPIOA_PIN_START 50

#define A1_GPIO_INT_EDGE_POLARITY 0x0
#define A1_GPIO_IRQ_0_1_PIN_FILTER_SELECT 0x1
#define A1_GPIO_IRQ_2_3_PIN_FILTER_SELECT 0x2
#define A1_GPIO_IRQ_4_5_PIN_FILTER_SELECT 0x3
#define A1_GPIO_IRQ_6_7_PIN_FILTER_SELECT 0x4

#endif  // SRC_DEVICES_LIB_AMLOGIC_INCLUDE_SOC_AML_A1_A1_GPIO_H_
