# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
![ex2code](https://github.com/Visalan-H/Experiment--02-Implementation-of-combinational-logic-/assets/152077751/cac7cd04-580e-41b3-87cd-321c9d10c5d1)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Visalan H
RegisterNumber: 23007458
*/
## TRUTH TABLE
![ex2tt](https://github.com/Visalan-H/Experiment--02-Implementation-of-combinational-logic-/assets/152077751/6ea66daa-e37b-47b2-b704-ecf9c4950334)

## RTL realization
![ex2rtl](https://github.com/Visalan-H/Experiment--02-Implementation-of-combinational-logic-/assets/152077751/44f13254-bb32-4e2f-a36e-3f2a1ff0fe83)


Output:
## ![ex2output](https://github.com/Visalan-H/Experiment--02-Implementation-of-combinational-logic-/assets/152077751/ab527efc-3346-4afd-9020-3beb84a1baf4)
## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
