PPA Report for shift_reg_4bit_pipelined.v (Module: shift_reg_4bit_pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 12
IO Count: 14
Cell Count: 53

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 643.92 MHz
Reg-to-Reg Critical Path Delay: 1.434 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
