[INF:CM0023] Creating log file ../../build/regression/PartSelectHier/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<109> s<108> l<1:1> el<1:0>
n<> u<2> t<Package> p<31> s<3> l<1:1> el<1:8>
n<tlul_pkg> u<3> t<StringConst> p<31> s<29> l<1:9> el<1:17>
n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
n<> u<5> t<Struct_union> p<24> c<4> s<6> l<2:11> el<2:17>
n<> u<6> t<Packed_keyword> p<24> s<23> l<2:18> el<2:24>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:5> el<3:10>
n<10> u<8> t<IntConst> p<9> l<3:13> el<3:15>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:13> el<3:15>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:13> el<3:15>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:13> el<3:15>
n<0> u<12> t<IntConst> p<13> l<3:16> el<3:17>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:16> el<3:17>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:16> el<3:17>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:16> el<3:17>
n<> u<16> t<Constant_range> p<17> c<11> l<3:13> el<3:17>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:12> el<3:18>
n<> u<18> t<Data_type> p<19> c<7> l<3:5> el<3:18>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<3:5> el<3:18>
n<d_source> u<20> t<StringConst> p<21> l<3:20> el<3:28>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<3:20> el<3:28>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<3:20> el<3:28>
n<> u<23> t<Struct_union_member> p<24> c<19> l<3:5> el<3:29>
n<> u<24> t<Data_type> p<26> c<5> s<25> l<2:11> el<4:4>
n<tl_d2h_t> u<25> t<StringConst> p<26> l<4:5> el<4:13>
n<> u<26> t<Type_declaration> p<27> c<24> l<2:3> el<4:14>
n<> u<27> t<Data_declaration> p<28> c<26> l<2:3> el<4:14>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<2:3> el<4:14>
n<> u<29> t<Package_item> p<31> c<28> s<30> l<2:3> el<4:14>
n<> u<30> t<Endpackage> p<31> l<5:1> el<5:11>
n<> u<31> t<Package_declaration> p<32> c<2> l<1:1> el<5:11>
n<> u<32> t<Description> p<108> c<31> s<107> l<1:1> el<5:11>
n<> u<33> t<Module_keyword> p<37> s<34> l<6:1> el<6:7>
n<dut> u<34> t<StringConst> p<37> s<36> l<6:8> el<6:11>
n<> u<35> t<Port> p<36> l<6:13> el<6:13>
n<> u<36> t<List_of_ports> p<37> c<35> l<6:12> el<6:14>
n<> u<37> t<Module_nonansi_header> p<106> c<33> s<53> l<6:1> el<6:15>
n<tlul_pkg> u<38> t<StringConst> p<39> l<7:3> el<7:11>
n<> u<39> t<Class_type> p<40> c<38> l<7:3> el<7:11>
n<> u<40> t<Class_scope> p<42> c<39> s<41> l<7:3> el<7:13>
n<tl_d2h_t> u<41> t<StringConst> p<42> l<7:13> el<7:21>
n<> u<42> t<Data_type> p<46> c<40> s<45> l<7:3> el<7:21>
n<drsp_fifo_o> u<43> t<StringConst> p<44> l<7:22> el<7:33>
n<> u<44> t<Variable_decl_assignment> p<45> c<43> l<7:22> el<7:33>
n<> u<45> t<List_of_variable_decl_assignments> p<46> c<44> l<7:22> el<7:33>
n<> u<46> t<Variable_declaration> p<47> c<42> l<7:3> el<7:34>
n<> u<47> t<Data_declaration> p<48> c<46> l<7:3> el<7:34>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<7:3> el<7:34>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<7:3> el<7:34>
n<> u<50> t<Module_common_item> p<51> c<49> l<7:3> el<7:34>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<7:3> el<7:34>
n<> u<52> t<Non_port_module_item> p<53> c<51> l<7:3> el<7:34>
n<> u<53> t<Module_item> p<106> c<52> s<76> l<7:3> el<7:34>
n<> u<54> t<IntVec_TypeLogic> p<65> s<64> l<8:3> el<8:8>
n<5> u<55> t<IntConst> p<56> l<8:10> el<8:11>
n<> u<56> t<Primary_literal> p<57> c<55> l<8:10> el<8:11>
n<> u<57> t<Constant_primary> p<58> c<56> l<8:10> el<8:11>
n<> u<58> t<Constant_expression> p<63> c<57> s<62> l<8:10> el<8:11>
n<0> u<59> t<IntConst> p<60> l<8:12> el<8:13>
n<> u<60> t<Primary_literal> p<61> c<59> l<8:12> el<8:13>
n<> u<61> t<Constant_primary> p<62> c<60> l<8:12> el<8:13>
n<> u<62> t<Constant_expression> p<63> c<61> l<8:12> el<8:13>
n<> u<63> t<Constant_range> p<64> c<58> l<8:10> el<8:13>
n<> u<64> t<Packed_dimension> p<65> c<63> l<8:9> el<8:14>
n<> u<65> t<Data_type> p<69> c<54> s<68> l<8:3> el<8:14>
n<hfifo_rspid> u<66> t<StringConst> p<67> l<8:15> el<8:26>
n<> u<67> t<Variable_decl_assignment> p<68> c<66> l<8:15> el<8:26>
n<> u<68> t<List_of_variable_decl_assignments> p<69> c<67> l<8:15> el<8:26>
n<> u<69> t<Variable_declaration> p<70> c<65> l<8:3> el<8:27>
n<> u<70> t<Data_declaration> p<71> c<69> l<8:3> el<8:27>
n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<8:3> el<8:27>
n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<8:3> el<8:27>
n<> u<73> t<Module_common_item> p<74> c<72> l<8:3> el<8:27>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<8:3> el<8:27>
n<> u<75> t<Non_port_module_item> p<76> c<74> l<8:3> el<8:27>
n<> u<76> t<Module_item> p<106> c<75> s<105> l<8:3> el<8:27>
n<hfifo_rspid> u<77> t<StringConst> p<78> l<9:10> el<9:21>
n<> u<78> t<Ps_or_hierarchical_identifier> p<81> c<77> s<80> l<9:10> el<9:21>
n<> u<79> t<Constant_bit_select> p<80> l<9:22> el<9:22>
n<> u<80> t<Constant_select> p<81> c<79> l<9:22> el<9:22>
n<> u<81> t<Net_lvalue> p<99> c<78> s<98> l<9:10> el<9:21>
n<drsp_fifo_o> u<82> t<StringConst> p<96> s<83> l<9:24> el<9:35>
n<d_source> u<83> t<StringConst> p<96> s<95> l<9:36> el<9:44>
n<> u<84> t<Bit_select> p<95> s<94> l<9:44> el<9:44>
n<8> u<85> t<IntConst> p<86> l<9:45> el<9:46>
n<> u<86> t<Primary_literal> p<87> c<85> l<9:45> el<9:46>
n<> u<87> t<Constant_primary> p<88> c<86> l<9:45> el<9:46>
n<> u<88> t<Constant_expression> p<93> c<87> s<92> l<9:45> el<9:46>
n<3> u<89> t<IntConst> p<90> l<9:47> el<9:48>
n<> u<90> t<Primary_literal> p<91> c<89> l<9:47> el<9:48>
n<> u<91> t<Constant_primary> p<92> c<90> l<9:47> el<9:48>
n<> u<92> t<Constant_expression> p<93> c<91> l<9:47> el<9:48>
n<> u<93> t<Constant_range> p<94> c<88> l<9:45> el<9:48>
n<> u<94> t<Part_select_range> p<95> c<93> l<9:45> el<9:48>
n<> u<95> t<Select> p<96> c<84> l<9:44> el<9:49>
n<> u<96> t<Complex_func_call> p<97> c<82> l<9:24> el<9:49>
n<> u<97> t<Primary> p<98> c<96> l<9:24> el<9:49>
n<> u<98> t<Expression> p<99> c<97> l<9:24> el<9:49>
n<> u<99> t<Net_assignment> p<100> c<81> l<9:10> el<9:49>
n<> u<100> t<List_of_net_assignments> p<101> c<99> l<9:10> el<9:49>
n<> u<101> t<Continuous_assign> p<102> c<100> l<9:3> el<9:50>
n<> u<102> t<Module_common_item> p<103> c<101> l<9:3> el<9:50>
n<> u<103> t<Module_or_generate_item> p<104> c<102> l<9:3> el<9:50>
n<> u<104> t<Non_port_module_item> p<105> c<103> l<9:3> el<9:50>
n<> u<105> t<Module_item> p<106> c<104> l<9:3> el<9:50>
n<> u<106> t<Module_declaration> p<107> c<37> l<6:1> el<10:10>
n<> u<107> t<Description> p<108> c<106> l<6:1> el<10:10>
n<> u<108> t<Source_text> p<109> c<32> l<1:1> el<10:10>
n<> u<109> t<Top_level_rule> c<1> l<1:1> el<11:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "tlul_pkg".

[WRN:PA0205] dut.sv:6:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "tlul_pkg".

[INF:CP0303] dut.sv:6:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PartSelectHier/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PartSelectHier/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PartSelectHier/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiTypedef:
  \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:11, endln:2:17, parent:tlul_pkg::
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
    |vpiName:tlul_pkg::tl_d2h_t
    |vpiInstance:
    \_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (d_source), line:3:20, endln:3:28, parent:tlul_pkg::tl_d2h_t
      |vpiParent:
      \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:11, endln:2:17, parent:tlul_pkg::
      |vpiName:d_source
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiInstance:
        \_package: (tlul_pkg), file:
        |vpiRange:
        \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
          |vpiParent:
          \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:11, endln:2:17, parent:tlul_pkg::
          |vpiLeftRange:
          \_constant: , line:3:13, endln:3:15
            |vpiParent:
            \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
            |vpiParent:
            \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:16, endln:3:17
            |vpiParent:
            \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:tlul_pkg
  |vpiParent:
  \_design: (work@dut)
|uhdmtopPackages:
\_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiName:tlul_pkg
  |vpiFullName:tlul_pkg::
  |vpiTypedef:
  \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:11, endln:2:17, parent:tlul_pkg::
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
    |vpiName:tlul_pkg::tl_d2h_t
    |vpiInstance:
    \_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
    |vpiParent:
    \_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (d_source), line:3:20, endln:3:28, parent:tlul_pkg::tl_d2h_t
      |vpiParent:
      \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:11, endln:2:17, parent:tlul_pkg::
      |vpiName:d_source
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiInstance:
        \_package: tlul_pkg (tlul_pkg::) dut.sv:1:1: , endln:5:11, parent:work@dut
        |vpiRange:
        \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
          |vpiParent:
          \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:11, endln:2:17, parent:tlul_pkg::
          |vpiLeftRange:
          \_constant: , line:3:13, endln:3:15
            |vpiParent:
            \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
            |vpiDecompile:10
            |vpiSize:64
            |UINT:10
            |vpiParent:
            \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:16, endln:3:17
            |vpiParent:
            \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:3:13, endln:3:17, parent:tlul_pkg::tl_d2h_t
            |vpiConstType:9
      |vpiRefFile:dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:18
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:tlul_pkg
  |vpiTop:1
  |vpiParent:
  \_design: (work@dut)
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.drsp_fifo_o), line:7:22, endln:7:33, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiName:drsp_fifo_o
    |vpiFullName:work@dut.drsp_fifo_o
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.hfifo_rspid), line:8:15, endln:8:26, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiName:hfifo_rspid
    |vpiFullName:work@dut.hfifo_rspid
    |vpiNetType:36
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10, parent:work@dut
    |vpiRhs:
    \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:24, endln:9:49
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiName:drsp_fifo_o.d_source[8:3]
      |vpiActual:
      \_ref_obj: (drsp_fifo_o), line:9:24, endln:9:35, parent:drsp_fifo_o.d_source[8:3]
        |vpiParent:
        \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:24, endln:9:49
        |vpiParent:
        \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:24, endln:9:49
        |vpiParent:
        \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:24, endln:9:49
        |vpiName:drsp_fifo_o
      |vpiActual:
      \_part_select: , line:9:36, endln:9:48, parent:d_source
        |vpiParent:
        \_ref_obj: d_source (d_source)
        |vpiParent:
        \_ref_obj: d_source (d_source)
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:9:45, endln:9:46
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:47, endln:9:48
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@dut.hfifo_rspid), line:9:10, endln:9:21
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiName:hfifo_rspid
      |vpiFullName:work@dut.hfifo_rspid
      |vpiActual:
      \_logic_var: (work@dut.hfifo_rspid), line:8:15, endln:8:26, parent:work@dut
        |vpiParent:
        \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
        |vpiTypespec:
        \_logic_typespec: , line:8:3, endln:8:8
          |vpiRange:
          \_range: , line:8:10, endln:8:13
            |vpiLeftRange:
            \_constant: , line:8:10, endln:8:11
              |vpiParent:
              \_range: , line:8:10, endln:8:13
              |vpiDecompile:5
              |vpiSize:64
              |UINT:5
              |vpiParent:
              \_range: , line:8:10, endln:8:13
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:8:12, endln:8:13
              |vpiParent:
              \_range: , line:8:10, endln:8:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:8:10, endln:8:13
              |vpiConstType:9
        |vpiParent:
        \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
        |vpiParent:
        \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
        |vpiName:hfifo_rspid
        |vpiFullName:work@dut.hfifo_rspid
        |vpiVisibility:1
        |vpiParent:
        \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
        |vpiRange:
        \_range: , line:8:10, endln:8:13
          |vpiLeftRange:
          \_constant: , line:8:10, endln:8:11
            |vpiParent:
            \_range: , line:8:10, endln:8:13
            |vpiDecompile:5
            |vpiSize:64
            |UINT:5
            |vpiParent:
            \_range: , line:8:10, endln:8:13
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:8:12, endln:8:13
            |vpiParent:
            \_range: , line:8:10, endln:8:13
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:8:10, endln:8:13
            |vpiConstType:9
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
  |vpiName:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.hfifo_rspid), line:8:15, endln:8:26, parent:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@dut.drsp_fifo_o), line:7:22, endln:7:33, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
    |vpiTypespec:
    \_struct_typespec: (tlul_pkg::tl_d2h_t), line:2:11, endln:2:17, parent:tlul_pkg::
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
    |vpiName:drsp_fifo_o
    |vpiFullName:work@dut.drsp_fifo_o
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:6:1: , endln:10:10
    |vpiRhs:
    \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:24, endln:9:49
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiName:drsp_fifo_o.d_source[8:3]
      |vpiActual:
      \_ref_obj: (drsp_fifo_o), line:9:24, endln:9:35, parent:drsp_fifo_o.d_source[8:3]
        |vpiParent:
        \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:24, endln:9:49
        |vpiParent:
        \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:24, endln:9:49
        |vpiParent:
        \_hier_path: (drsp_fifo_o.d_source[8:3]), line:9:24, endln:9:49
        |vpiName:drsp_fifo_o
        |vpiActual:
        \_struct_net: (work@dut.drsp_fifo_o), line:7:22, endln:7:33, parent:work@dut
      |vpiActual:
      \_part_select: , line:9:36, endln:9:48, parent:work@dut.d_source
        |vpiParent:
        \_ref_obj: d_source (work@dut.d_source), parent:drsp_fifo_o.d_source[8:3]
        |vpiParent:
        \_ref_obj: d_source (work@dut.d_source), parent:drsp_fifo_o.d_source[8:3]
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:9:45, endln:9:46
        |vpiRightRange:
        \_constant: , line:9:47, endln:9:48
    |vpiLhs:
    \_ref_obj: (work@dut.hfifo_rspid), line:9:10, endln:9:21
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:49, parent:work@dut
      |vpiName:hfifo_rspid
      |vpiFullName:work@dut.hfifo_rspid
      |vpiActual:
      \_logic_var: (work@dut.hfifo_rspid), line:8:15, endln:8:26, parent:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PartSelectHier/dut.sv | ${SURELOG_DIR}/build/regression/PartSelectHier/roundtrip/dut_000.sv | 3 | 10 | 

