// Seed: 4160274351
module module_0 (
    output tri id_0,
    input wand id_1,
    output wire id_2
    , id_15,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    output wor id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wand id_11,
    input supply1 id_12,
    input supply0 id_13
);
endmodule
module module_0 #(
    parameter id_1 = 32'd13,
    parameter id_8 = 32'd26
) (
    input uwire module_1,
    input uwire _id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5
);
  assign id_5 = 1'b0;
  logic [id_1 : 1 'b0] id_7 = id_3, _id_8;
  parameter id_9 = (1), id_10 = id_2, id_11 = 1, id_12 = id_4 - id_8, id_13 = id_4 - id_1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5,
      id_3,
      id_4,
      id_5,
      id_3,
      id_5,
      id_4,
      id_5,
      id_5,
      id_4,
      id_3
  );
  logic id_14;
  ;
  logic [-1 : -1 'h0] id_15;
  ;
  logic [-1 'b0 : id_8] id_16;
  ;
  assign id_14 = id_4;
  wire id_17;
  assign id_16 = 1;
endmodule
