	component soc is
		port (
			clk_clk       : in    std_logic                    := 'X';             -- clk
			reset_reset_n : in    std_logic                    := 'X';             -- reset_n
			sd_card_clk   : out   std_logic;                                       -- clk
			sd_card_dat   : inout std_logic_vector(3 downto 0) := (others => 'X'); -- dat
			sd_card_cmd   : inout std_logic                    := 'X'              -- cmd
		);
	end component soc;

