// Seed: 2654016299
module module_0;
  final id_1 <= (1);
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    output wor id_9,
    input wire id_10,
    output tri1 id_11,
    input tri id_12,
    input supply1 id_13,
    input wire id_14,
    output uwire id_15,
    input wire id_16,
    input tri0 id_17,
    output wand id_18,
    input wire id_19,
    input wor id_20,
    input supply0 id_21,
    input wand id_22,
    output tri1 id_23,
    input wor id_24,
    input uwire id_25,
    id_29,
    output wor id_26,
    output wor id_27
);
  assign id_15 = id_5;
  wire id_30;
  assign id_1 = id_21 <= id_6;
  module_0 modCall_1 ();
endmodule
