timestamp 1695365715
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
use mux_2x1_ibr mux_2x1_ibr_3 1 0 -2960 0 1 -23349
use mux_2x1_ibr mux_2x1_ibr_4 1 0 -2955 0 1 -21330
use mux_4x1_ibr mux_4x1_ibr_0 1 0 -4968 0 1 -4738
use PFD_layout PFD_layout_0 1 0 -1040 0 1 -24269
use pre_div_mag pre_div_mag_0 1 0 -6164 0 1 -8963
use VCO_mag VCO_mag_0 1 0 16391 0 1 -20374
use Output_Div_Mag Output_Div_Mag_1 1 0 43867 0 1 -18086
use Output_Div_Mag Output_Div_Mag_0 1 0 32258 0 1 -18132
use mux_2x1_ibr mux_2x1_ibr_1 1 0 5862 0 -1 -20366
use mux_2x1_ibr mux_2x1_ibr_0 1 0 5862 0 1 -22468
use CP_mag CP_mag_0 1 0 8022 0 1 -22735
use A_MUX_mag A_MUX_mag_1 1 0 27205 0 1 -19948
use A_MUX_mag A_MUX_mag_0 1 0 10363 0 1 -20243
use a2x1mux_mag a2x1mux_mag_0 1 0 11521 0 1 -22420
use Feedback_Divider_mag Feedback_Divider_mag_0 1 0 -12035 0 1 8548
use LF_mag LF_mag_0 1 0 -55438 0 1 -26725
port "OPB1" 32 53254 -25796 53254 -25796 m2
port "OPA1" 34 41667 -26017 41667 -26017 m2
port "Vo_test" 23 30940 -25190 30940 -25190 m2
port "S2" 46 11350 -25540 11360 -25540 m2
port "Lp_op_test" 20 10622 -25133 10622 -25133 m2
port "IPD_" 10 8123 -20623 8123 -20623 m2
port "IPD+" 9 7884 -20465 7884 -20465 m2
port "F0" 29 23582 23314 23582 23314 m2
port "F1" 30 23205 23341 23205 23341 m2
port "F2" 31 22927 23341 22927 23341 m2
port "T1" 42 -3567 21912 -3567 21912 m2
port "T0" 41 -4193 21947 -4193 21947 m2
port "RST_DIV" 36 32138 -26310 32138 -26310 m2
port "Vdiv_test" 17 -1607 -24868 -1607 -24868 m2
port "S1" 3 6210 -24549 6210 -24549 m2
port "PD_test" 13 7153 -24563 7153 -24563 m2
port "VDD_VCO" 39 27406 -26007 27406 -26007 m2
port "LP_ext" 18 14183 -25714 14183 -25714 m2
port "S0" 2 -3041 -24639 -3041 -24639 m2
port "VCO_op_bar" 22 15994 -25870 15994 -25870 m2
port "vcntl_test" 19 15015 -25411 15015 -25411 m2
port "PU_test" 14 7402 -25008 7402 -25008 m2
port "Output2" 28 54411 -25742 54411 -25742 m2
port "Output1" 27 42884 -25931 42884 -25931 m2
port "OPA0" 35 39065 -26092 39065 -26092 m2
port "OPB0" 33 50564 -25770 50564 -25770 m2
port "Vref" 25 -6788 -25651 -6788 -25651 m2
port "P0" 37 -7195 -25927 -7195 -25927 m2
port "P1" 38 -7812 -25952 -7812 -25952 m2
port "VCO_op" 21 26682 -24928 26682 -24928 m2
port "test_output" 43 -8386 -26573 -8386 -26573 m2
port "VDD" 45 -3118 24923 -3118 24923 m1
port "VSS" 44 -714 -31035 -714 -31035 m1
node "OPB1" 5 2259.33 53254 -25796 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 663121 10134 164472 4084 0 0 0 0
node "OPA1" 6 2349.98 41667 -26017 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 660408 10680 177480 4124 0 0 0 0
node "Vo_test" 3 2016.62 30940 -25190 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 812223 10454 0 0 0 0 0 0
node "m2_45110_n18250#" 5 3737.69 45110 -18250 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1494594 12102 435760 8248 0 0 0 0
node "S2" 4 899.563 11350 -25540 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 157294 5198 0 0 0 0 0 0
node "m2_10924_n22721#" 0 108.812 10924 -22721 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 56760 1138 0 0 0 0 0 0
node "Lp_op_test" 4 1149.46 10622 -25133 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 392150 8172 0 0 0 0 0 0
node "IPD_" 1 164.313 8123 -20623 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95880 2228 0 0 0 0 0 0
node "IPD+" 2 309.854 7884 -20465 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 133760 3504 0 0 0 0 0 0
node "m2_6176_n21922#" 1 192.929 6176 -21922 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 63441 2140 0 0 0 0 0 0
node "m2_28896_n17834#" 2 2330.71 28896 -17834 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1429220 10158 29382 686 0 0 0 0
node "m2_7183_n7086#" 10 5829.54 7183 -7086 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93318 1222 3045752 37236 0 0 0 0
node "F0" 2 555.87 23582 23314 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 442176 6554 0 0 0 0 0 0
node "F1" 2 327.911 23205 23341 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 456605 6588 0 0 0 0 0 0
node "F2" 2 704.669 22927 23341 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 451820 6522 0 0 0 0 0 0
node "T1" 0 6662.72 -3567 21912 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1779900 50422 0 0 0 0 0 0
node "T0" 0 8672.8 -4193 21947 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4973222 55526 0 0 0 0 0 0
node "RST_DIV" 8 5156.19 32138 -26310 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 143542 2434 191182 3120 1954303 23878 0 0 0 0
node "Vdiv_test" 2 367.691 -1607 -24868 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22501 888 59152 2174 0 0 0 0 0 0
node "S1" 11 21607.4 6210 -24549 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5096420 64776 1260066 24468 0 0 0 0 0 0
node "m1_n1877_n23457#" 1 213.868 -1877 -23457 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37503 1088 3540 238 0 0 0 0 0 0
node "PD_test" 2 521.772 7153 -24563 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22099 808 156793 3556 0 0 0 0 0 0
node "m1_n1949_n22927#" 1 239.259 -1949 -22927 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43012 1350 0 0 0 0 0 0 0 0
node "m1_6931_n23491#" 5 2242.1 6931 -23491 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 495780 10038 102692 2200 0 0 0 0 0 0
node "m1_11710_n22600#" 4 1783.57 11710 -22600 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18200 540 18200 540 730812 11176 0 0 0 0
node "VDD_VCO" 4 1645.76 27406 -26007 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13090 458 580567 8182 162113 2962 0 0 0 0
node "m1_n2958_n22453#" 1 483.264 -2958 -22453 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 294504 4000 0 0 0 0 0 0 0 0
node "LP_ext" 3 1257.63 14183 -25714 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41950 1244 493610 7854 0 0 0 0 0 0
node "m1_6846_n22040#" 2 517.98 6846 -22040 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125692 3100 0 0 0 0 0 0 0 0
node "S0" 4 988.747 -3041 -24639 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49869 1270 262929 6606 0 0 0 0 0 0
node "m1_n1989_n21381#" 0 295.63 -1989 -21381 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98720 1554 0 0 0 0 0 0 0 0
node "VCO_op_bar" 9 4151.04 15994 -25870 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 159730 3866 1162083 12334 374771 8544 0 0 0 0
node "vcntl_test" 3 2040.89 15015 -25411 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 232724 3478 1362797 10982 0 0 0 0 0 0
node "m1_10588_n21376#" 3 2242.94 10588 -21376 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 614054 8234 91783 1744 0 0 0 0 0 0
node "m1_6893_n20868#" 3 661.876 6893 -20868 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 130672 3204 53828 1660 0 0 0 0 0 0
node "m1_n1926_n20912#" 1 207.023 -1926 -20912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50277 1378 0 0 0 0 0 0 0 0
node "m1_6945_n20325#" 3 1373.96 6945 -20325 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 290880 6644 0 0 0 0 0 0 0 0
node "m1_n1911_n20461#" 0 253.016 -1911 -20461 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 76076 1200 0 0 0 0 0 0 0 0
node "m1_26336_n20146#" 0 334.429 26336 -20146 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 95220 1656 0 0 0 0 0 0 0 0
node "m1_14284_n20049#" 1 1058.6 14284 -20049 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 332804 4710 0 0 0 0 0 0 0 0
node "PU_test" 7 1470.61 7402 -25008 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37029 1316 467232 11026 0 0 0 0 0 0
node "Output2" 4 2615.81 54411 -25742 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33748 1000 1180308 13614 0 0 0 0 0 0
node "Output1" 3 3061 42884 -25931 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 111021 1816 1516065 14572 0 0 0 0 0 0
node "OPA0" 6 3468.39 39065 -26092 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 134525 2278 967882 15828 0 0 0 0 0 0
node "m1_5027_n19129#" 5 4752.05 5027 -19129 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1623440 9358 410898 5552 397518 7202 0 0 0 0
node "OPB0" 6 3416.31 50564 -25770 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 140881 2320 966120 15488 0 0 0 0 0 0
node "m1_31818_n18565#" 0 227.412 31818 -18565 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 44414 1050 0 0 0 0 0 0 0 0
node "m1_31078_n18565#" 1 494.005 31078 -18565 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50456 1164 63494 1410 0 0 0 0 0 0
node "m1_29262_n18466#" 6 3395.44 29262 -18466 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 37586 1106 37586 1106 1396917 18336 0 0 0 0
node "m1_40451_n17540#" 4 3367.92 40451 -17540 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1183115 15576 0 0 0 0 0 0 0 0
node "m1_12048_n18045#" 5 3540.62 12048 -18045 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 610951 7044 235979 2372 604311 9202 0 0 0 0
node "m1_32750_n18019#" 7 6185.3 32750 -18019 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2125048 24728 215284 2440 0 0 0 0 0 0
node "m1_n383_n16541#" 3 6540.33 -383 -16541 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4036159 23324 0 0 0 0 0 0 0 0
node "Vref" 15 5968.18 -6788 -25651 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 469218 11548 2015425 27756 0 0 0 0 0 0
node "m1_301_n18939#" 4 3384.55 301 -18939 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 74330 2072 2039742 16180 0 0 0 0 0 0
node "m1_n3235_n17720#" 10 5989.38 -3235 -17720 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1544085 17454 1882465 22866 0 0 0 0 0 0
node "P0" 13 5479.33 -7195 -25927 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305910 6978 3165594 37530 0 0 0 0 0 0
node "P1" 13 10815.2 -7812 -25952 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2298895 22938 4733129 41452 0 0 0 0 0 0
node "VCO_op" 10 28185.1 26682 -24928 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8265653 49478 3160252 47256 2326165 32432 0 0 0 0
node "m1_n5218_n5204#" 18 7116.35 -5218 -5204 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2682967 23766 1969287 34644 0 0 0 0 0 0
node "m1_n8856_n3801#" 2 1392.59 -8856 -3801 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 444600 6012 0 0 0 0 0 0 0 0
node "m1_n6450_n5647#" 28 10948 -6450 -5647 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3079321 27732 1718249 41362 0 0 0 0 0 0
node "test_output" 5 11114.3 -8386 -26573 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 971706 13222 3687301 46896 475306 5614 0 0 0 0
node "m1_n10434_n17309#" 3 37440.6 -10434 -17309 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19499840 111882 2390553 19124 0 0 0 0 0 0
node "m1_n4924_n3257#" 11 47193.8 -4924 -3257 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14146331 75772 24466562 92820 1191708 23546 0 0 0 0
node "w_n2958_n22453#" 11495 883.512 -2958 -22453 nw 294504 4000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 1006 881762 -3118 24923 m1 248557752 227186 0 0 123520000 1235200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 271010371 247714 74150701 347284 0 0 0 0 0 0
substrate "VSS" 0 0 -714 -31035 m1 0 0 0 0 0 0 177600000 1776000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 298443076 269688 47092163 271564 0 0 0 0 0 0
cap "IPD_" "IPD+" 238.759
cap "m1_6945_n20325#" "m1_5027_n19129#" 167.085
cap "VCO_op" "m1_n383_n16541#" 16.3969
cap "Lp_op_test" "m1_6931_n23491#" 72.7089
cap "m1_n2958_n22453#" "S0" 88.3048
cap "VCO_op_bar" "VCO_op" 10.5898
cap "Vref" "P1" 1.16894
cap "m1_32750_n18019#" "m1_40451_n17540#" 1704.69
cap "S1" "m2_10924_n22721#" 144.136
cap "m1_n2958_n22453#" "m1_n4924_n3257#" 23.8566
cap "P1" "test_output" 1589.05
cap "m1_32750_n18019#" "m2_45110_n18250#" 72.4129
cap "S1" "PD_test" 180.626
cap "m1_n1911_n20461#" "m1_n4924_n3257#" 0.00854196
cap "F1" "F2" 874.47
cap "S0" "m1_n3235_n17720#" 26.1565
cap "PU_test" "m1_5027_n19129#" 72.4155
cap "m1_n3235_n17720#" "m1_301_n18939#" 221.217
cap "m2_10924_n22721#" "m1_6931_n23491#" 68.0159
cap "m1_n5218_n5204#" "m1_n3235_n17720#" 0.736412
cap "IPD+" "m1_5027_n19129#" 0.31735
cap "PD_test" "m1_6931_n23491#" 94.9496
cap "m1_n4924_n3257#" "m1_n3235_n17720#" 2483.73
cap "S1" "S0" 136.741
cap "m1_6893_n20868#" "m1_6846_n22040#" 154.838
cap "m1_n10434_n17309#" "m1_n3235_n17720#" 1218.39
cap "P0" "Vref" 1612.32
cap "P0" "test_output" 10.2715
cap "S1" "m1_n10434_n17309#" 65.3799
cap "Output1" "OPA1" 230.645
cap "VDD" "test_output" 401.474
cap "m1_n5218_n5204#" "m1_n6450_n5647#" 7762.46
cap "PU_test" "m1_6945_n20325#" 121.326
cap "m1_n6450_n5647#" "m1_n4924_n3257#" 615.477
cap "m1_6945_n20325#" "IPD+" 12.1923
cap "m1_n6450_n5647#" "m1_n10434_n17309#" 137.836
cap "S1" "m1_10588_n21376#" 178.868
cap "m1_n8856_n3801#" "m1_n4924_n3257#" 1.88364
cap "S1" "vcntl_test" 307.974
cap "S1" "LP_ext" 140.419
cap "m1_n8856_n3801#" "m1_n10434_n17309#" 5.56327
cap "Vdiv_test" "Vref" 279.562
cap "VDD" "T1" 15.0984
cap "Vo_test" "RST_DIV" 0.981325
cap "m1_12048_n18045#" "m1_n10434_n17309#" 446.139
cap "m1_10588_n21376#" "m1_6931_n23491#" 38.3772
cap "m1_n4924_n3257#" "F0" 267.538
cap "m1_n6450_n5647#" "m2_7183_n7086#" 200.914
cap "Vref" "test_output" 5.22311
cap "Vdiv_test" "m1_n1949_n22927#" 2.58399
cap "m1_n3235_n17720#" "m1_n383_n16541#" 248.619
cap "PU_test" "IPD+" 135.903
cap "Vref" "m1_n1949_n22927#" 66.5324
cap "Vref" "m1_n1989_n21381#" 16.9531
cap "P1" "m1_n4924_n3257#" 67.4248
cap "P1" "m1_n10434_n17309#" 336.882
cap "S1" "VCO_op_bar" 200.419
cap "m1_n1949_n22927#" "m1_n1989_n21381#" 6.53318
cap "m1_n5218_n5204#" "m1_5027_n19129#" 200.41
cap "m1_6893_n20868#" "m2_6176_n21922#" 30.9871
cap "m1_n4924_n3257#" "m1_5027_n19129#" 22.1315
cap "m1_n6450_n5647#" "m1_n383_n16541#" 156.504
cap "m1_n6450_n5647#" "m1_6893_n20868#" 4.47753
cap "RST_DIV" "OPA1" 143.711
cap "m1_6893_n20868#" "m1_6931_n23491#" 1.93785
cap "m1_5027_n19129#" "m1_n10434_n17309#" 106.21
cap "test_output" "T1" 147.177
cap "m2_7183_n7086#" "P1" 292.451
cap "S1" "VCO_op" 305.204
cap "Lp_op_test" "m1_11710_n22600#" 0.366217
cap "VDD" "m1_n5218_n5204#" 738.394
cap "VCO_op" "Vo_test" 109.364
cap "S1" "S2" 128.808
cap "P0" "m1_n10434_n17309#" 222.917
cap "VDD" "m1_n4924_n3257#" 2222.67
cap "m1_31818_n18565#" "m1_31078_n18565#" 67.1986
cap "m1_6893_n20868#" "IPD_" 16.5093
cap "S1" "m1_n1877_n23457#" 5.43411
cap "m1_n5218_n5204#" "m1_6945_n20325#" 0.0146369
cap "VCO_op" "m1_n6450_n5647#" 3.74523
cap "VCO_op" "VDD_VCO" 302.875
cap "PU_test" "PD_test" 365.04
cap "S2" "m1_6931_n23491#" 1.58254
cap "m2_10924_n22721#" "m1_11710_n22600#" 10.2729
cap "m2_7183_n7086#" "P0" 152.573
cap "Vdiv_test" "S0" 1.62926
cap "S1" "m1_6846_n22040#" 0.484715
cap "VDD" "m2_7183_n7086#" 770.93
cap "Vref" "S0" 128.124
cap "m1_n5218_n5204#" "PU_test" 0.0261823
cap "m1_n1911_n20461#" "m1_n1926_n20912#" 47.4397
cap "m2_6176_n21922#" "m1_6846_n22040#" 0.88935
cap "Vref" "m1_n4924_n3257#" 27.5389
cap "m1_n1949_n22927#" "S0" 0.316279
cap "m1_n6450_n5647#" "m1_6846_n22040#" 4.21502
cap "m1_6931_n23491#" "m1_6846_n22040#" 50.7401
cap "m1_6893_n20868#" "m1_5027_n19129#" 0.191334
cap "Vref" "m1_n10434_n17309#" 227.918
cap "m1_n4924_n3257#" "test_output" 8.41
cap "F1" "F0" 600.673
cap "m1_n1926_n20912#" "m1_n3235_n17720#" 4.62007
cap "m1_14284_n20049#" "m1_n10434_n17309#" 171.138
cap "m1_n10434_n17309#" "test_output" 321.997
cap "m1_n4924_n3257#" "m1_n1949_n22927#" 4.08731
cap "m1_n4924_n3257#" "m1_n1989_n21381#" 0.238048
cap "m1_n2958_n22453#" "w_n2958_n22453#" 215.754
cap "m1_11710_n22600#" "m1_n10434_n17309#" 194.035
cap "VDD" "m1_40451_n17540#" 6.28466
cap "S1" "m1_n2958_n22453#" 0.53526
cap "m1_n1911_n20461#" "m1_n3235_n17720#" 1.64361
cap "VDD" "F2" 10.3652
cap "vcntl_test" "m1_14284_n20049#" 79.8742
cap "m1_n4924_n3257#" "T1" 0.0470875
cap "m1_6893_n20868#" "m1_6945_n20325#" 58.6546
cap "OPA0" "RST_DIV" 144.087
cap "m1_11710_n22600#" "m1_10588_n21376#" 25.3122
cap "vcntl_test" "m1_11710_n22600#" 206.326
cap "LP_ext" "m1_11710_n22600#" 122.55
cap "m1_n6450_n5647#" "T0" 29.7946
cap "VDD" "VCO_op" 715.466
cap "Output2" "OPB1" 229.437
cap "m1_n8856_n3801#" "T0" 1.42749
cap "VCO_op" "m1_26336_n20146#" 165.606
cap "Lp_op_test" "m1_10588_n21376#" 49.1144
cap "m1_n6450_n5647#" "m1_n3235_n17720#" 0.317053
cap "m1_6893_n20868#" "PU_test" 203.657
cap "VDD" "F1" 10.4824
cap "S1" "m2_6176_n21922#" 3.97351
cap "S1" "m1_n6450_n5647#" 0.519205
cap "m1_6893_n20868#" "IPD+" 80.1354
cap "S1" "m1_6931_n23491#" 408.801
cap "VCO_op_bar" "m1_14284_n20049#" 52.6277
cap "S1" "VDD_VCO" 293.401
cap "RST_DIV" "Output1" 214.606
cap "VCO_op_bar" "m1_11710_n22600#" 178.697
cap "m1_n6450_n5647#" "m2_6176_n21922#" 115.634
cap "m2_10924_n22721#" "m1_10588_n21376#" 0.976902
cap "m1_n4924_n3257#" "S0" 197.713
cap "m1_n4924_n3257#" "m1_301_n18939#" 394.272
cap "m1_n5218_n5204#" "m1_n4924_n3257#" 4647.94
cap "m1_n10434_n17309#" "m1_301_n18939#" 308.832
cap "VCO_op" "test_output" 4.1419
cap "m1_n5218_n5204#" "m1_n10434_n17309#" 133.413
cap "Vdiv_test" "m1_n1877_n23457#" 29.6377
cap "m1_n6450_n5647#" "m1_n8856_n3801#" 201.625
cap "m1_n4924_n3257#" "m1_n10434_n17309#" 543.001
cap "Vref" "m1_n1877_n23457#" 56.5974
cap "OPA0" "m1_32750_n18019#" 1.53872
cap "IPD_" "m1_6931_n23491#" 0.0941965
cap "m1_n1877_n23457#" "m1_n1949_n22927#" 32.2307
cap "m2_45110_n18250#" "Output1" 18.3853
cap "m1_n5218_n5204#" "m2_7183_n7086#" 111.032
cap "VCO_op" "T1" 0.598265
cap "PU_test" "m1_6846_n22040#" 74.3791
cap "m2_7183_n7086#" "m1_n4924_n3257#" 469.253
cap "m1_10588_n21376#" "m1_n10434_n17309#" 52.8002
cap "LP_ext" "m1_n10434_n17309#" 354.694
cap "vcntl_test" "m1_n10434_n17309#" 619.955
cap "IPD+" "m1_6846_n22040#" 27.7396
cap "S2" "Lp_op_test" 53.0684
cap "m1_6893_n20868#" "PD_test" 2.72096
cap "m2_6176_n21922#" "m1_5027_n19129#" 0.208529
cap "m1_301_n18939#" "m1_n383_n16541#" 353.242
cap "LP_ext" "m1_10588_n21376#" 11.8567
cap "vcntl_test" "m1_10588_n21376#" 13.3651
cap "m1_6931_n23491#" "m1_5027_n19129#" 2.74066
cap "m1_n6450_n5647#" "m1_5027_n19129#" 195.437
cap "vcntl_test" "LP_ext" 189.319
cap "m1_n5218_n5204#" "m1_n383_n16541#" 149.457
cap "m1_n5218_n5204#" "m1_6893_n20868#" 2.80528
cap "Vref" "m1_n1926_n20912#" 0.166992
cap "m1_n4924_n3257#" "m1_n383_n16541#" 535.029
cap "m1_n2958_n22453#" "Vref" 78.708
cap "m1_n10434_n17309#" "m1_n383_n16541#" 1221.01
cap "m1_32750_n18019#" "m1_29262_n18466#" 290.552
cap "m1_n4924_n3257#" "F2" 258.739
cap "VCO_op_bar" "m1_n10434_n17309#" 0.970464
cap "m1_n1911_n20461#" "Vref" 0.164572
cap "VDD" "m1_n6450_n5647#" 738.394
cap "T0" "test_output" 189.57
cap "m1_n2958_n22453#" "m1_n1949_n22927#" 13.5223
cap "IPD_" "m1_5027_n19129#" 138.467
cap "m1_n1926_n20912#" "m1_n1989_n21381#" 75.0624
cap "m1_n2958_n22453#" "m1_n1989_n21381#" 3.78381
cap "VCO_op" "m1_n5218_n5204#" 70.1082
cap "m1_n6450_n5647#" "m1_6945_n20325#" 0.231872
cap "VCO_op" "m1_n4924_n3257#" 1647.94
cap "S1" "Vdiv_test" 105.165
cap "m1_n1877_n23457#" "S0" 0.1942
cap "PD_test" "m1_6846_n22040#" 13.3608
cap "VCO_op_bar" "vcntl_test" 304.71
cap "S1" "Vref" 534.838
cap "S1" "PU_test" 117.512
cap "T0" "T1" 1982.12
cap "m1_29262_n18466#" "m1_31078_n18565#" 6.42853
cap "VDD" "F0" 141.632
cap "m1_n4924_n3257#" "F1" 220.766
cap "IPD_" "m1_6945_n20325#" 14.373
cap "PU_test" "m2_6176_n21922#" 16.4154
cap "P0" "P1" 2249.28
cap "S1" "m1_11710_n22600#" 34.4612
cap "VCO_op" "m2_7183_n7086#" 17.0049
cap "PU_test" "m1_6931_n23491#" 297.92
cap "m1_n6450_n5647#" "PU_test" 23.8269
cap "VDD" "P1" 739.626
cap "m1_n6450_n5647#" "test_output" 29.936
cap "IPD+" "m1_6931_n23491#" 1.8899
cap "m2_45110_n18250#" "m1_40451_n17540#" 221.536
cap "m1_11710_n22600#" "m1_6931_n23491#" 93.7398
cap "m1_n8856_n3801#" "test_output" 215.346
cap "m2_28896_n17834#" "m1_29262_n18466#" 95.9175
cap "S1" "Lp_op_test" 1090.38
cap "m1_14284_n20049#" "m1_12048_n18045#" 13.4141
cap "m1_29262_n18466#" "m1_31818_n18565#" 3.01003
cap "test_output" "LF_mag_0/VSS" 7.97314
cap "LF_mag_0/cap80p_mag_0/N" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 1.74908
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" "LF_mag_0/cap80p_mag_0/N" 2.58125
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" 3.00225
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 30.3612
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5801_n21260#" 0.358847
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 8.42766
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 24.6556
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 0.978599
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" "LF_mag_0/VSS" 1.81555
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" 20.7938
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" 0.700889
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 8.07348
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 30.6145
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11415_n21260#" 2.84665
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 1.42109e-14
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 28.976
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" 2.72907
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" 1.38519
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 29.8458
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 2.48879
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" 7.10543e-15
cap "P1" "LF_mag_0/VSS" 3.1126
cap "LF_mag_0/VSS" "test_output" 82.7548
cap "P0" "LF_mag_0/VSS" 0.457633
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.574674
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 74.6264
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.130408
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" 0.053175
cap "Vo_test" "Output_Div_Mag_0/RST" 0.0541848
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 2.72182
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/RST" 0.639987
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.80419
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" 0.0812435
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.868696
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.163102
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/RST" 16.8723
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Vo_test" 0.163102
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 4.92962
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" 3.73373
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" 2.12874
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 2.92289
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 4.83283
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 175.695
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" 3.55271e-15
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.329375
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 43.7694
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" 2.12874
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 148.563
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 8.88178e-16
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 0.0298636
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 16.1803
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 0.15718
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/RST" 226.706
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 2.73822
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/nmos_3p3_5QNVWA_1/a_n116_n44#" 3.23806
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" 14.2912
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.0195474
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 1.52962
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/RST" 96.3075
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 36.9374
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 1.49318
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 14.6891
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/nmos_3p3_5QNVWA_1/a_n116_n44#" 3.31896
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/VDD" "Output_Div_Mag_0/RST" 1.27743
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 92.2399
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 7.10543e-15
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 120.119
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" 75.8481
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 11.2963
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 2.03545
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 4.91271
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" -1.42109e-14
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/IN1" 12.6776
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 146.973
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 2.09484
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" 15.6918
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 4.81591
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 3.72468
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 5.51088
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" 22.3779
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 2.67257
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "OPA0" 0.246328
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 117.052
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 35.9257
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 43.8532
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" 10.796
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.380627
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" 37.9667
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 219.885
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 95.6213
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" 13.0366
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" 2.11188
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" 2.11188
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 11.9557
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.317591
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/nmos_3p3_5QNVWA_1/a_n116_n44#" 3.27967
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 2.26898
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/VDD" 13.6332
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 0.901029
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0630359
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.492051
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" 3.32345
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 34.5771
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 13.7376
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 3.66481
cap "OPA0" "RST_DIV" -1.12472
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 37.5272
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/nmos_3p3_5QNVWA_1/a_n116_n44#" 3.20196
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 87.2563
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 13.7595
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 6.80769
cap "Output_Div_Mag_0/m1_6276_n6066#" "RST_DIV" 3.79191
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/RST" 0.985826
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 1.137
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Output1" 0.246931
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output1" 0.11824
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" "Output1" 0.19538
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output1" 2.50451
cap "Output_Div_Mag_1/RST" "Output1" 0.0348945
cap "Output1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 0.20305
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.0211257
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 1.34973
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/RST" 0.175092
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.251398
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.132474
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.598325
cap "Output1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.507756
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 1.77029e-18
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.118406
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.957093
cap "Output1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.146118
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 4.29547
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 121.583
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/VDD" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.0199634
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" 35.112
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 1.77321
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 1.20554
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.793345
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 1.10438
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.0986052
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 38.2726
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.646103
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 5.65837
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" -1.77636e-15
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 47.2926
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 0.0295949
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "OPB0" 0.939738
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "OPB0" 12.8696
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 40.9794
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "OPB0" 6.45603
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/cap80p_mag_0/N" -0.556334
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" -0.504433
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" -0.125597
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_5681_n21380#" "LF_mag_0/VSS" -0.232437
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" "LF_mag_0/VSS" 3.55271e-15
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" -0.315863
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" -0.117126
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" -0.538112
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_11295_n21380#" 8.88178e-16
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -0.504433
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -0.432989
cap "P1" "LF_mag_0/VSS" 4.92945
cap "P0" "LF_mag_0/VSS" 0.724758
cap "test_output" "LF_mag_0/VSS" 80.1591
cap "mux_2x1_ibr_3/I1" "Vref" -2.68389
cap "S0" "mux_2x1_ibr_3/VDD" 18.3181
cap "Vref" "mux_2x1_ibr_3/VSS" 3.49458
cap "Vref" "mux_2x1_ibr_3/VDD" 30.899
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 24.7875
cap "Vref" "mux_2x1_ibr_3/Sel" -21.4236
cap "mux_2x1_ibr_3/I0" "mux_2x1_ibr_3/VDD" 14.7144
cap "S0" "mux_2x1_ibr_3/VDD" 0.434496
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.97427
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/I0" 2.01552
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" 46.4576
cap "Vref" "mux_2x1_ibr_3/I0" -0.763969
cap "S0" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.679567
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/I0" 0.747886
cap "S0" "mux_2x1_ibr_3/Sel" 0.333876
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.0321158
cap "Vref" "mux_2x1_ibr_3/VSS" 30.0552
cap "PFD_layout_0/DFF__0/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/I0" 0.012486
cap "Vref" "mux_2x1_ibr_3/OUT" -0.241622
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/Sel" 54.5093
cap "S0" "mux_2x1_ibr_3/I0" -0.0812786
cap "mux_2x1_ibr_3/VSS" "PFD_layout_0/DFF__0/D" -2.64929
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 2.37819
cap "Vref" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 13.2232
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/I0" 228.569
cap "S0" "mux_2x1_ibr_3/VSS" 0.00999125
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.967332
cap "Vref" "mux_2x1_ibr_3/VDD" 789.502
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/I0" -1.13821
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/VDD" 175.4
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_3/I0" 2.38811
cap "Vref" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 4.32715
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "mux_2x1_ibr_3/Sel" 0.151808
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" 0.471717
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.138386
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/Sel" 281.343
cap "Vref" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" 0.0497371
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/Sel" 5.79391
cap "Vref" "PFD_layout_0/DFF__0/nand2_2/IN2" 0.256067
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/I0" 0.74082
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/I0" 1.95603
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.443493
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 2.40393
cap "PFD_layout_0/VSS" "S1" 217.027
cap "S1" "PFD_layout_0/DFF__0/nand2_2/OUT" 0.154565
cap "PFD_layout_0/VSS" "PFD_layout_0/DFF__0/nand2_2/IN2" 63.7814
cap "PFD_layout_0/VSS" "PFD_layout_0/DFF__0/nand2_3/OUT" 0.647552
cap "S1" "PFD_layout_0/DFF__0/inv_0/OUT" 0.131188
cap "S1" "PFD_layout_0/DFF__0/nand2_3/IN1" 0.154565
cap "S1" "PFD_layout_0/DFF__0/nand2_2/IN2" 4.78509
cap "S1" "PFD_layout_0/DFF__0/nand2_3/OUT" 0.138366
cap "S1" "PFD_layout_0/VSS" 279.393
cap "S1" "PFD_layout_0/buffer_loading_mag_1/IN" 0.366291
cap "PFD_layout_0/DFF__0/nand2_1/IN1" "S1" 0.131188
cap "PFD_layout_0/DFF__0/nand2_1/OUT" "PFD_layout_0/VSS" -2.84217e-14
cap "PFD_layout_0/DFF__0/nand2_1/OUT" "S1" 2.74019
cap "S1" "PFD_layout_0/DFF__0/QB" 0.177557
cap "S1" "PFD_layout_0/VSS" 287.961
cap "mux_2x1_ibr_0/Sel" "PFD_layout_0/buffer_loading_mag_1/VSS" 130.309
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.329831
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VSS" -1.84817
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.225636
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_0/Sel" 0.170508
cap "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.0726932
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" 3.96244
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/I0" -1.42109e-14
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_0/Sel" 1.89314
cap "S1" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" 5.68434e-14
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/VDD" -0.0450226
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/VOUT" 5.00814
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/CLK" 3.86076
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/VDD" 1.79746
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/IN2" 3.80348
cap "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 2.36633
cap "VSS" "a2x1mux_mag_0/IN2" 0.0586824
cap "VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.614941
cap "VSS" "a2x1mux_mag_0/VOUT" 0.833073
cap "VSS" "a2x1mux_mag_0/VDD" 0.334648
cap "VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/CLK" 1.13088
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/VSS" 7.64942
cap "S1" "VCO_op_bar" -8.88178e-16
cap "S1" "VCO_mag_0/m1_500_2483#" 0.0322079
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/VSS" 8.79936
cap "VCO_mag_0/m1_500_2483#" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.116112
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/VSS" 76.3328
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 53.4343
cap "S1" "VCO_mag_0/m1_500_2483#" 11.8007
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/IN" 2.70805
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/INB" 29.5376
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/IN" 0.109427
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "S1" 174.513
cap "S1" "VCO_mag_0/Stage_INV_0/VSS" 174.513
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "VCO_mag_0/Stage_INV_0/VSS" 1.78343
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "S1" 17.6155
cap "VCO_mag_0/VSS" "S1" 152.909
cap "VCO_mag_0/Delay_Cell_mag_2/VCONT" "VCO_mag_0/VSS" 0.164852
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "VCO_mag_0/VSS" 2.20453
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_1/IN" 4.68653
cap "VCO_mag_0/VSS" "VCO_mag_0/EN" 1.29171
cap "VCO_mag_0/Stage_INV_1/IN" "VCO_mag_0/VSS" 4.06931
cap "VCO_mag_0/m1_5328_n1682#" "VCO_mag_0/VSS" 9.26853
cap "VCO_mag_0/Stage_INV_1/OUT" "VCO_mag_0/VSS" 8.2577
cap "VCO_mag_0/VCONT" "VCO_mag_0/VSS" 0.246954
cap "S1" "VCO_mag_0/m1_5328_n1682#" 6.37257
cap "VCO_mag_0/Stage_INV_1/VDD" "VCO_mag_0/VSS" 1.17423
cap "VCO_mag_0/Delay_Cell_mag_0/EN" "VCO_mag_0/VSS" 1.88361
cap "S1" "VCO_mag_0/VSS" 130.922
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/INB" 28.7794
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/IN" 0.352759
cap "S1" "VCO_mag_0/VSS" 174.071
cap "VCO_mag_0/Delay_Cell_mag_0/IN" "S1" 2.35529
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/VSS" 174.513
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "S1" 31.0481
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/INB" 4.25942
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 1.056
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/INB" 13.9806
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/VSS" 141.106
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_0/VSS" 33.1254
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 9.89348
cap "Vo_test" "Output_Div_Mag_0/RST" 13.496
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 33.1786
cap "Vo_test" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" 4.51982
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/RST" 0.221023
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/RST" 0.204114
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_0/RST" -0.493452
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_0/RST" 0.0661443
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" -9.84168
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" 0.0236563
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/RST" -38.5078
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_0/RST" -1.25508
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/RST" -1.02837
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/RST" 0.0461999
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_0/RST" -0.493452
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" "Vo_test" 9.63219
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "Output_Div_Mag_0/RST" 0.00534663
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Vo_test" 0.0216395
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_0/RST" -1.25508
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" -0.0483784
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/RST" 0.0195034
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Vo_test" 0.823969
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/RST" 1.49559
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" "Output_Div_Mag_0/RST" -0.435821
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_0/RST" -0.0730335
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.55889
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/RST" -0.219033
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/RST" -35.0623
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_0/RST" -0.894864
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" "Output_Div_Mag_0/RST" 0.0837275
cap "Output_Div_Mag_0/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.55889
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_0/RST" -0.244815
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.406793
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/RST" -15.9068
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VDD" "Output_Div_Mag_0/RST" 0.363381
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" "RST_DIV" 0.353817
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" -1.24028
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/IN1" "RST_DIV" 0.0230501
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.814039
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -37.1625
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "RST_DIV" 3.07277
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "RST_DIV" 0.650884
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.792212
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" "RST_DIV" 0.63509
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 151.967
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -1.24028
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "RST_DIV" 0.0655712
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" 1.8613
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.792212
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "RST_DIV" 3.51178
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/IN1" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -4.40282
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPA0" 1.95523
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -0.445287
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "RST_DIV" 0.158347
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" -10.4868
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" "RST_DIV" 0.207336
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/OUT" 0.00637588
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "RST_DIV" 0.13797
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_2/a_n116_n66#" -0.288447
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 0.083582
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" -5.13833
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "RST_DIV" 0.362284
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "RST_DIV" 1.20452
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "RST_DIV" 41.5647
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "RST_DIV" 2.56245
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_0/OUT" "RST_DIV" 0.0053371
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/nmos_3p3_VGTVWA_1/a_28_n66#" -0.47865
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 0.0340564
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 0.00637588
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 1.97509
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 14.2059
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -1.13687e-13
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 195.066
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 0.181142
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 0.300186
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "RST_DIV" 3.48749
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.0422211
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.517584
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 6.81784
cap "RST_DIV" "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" 4.00588
cap "OPA1" "Output_Div_Mag_0/m1_6276_n6066#" 108.497
cap "Output_Div_Mag_0/m1_6276_n6066#" "Output1" 0.241989
cap "RST_DIV" "Output_Div_Mag_0/m1_6276_n6066#" 2.35247
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output1" 54.2205
cap "Output_Div_Mag_1/RST" "Output1" 7.62589
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 0.448922
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Output1" 13.1958
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/RST" 0.640949
cap "Output1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 15.7047
cap "OPA1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 0.200331
cap "Output1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 2.41539
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "Output1" 13.2467
cap "Output1" "Output_Div_Mag_1/RST" 18.4944
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.406793
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 5.68434e-14
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output1" 0.0485357
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/RST" 5.12163
cap "Output1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 0.697126
cap "Output_Div_Mag_1/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 4.80012
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 0.646904
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" 0.527913
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 8.73546
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/J" -1.13687e-13
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 7.10543e-15
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPB0" 1.60826
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 0.263866
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 4.50524
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "OPB0" 0.0558474
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 8.18455
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPB0" 1.74481
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.486929
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" -1.13687e-13
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 7.10543e-15
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "OPB0" 0.245843
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.0595082
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 129.583
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "OPB0" 17.3575
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" -1.42109e-14
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" 82.9466
cap "Output_Div_Mag_1/m1_6276_n6066#" "Output2" 0.229067
cap "Output_Div_Mag_1/m1_6276_n6066#" "OPB1" 98.8686
cap "LF_mag_0/VSS" "P0" 0.724758
cap "LF_mag_0/VSS" "test_output" 80.1591
cap "LF_mag_0/VSS" "P1" 4.92945
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/Sel" -17.9553
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_4/Sel" 57.2888
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/VDD" 12.8829
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" -11.7475
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/Sel" 6.56962
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/VDD" 0.0632728
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/I1" 27.3365
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/OUT" -2.04365
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/I1" 0.207477
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/Sel" 35.0303
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/I1" -2.65642
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/Sel" 0.57254
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_4/Sel" 0.363827
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/I0" 3.49458
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/Sel" 3.55271e-15
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/Sel" 8.09762
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/Sel" 53.3083
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/Sel" 0.0876055
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 2.41941
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_4/Sel" 0.196668
cap "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_4/Sel" 1.21982
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/I0" -1.13821
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_3/I1" 1.21188
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/I0" -17.9553
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 3.07916
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VSS" -0.0815627
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_4/I0" 255.492
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 4.29519
cap "mux_2x1_ibr_3/I1" "mux_2x1_ibr_4/I0" -0.031609
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.0664243
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I0" 47.6912
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/VSS" 25.702
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.847064
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/I0" 0.0548282
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0185785
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_4/I0" 11.8826
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/OUT" 19.9127
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.531847
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/Sel" 3.594
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.139035
cap "mux_2x1_ibr_3/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/OUT" 0.053488
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_3/OUT" 0.00055921
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 5.68434e-14
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 5.34502
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/OUT" -0.109076
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.82786
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_4/I0" -8.63013
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 25.816
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 1.25936
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_4/I0" 4.52517
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/VSS" 52.6167
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.29445
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/Sel" -1.12299
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/I1" -2.04365
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0162393
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/OUT" 2.69755
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 1.77636e-15
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/Sel" 47.2706
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/I0" 1.07212
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/I0" -0.241457
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.335109
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 6.50735
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "PFD_layout_0/DFF__0/CLK" 0.130559
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/I1" 4.07985
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.677458
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/D" 0.0135882
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/Sel" 6.09747
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/I0" 2.39655
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/CLK" 2.44983
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.0130943
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.60948
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_3/Sel" 0.0239932
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/OUT" 42.1249
cap "mux_2x1_ibr_3/Sel" "mux_2x1_ibr_3/nverterlayout_ibr_0/OUT" 0.273927
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.119817
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.425668
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/I0" 263.726
cap "mux_2x1_ibr_3/OUT" "PFD_layout_0/DFF__0/CLK" 5.82631
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/I0" 0.438285
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" -7.10543e-15
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.07872
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0131612
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" -1.42109e-14
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" 0.0558389
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/VDD" 0.86708
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/OUT" 0.0034664
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_4/I0" 0.284852
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "PFD_layout_0/DFF__0/D" -2.84217e-14
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.88412
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "mux_2x1_ibr_3/Sel" 0.0845039
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/I0" 0.392574
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_3/VDD" 3.06793
cap "mux_2x1_ibr_3/Sel" "PFD_layout_0/DFF__0/D" 0.102441
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_4/I0" 0.385491
cap "PFD_layout_0/DFF__0/CLK" "mux_2x1_ibr_3/OUT" 5.81422
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_4/I0" 0.314691
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 0.714982
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_3/I0" 0.00344132
cap "PFD_layout_0/DFF__0/nand2_2/IN2" "mux_2x1_ibr_3/Sel" 0.0790004
cap "PFD_layout_0/DFF__0/D" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" 3.37006
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "mux_2x1_ibr_4/I0" 0.0998544
cap "S1" "PFD_layout_0/buffer_mag_0/OUT" 0.0855971
cap "PFD_layout_0/DFF__0/nand2_3/OUT" "S1" 0.0662427
cap "PFD_layout_0/VSS" "PFD_layout_0/DFF__0/nand2_3/OUT" 0.315102
cap "PFD_layout_0/DFF__0/nand2_2/OUT" "S1" 0.0801184
cap "PFD_layout_0/DFF__0/inv_0/OUT" "S1" 0.0704319
cap "S1" "PFD_layout_0/DFF__0/nand2_1/IN1" 0.0760606
cap "S1" "PFD_layout_0/DFF__0/QB" 2.60892
cap "S1" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.115588
cap "PFD_layout_0/VSS" "PFD_layout_0/DFF__0/QB" -1.42109e-14
cap "PFD_layout_0/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 3.55271e-15
cap "PFD_layout_0/VSS" "S1" 0.0606281
cap "PFD_layout_0/buffer_loading_mag_1/IN" "S1" 0.147472
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 5.68434e-14
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/VSS" 5.68434e-14
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "S1" 0.182672
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/PD" 4.44089e-16
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/buffer_loading_mag_1/VSS" 7.60337
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/IN" 2.24275
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 0.646354
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/PD" -1.65721
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/PD" 1.50897
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 0.472495
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/buffer_loading_mag_1/VSS" 11.3761
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 0.63353
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 1.13687e-13
cap "PFD_layout_0/PD" "mux_2x1_ibr_1/nand2_ibr_0/IN1" 1.30296
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.962076
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_1/nand2_ibr_0/IN1" 0.0261422
cap "mux_2x1_ibr_1/nand2_ibr_0/IN1" "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" 1.39376
cap "PFD_layout_0/buffer_loading_mag_1/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.04446
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/PD" 1.45092
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 3.60576
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_0/OUT" -1.80478
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 7.99318
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_1/nand2_ibr_0/IN1" 24.9795
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_1/VDD" 58.804
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "PFD_layout_0/PD" 7.45055
cap "PU_test" "mux_2x1_ibr_1/nand2_ibr_0/IN1" -7.41806
cap "mux_2x1_ibr_1/nand2_ibr_0/IN1" "PFD_layout_0/buffer_loading_mag_1/VSS" 28.6329
cap "PFD_layout_0/PD" "PFD_layout_0/nand2_0/IN2" 2.24275
cap "PU_test" "PFD_layout_0/PD" -2.07668
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VSS" 32.8474
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/nand2_ibr_0/IN1" -0.242358
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/nand2_ibr_0/IN1" 1.43973
cap "mux_2x1_ibr_1/nand2_ibr_0/IN1" "mux_2x1_ibr_1/VDD" 387.608
cap "PFD_layout_0/PD" "mux_2x1_ibr_1/VDD" 4.28706
cap "mux_2x1_ibr_1/nand2_ibr_0/IN1" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.0012222
cap "mux_2x1_ibr_0/I0" "mux_2x1_ibr_1/nand2_ibr_0/IN1" -11.6014
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.247992
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 0.0571908
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 12.4241
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 1.8633
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "PFD_layout_0/buffer_loading_mag_1/VSS" 2.59677
cap "PFD_layout_0/PD" "mux_2x1_ibr_1/nand2_ibr_0/IN1" 21.4795
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 0.0725895
cap "PU_test" "PFD_layout_0/buffer_loading_mag_1/VSS" -0.0539571
cap "PU_test" "mux_2x1_ibr_1/VDD" 6.9533
cap "PU_test" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 21.6004
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.480426
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/I0" 2.26728
cap "mux_2x1_ibr_0/OUT" "PFD_layout_0/buffer_loading_mag_1/VSS" 1.95094
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_1/VDD" 55.4412
cap "mux_2x1_ibr_1/nand2_ibr_0/IN1" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.907384
cap "mux_2x1_ibr_0/I0" "PU_test" 0.828076
cap "mux_2x1_ibr_0/I0" "PFD_layout_0/buffer_loading_mag_1/VSS" 2.99483
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.0193212
cap "PFD_layout_0/PD" "PFD_layout_0/buffer_loading_mag_1/VDD" 14.893
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/VDD" 0.984499
cap "mux_2x1_ibr_1/nand2_ibr_0/IN1" "PFD_layout_0/buffer_loading_mag_1/a_876_227#" 1.23711
cap "mux_2x1_ibr_1/VDD" "PU_test" 5.28699
cap "mux_2x1_ibr_1/nand2_ibr_0/IN1" "PU_test" -7.55027
cap "mux_2x1_ibr_1/VDD" "CP_mag_0/VDD" -1.31364
cap "mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "PU_test" 0.755862
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_1/VDD" 0.267713
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/I0" -4.44089e-16
cap "mux_2x1_ibr_0/VSS" "mux_2x1_ibr_1/VDD" 17.1956
cap "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.0443725
cap "PFD_layout_0/PD" "PU_test" -2.03902
cap "mux_2x1_ibr_0/VSS" "PU_test" 0.883288
cap "mux_2x1_ibr_0/I0" "PU_test" 0.766984
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "PU_test" 21.5937
cap "mux_2x1_ibr_1/VDD" "CP_mag_0/IPD+" -0.136436
cap "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_0/OUT" 1.63748
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/VDD" -0.0890011
cap "mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "PU_test" 0.0419189
cap "CP_mag_0/VSS" "a2x1mux_mag_0/inv_my_mag_0/VDD" 64.6166
cap "S1" "a2x1mux_mag_0/VDD" -16.095
cap "S1" "a2x1mux_mag_0/SEL" -36.7459
cap "S1" "CP_mag_0/VSS" 467.621
cap "CP_mag_0/VDD" "a2x1mux_mag_0/VDD" 0.00574008
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VCNTL" -6.73522
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/SEL" -0.211591
cap "CP_mag_0/VCNTL" "CP_mag_0/VSS" 2.95428
cap "a2x1mux_mag_0/Transmission_gate_mag_1/nmos_3p3_W9BEG7_0/a_n836_n100#" "CP_mag_0/VSS" -0.11781
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/SEL" 33.6514
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VSS" 45.6326
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/SEL" -0.586396
cap "CP_mag_0/VSS" "a2x1mux_mag_0/SEL" 73.114
cap "a2x1mux_mag_0/IN2" "S1" 7.18849
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/VDD" 23.7761
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/SEL" 1.01915
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 29.5057
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" -0.660911
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "S1" 3.38883
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/IN2" 41.0256
cap "a2x1mux_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.621091
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/IN2" 0.239278
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/VDD" 15.8747
cap "a2x1mux_mag_0/VSS" "S1" 225.183
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/VDD" 41.8451
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/SEL" -2.60515
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.0781964
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 26.3153
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.361451
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/IN2" 0.0156538
cap "a2x1mux_mag_0/VDD" "S1" -15.9424
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/VSS" -2.01266
cap "a2x1mux_mag_0/SEL" "S1" 90.2122
cap "a2x1mux_mag_0/VSS" "a2x1mux_mag_0/SEL" 44.6436
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" 0.327746
cap "CP_mag_0/VCNTL" "S1" 379.403
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/SEL" 25.7767
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/VSS" 0.29608
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "S1" 0.0630843
cap "a2x1mux_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.00688365
cap "a2x1mux_mag_0/VDD" "S1" -1.08863
cap "vcntl_test" "a2x1mux_mag_0/IN2" 1.0848
cap "a2x1mux_mag_0/IN2" "S1" 18.9282
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/IN2" 4.97633
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/VDD" 42.7832
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN2" 1.58914
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/VDD" 20.4296
cap "a2x1mux_mag_0/VOUT" "S1" 532.496
cap "vcntl_test" "a2x1mux_mag_0/VOUT" 0.848074
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/VOUT" 116.42
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/VOUT" -1.42109e-14
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/VDD" 48.724
cap "a2x1mux_mag_0/SEL" "S1" 30.5754
cap "vcntl_test" "a2x1mux_mag_0/SEL" 0.312847
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/SEL" 7.76091
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "S1" 0.00115866
cap "vcntl_test" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.213718
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN1" 0.396298
cap "a2x1mux_mag_0/IN2" "a2x1mux_mag_0/VOUT" 30.3072
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/VOUT" 152.007
cap "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/VDD" 8.02709
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN2" 0.386189
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/VDD" 23.2065
cap "a2x1mux_mag_0/VOUT" "VSS" 3.208
cap "a2x1mux_mag_0/SEL" "VSS" 8.86246
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "VSS" 0.000257141
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 8.20136
cap "a2x1mux_mag_0/IN1" "S1" -0.314047
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "S1" 0.792931
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN1" 0.606902
cap "vcntl_test" "a2x1mux_mag_0/IN1" 0.105504
cap "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" "vcntl_test" 0.399205
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 0.185307
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/VSS" 2.20081
cap "S1" "VCO_mag_0/m1_500_2483#" 0.00945133
cap "a2x1mux_mag_0/Transmission_gate_mag_1/pmos_3p3_Q354KU_0/w_n922_n230#" "a2x1mux_mag_0/IN2" 0.461922
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 213.128
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/VSS" 42.8637
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_2/EN" 31.7994
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_op_bar" -6.55551
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 9.19159
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/VSS" 2.20081
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.200906
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_op_bar" 32.4692
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.340063
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_4/a_n468_n100#" 0.775517
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/m1_500_2483#" 92.075
cap "vcntl_test" "VCO_mag_0/Delay_Cell_mag_2/VSS" 3.11741
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/IN" 93.8159
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/IN" 0.0221625
cap "VCO_mag_0/Delay_Cell_mag_2/VSS" "VCO_mag_0/Delay_Cell_mag_2/EN" 2.1682
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/EN" 4.48597
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.347317
cap "VCO_mag_0/Delay_Cell_mag_2/IN" "VCO_mag_0/Delay_Cell_mag_2/EN" -1.79587
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_mag_0/Delay_Cell_mag_2/EN" 3.423
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_2/EN" 0.303034
cap "VCO_mag_0/Delay_Cell_mag_2/INB" "VCO_mag_0/Delay_Cell_mag_2/EN" -0.891295
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/EN" 7.08398
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_2/EN" 5.1649
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_mag_0/Delay_Cell_mag_2/EN" 1.38056
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.313466
cap "S1" "VCO_mag_0/Delay_Cell_mag_2/EN" 7.45045
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" "S1" 1.45666
cap "VCO_mag_0/Delay_Cell_mag_2/VCONT" "S1" 0.0534199
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/GF_INV16_1/VSS" -7.10543e-15
cap "VCO_mag_0/Stage_INV_1/IN" "VCO_mag_0/VSS" 3.91047
cap "VCO_mag_0/Stage_INV_1/IN" "S1" 1.11053
cap "VCO_mag_0/VSS" "VCO_mag_0/EN" 3.40854
cap "VCO_mag_0/EN" "S1" 5.88585
cap "VCO_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/EN" 4.97674
cap "S1" "VCO_mag_0/Stage_INV_1/IN" 0.679081
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "S1" 0.0012069
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_1/IN" 1.29987
cap "S1" "VCO_mag_0/Stage_INV_1/OUT" 0.505273
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/VSS" 0.0677828
cap "VCO_mag_0/VSS" "VCO_mag_0/Stage_INV_1/OUT" 5.09768
cap "VCO_mag_0/Delay_Cell_mag_0/EN" "S1" 5.16742
cap "VCO_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/EN" 5.68434e-14
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.313466
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/EN" 5.71859
cap "VCO_mag_0/Delay_Cell_mag_0/EN" "S1" 0.0349605
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_0/VDD" -3.55271e-15
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.84217e-14
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_op" 0.0149699
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_n144_n100#" 3.55271e-15
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_op" 0.0149699
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_op" 106.504
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_56_n100#" "VCO_op" 10.6384
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_op" 24.498
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_QNHHD6_0/a_56_n100#" 1.44649
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_op" 10.0387
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_0/VSS" -0.578967
cap "S1" "VCO_mag_0/Delay_Cell_mag_0/VCONT" 0.243208
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/VCONT" -1.69867
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_op" 3.99001
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_op" 0.0930212
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/VSS" 84.255
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_FSHHD6_0/a_n252_n100#" "VCO_op" 1.55251
cap "VCO_mag_0/Delay_Cell_mag_0/INB" "VCO_op" 1.30671
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 7.67759
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/VCONT" 21.5765
cap "VCO_mag_0/Delay_Cell_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_0/VDD" 0.0442826
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 0.0146311
cap "Output_Div_Mag_0/RST" "Vo_test" 4.70309
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "Vo_test" 77.7083
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK" "Vo_test" 16.7117
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VDD" "Vo_test" 0.147332
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" -14.8172
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 31.6357
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 5.68434e-14
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -14.8011
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" 115.092
cap "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -4.74494
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 0.0881715
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 379.351
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" 8.04583
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -3.38757
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 0.204329
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" 1.86333
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -0.402686
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 29.4152
cap "Output_Div_Mag_0/CLK_div_4_mag_0/Vdiv4" "OPA0" 8.38778
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 0.317397
cap "OPA1" "Output_Div_Mag_0/m1_6276_n6066#" 328.796
cap "Output1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 73.5699
cap "Output1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" 136.598
cap "OPA1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 1.03875
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" "Output1" 0.10513
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VDD" "Output1" 0.64655
cap "Output_Div_Mag_1/RST" "Output1" 12.5337
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPB0" 0.43423
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" "OPB0" 0.483743
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" -0.563366
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" -34.9069
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPB0" 2.19191
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 0.526611
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" 2.84217e-14
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "OPB0" 68.3594
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -3.03799
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "OPB0" 6.47112
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "OPB0" 5.90704
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -5.59031
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "OPB0" 0.600099
cap "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" "OPB0" 501.095
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "OPB0" 118.175
cap "Output_Div_Mag_1/CLK_div_4_mag_0/Vdiv4" "OPB0" 2.09121
cap "OPB1" "Output_Div_Mag_1/m1_6276_n6066#" 332.134
cap "LF_mag_0/VSS" "test_output" 80.1591
cap "LF_mag_0/VSS" "P0" 0.724758
cap "LF_mag_0/VSS" "P1" 4.92945
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_4/Sel" 5.27148
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/I1" 17.2509
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VDD" 59.8728
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" -5.45031
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0236082
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/Sel" -3.13454
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/I1" 9.35567
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" -24.096
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_3/VSS" 11.8938
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.37961
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/nand2_ibr_1/IN2" 0.174481
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/I1" 1.96741
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VSS" 84.994
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_3/VDD" 0.226534
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_3/I1" 1.14208
cap "mux_2x1_ibr_4/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/I1" 0.300274
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/VDD" -0.00777086
cap "mux_2x1_ibr_4/OUT" "PFD_layout_0/DFF__1/CLK" 0.61029
cap "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/VDD" 0.0339132
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/VSS" 97.089
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/VDD" 44.2564
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_3/nverterlayout_ibr_0/w_4_724#" -0.00120397
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/I1" 18.1836
cap "mux_2x1_ibr_4/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_4/OUT" 0.0525842
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/VDD" 27.5922
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 82.5769
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 1.09997
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/VDD" 4.85945
cap "PFD_layout_0/DFF__1/nand2_7/IN1" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.272058
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.0180361
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_3/VDD" 0.00645228
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_3/VSS" 6.35777
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0082226
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 1.25637
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "mux_2x1_ibr_3/VDD" 0.856092
cap "mux_2x1_ibr_4/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/VDD" 0.0135859
cap "mux_2x1_ibr_4/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/VSS" 0.0482591
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 6.5013
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/I1" -0.0958244
cap "PFD_layout_0/DFF__1/nand2_2/IN1" "mux_2x1_ibr_3/VSS" 1.21664
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_3/I1" 0.117989
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/Sel" 2.85201
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 2.47298
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VDD" 10.4424
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/Sel" 0.493757
cap "mux_2x1_ibr_3/VSS" "PFD_layout_0/DFF__1/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0539269
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/nand2_ibr_2/OUT" 1.42853
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 1.14903
cap "mux_2x1_ibr_3/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_4/Sel" 0.0216728
cap "mux_2x1_ibr_3/nand2_ibr_2/OUT" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 1.51354
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/OUT" -0.170609
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_2/IN1" 0.00152843
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/I1" -0.00382889
cap "mux_2x1_ibr_4/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/VSS" 0.0164335
cap "PFD_layout_0/DFF__0/nand2_7/IN1" "mux_2x1_ibr_3/VDD" 0.0507565
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_4/Sel" 0.369064
cap "PFD_layout_0/DFF__1/nand2_2/IN1" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.105533
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_4/Sel" -3.37942
cap "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_3/I1" 0.724041
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_3/VDD" 29.4456
cap "mux_2x1_ibr_4/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_4/OUT" 0.0183889
cap "mux_2x1_ibr_3/VSS" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 0.119926
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 2.79678
cap "PFD_layout_0/DFF__1/nand2_7/IN1" "mux_2x1_ibr_3/VSS" 0.106666
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/OUT" 0.0126369
cap "PFD_layout_0/DFF__1/CLK" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.392874
cap "mux_2x1_ibr_3/OUT" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.105774
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_4/Sel" 0.0172567
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/IN1" 0.316034
cap "mux_2x1_ibr_3/nand2_ibr_1/IN2" "mux_2x1_ibr_3/VDD" 0.011053
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00195759
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/nverterlayout_ibr_0/OUT" 0.00437706
cap "mux_2x1_ibr_4/I0" "mux_2x1_ibr_3/VDD" 0.194307
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "mux_2x1_ibr_4/I0" 0.0446853
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/I0" 0.402021
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__1/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0474423
cap "mux_2x1_ibr_4/OUT" "PFD_layout_0/DFF__1/CLK" 0.607376
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/VDD" 1.71814
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_4/nand2_ibr_2/OUT" 0.486989
cap "mux_2x1_ibr_4/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_3/VDD" 0.00537712
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__1/nand2_7/IN1" -5.68434e-14
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__0/nand2_7/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0329098
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__1/nand2_2/IN1" 1.13017
cap "mux_2x1_ibr_4/I0" "PFD_layout_0/DFF__0/nand2_7/IN1" 0.315064
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_3/VDD" 0.0602148
cap "PFD_layout_0/DFF__0/nand2_2/IN1" "mux_2x1_ibr_3/VDD" 0.856092
cap "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "mux_2x1_ibr_3/VDD" 4.67386
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 3.16651
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PD" 0.00817533
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_1/Sel" 0.0147726
cap "PFD_layout_0/PU" "PFD_layout_0/PD" 0.025009
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "PFD_layout_0/buffer_loading_mag_1/IN" 0.00504542
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.372986
cap "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_1/IN" 0.0295476
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/VDD" 10.6714
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/PD" 9.43541
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/buffer_mag_0/IN" 5.2413
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 2.14617
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0756289
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/PD" 5.42143
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_1/Sel" 0.0144664
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.663521
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/PU" 0.12788
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/buffer_loading_mag_1/IN" 8.52651e-14
cap "mux_2x1_ibr_0/OUT" "PFD_layout_0/buffer_loading_mag_1/IN" 0.0644373
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 8.88178e-16
cap "mux_2x1_ibr_0/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_1/IN" 0.01054
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_1/IN" 3.22964
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_1/Sel" 0.365828
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_1/VDD" 31.0323
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/PU" 0.119667
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/buffer_loading_mag_1/IN" 2.27374e-13
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.062907
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/IN" 0.0407424
cap "PFD_layout_0/PD" "PFD_layout_0/nand2_0/IN1" 1.38778e-17
cap "PFD_layout_0/buffer_loading_mag_1/IN" "PFD_layout_0/PD" 48.4698
cap "mux_2x1_ibr_0/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/IN" 0.271508
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/PD" 0.0536433
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 0.0171214
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/buffer_mag_0/IN" -1.13687e-13
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/buffer_loading_mag_1/IN" 10.6979
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/PD" 1.42888
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/PU" 2.53965
cap "mux_2x1_ibr_1/Sel" "PFD_layout_0/buffer_loading_mag_1/IN" 0.149173
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.267348
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 1.9036
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/nand2_ibr_1/IN2" -4.26326e-14
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.674062
cap "PFD_layout_0/PU" "PFD_layout_0/PD" 2.50833
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 24.7173
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/VDD" 6.48823
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "CP_mag_0/IPD+" 0.12118
cap "mux_2x1_ibr_0/OUT" "PFD_layout_0/buffer_loading_mag_1/VSS" 2.20696
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "CP_mag_0/inv_0/VDD" 0.510509
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/VDD" 7.36208
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/I0" -1.80478
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_1/OUT" 1.73931
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/OUT" -1.86641
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_1/OUT" -5.82658
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/OUT" 0.0388711
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 21.2386
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 0.022017
cap "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 2.31791
cap "PFD_layout_0/nand2_0/IN2" "PFD_layout_0/PD" 49.2065
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 6.96598
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/Sel" 0.061627
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.357852
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "mux_2x1_ibr_1/VDD" 18.8139
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 3.16651
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_1/VDD" 127.822
cap "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/nand2_0/IN2" 0.00340848
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_1/VDD" 1.27409
cap "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PD" 1.22193
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/VDD" 11.1507
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_1/VDD" 290.876
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.641905
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/VDD" 1.93285
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/PD" -6.34468
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "CP_mag_0/IPD+" 0.0467352
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/OUT" 7.33978
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/PU" 0.372986
cap "PFD_layout_0/nand2_0/IN2" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.9327
cap "PFD_layout_0/buffer_loading_mag_0/a_876_227#" "PFD_layout_0/PU" 0.119667
cap "mux_2x1_ibr_1/Sel" "PFD_layout_0/PU" 3.08452
cap "PFD_layout_0/PD" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 6.50806
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.769678
cap "PFD_layout_0/nand2_0/IN1" "mux_2x1_ibr_1/VDD" 0.230284
cap "PFD_layout_0/nand2_0/IN2" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.0963498
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "CP_mag_0/IPD_" 0.0992461
cap "PFD_layout_0/buffer_loading_mag_1/VSS" "PFD_layout_0/PD" 49.038
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/PD" 18.9333
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.062907
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/nmos_3p3_EA23U2_0/a_122_n100#" "PFD_layout_0/PD" 1.44153
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" 22.3927
cap "PFD_layout_0/buffer_mag_0/IN" "mux_2x1_ibr_1/VDD" 2.33909
cap "mux_2x1_ibr_1/OUT" "PFD_layout_0/PD" -0.0784949
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/OUT" 0.0476568
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/PD" 3.42185
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_1/OUT" 0.630903
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/VDD" 10.3043
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/VDD" 6.48823
cap "mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_1/VDD" 0.0756289
cap "mux_2x1_ibr_0/OUT" "PFD_layout_0/PD" -4.21502
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/nand2_ibr_1/IN2" -1.42109e-14
cap "mux_2x1_ibr_1/Sel" "PFD_layout_0/PD" 55.2752
cap "PFD_layout_0/buffer_loading_mag_0/a_876_227#" "PFD_layout_0/PD" 1.32654
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.242498
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/buffer_loading_mag_1/VSS" 0.304591
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/OUT" 0.148027
cap "PFD_layout_0/nand2_0/IN2" "mux_2x1_ibr_1/VDD" 3.71374
cap "mux_2x1_ibr_1/VDD" "PFD_layout_0/PD" 116.794
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 4.47378
cap "PFD_layout_0/nand2_0/IN1" "PFD_layout_0/PD" 1.34047
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_0/OUT" 45.1016
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/VDD" 2.71827
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/I0" 0.842064
cap "mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_2x1_ibr_1/Sel" 0.769678
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PD" 0.919485
cap "CP_mag_0/inv_0/VDD" "mux_2x1_ibr_1/VDD" 3.64018
cap "CP_mag_0/inv_0/OUT" "mux_2x1_ibr_1/VDD" 1.72832
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/buffer_loading_mag_1/VSS" 10.9366
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/Sel" -3.54604
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/PD" 5.04081
cap "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" "CP_mag_0/IPD+" 0.0773416
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 1.04469
cap "mux_2x1_ibr_1/VSS" "CP_mag_0/IPD+" 1.00573
cap "CP_mag_0/VDD" "mux_2x1_ibr_1/I0" 0.494847
cap "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_1/OUT" 1.00897
cap "CP_mag_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.354417
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_1/OUT" -8.07548
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/OUT" 0.234611
cap "CP_mag_0/IPD_" "CP_mag_0/inv_0/OUT" 0.786972
cap "mux_2x1_ibr_1/VSS" "mux_2x1_ibr_1/OUT" -0.717541
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 23.7226
cap "mux_2x1_ibr_0/OUT" "mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.00371479
cap "mux_2x1_ibr_1/VDD" "CP_mag_0/inv_0/OUT" 1.74422
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/VDD" 1.78608
cap "CP_mag_0/VDD" "CP_mag_0/IPD+" 6.62294
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/Sel" -3.43528
cap "mux_2x1_ibr_1/I0" "CP_mag_0/inv_0/OUT" 0.18233
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/I0" 0.275422
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/OUT" -1.18649
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/VSS" 2.4352
cap "CP_mag_0/VDD" "mux_2x1_ibr_1/OUT" 3.79651
cap "CP_mag_0/IPD_" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 0.00681675
cap "CP_mag_0/IPD+" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.0745187
cap "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_1/I0" 16.108
cap "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_0/OUT" 4.20099
cap "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_1/VSS" 16.0633
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/OUT" 7.8404
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/VSS" 3.17011
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/PD" -6.49761
cap "mux_2x1_ibr_1/VSS" "mux_2x1_ibr_0/OUT" 7.16119
cap "CP_mag_0/IPD+" "CP_mag_0/inv_0/OUT" 4.92807
cap "CP_mag_0/IPD_" "CP_mag_0/IPD+" -18.5103
cap "CP_mag_0/IPD_" "CP_mag_0/VDD" 63.7588
cap "CP_mag_0/VDD" "CP_mag_0/inv_0/OUT" 0.203613
cap "mux_2x1_ibr_1/OUT" "CP_mag_0/inv_0/OUT" 0.529749
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/OUT" -11.6034
cap "mux_2x1_ibr_1/VDD" "CP_mag_0/IPD+" 1.23682
cap "mux_2x1_ibr_1/I0" "CP_mag_0/IPD+" 0.980807
cap "mux_2x1_ibr_1/VDD" "CP_mag_0/VDD" 2.25108
cap "mux_2x1_ibr_0/OUT" "CP_mag_0/IPD+" -3.6872
cap "CP_mag_0/VSS" "mux_2x1_ibr_0/OUT" 33.8193
cap "CP_mag_0/VCNTL" "CP_mag_0/VSS" 0.186284
cap "CP_mag_0/IPD_" "CP_mag_0/VSS" 2.00748
cap "CP_mag_0/IPD+" "A_MUX_mag_0/SEL" 0.0136602
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/IPD+" 3.02035
cap "CP_mag_0/IPD_" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 1.42109e-14
cap "a2x1mux_mag_0/inv_my_mag_0/VDD" "CP_mag_0/VSS" 65.0044
cap "CP_mag_0/VSS" "a2x1mux_mag_0/SEL" 0.230534
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/nand2_ibr_2/IN1" 0.210049
cap "CP_mag_0/IPD_" "A_MUX_mag_0/SEL" 0.00197775
cap "CP_mag_0/IPD+" "mux_2x1_ibr_0/OUT" 0.498439
cap "CP_mag_0/IPD_" "CP_mag_0/IPD+" 0.0468007
cap "CP_mag_0/IPD+" "CP_mag_0/VCNTL" 1.4062
cap "CP_mag_0/IPD_" "CP_mag_0/VDD" -1.02318e-12
cap "CP_mag_0/VDD" "CP_mag_0/VCNTL" 1.15626
cap "CP_mag_0/IPD+" "a2x1mux_mag_0/inv_my_mag_0/VDD" 1.86457
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/nand2_ibr_2/IN1" 0.02511
cap "A_MUX_mag_0/SEL" "CP_mag_0/VSS" 0.0929828
cap "CP_mag_0/IPD_" "CP_mag_0/VCNTL" 0.0339722
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/VSS" 1.53855
cap "a2x1mux_mag_0/inv_my_mag_0/VDD" "mux_2x1_ibr_0/OUT" 7.48865
cap "mux_2x1_ibr_1/OUT" "CP_mag_0/inv_0/OUT" 0.995598
cap "CP_mag_0/IPD+" "CP_mag_0/VSS" 0.0428409
cap "A_MUX_mag_0/SEL" "CP_mag_0/VSS" 269.274
cap "CP_mag_0/VSS" "a2x1mux_mag_0/SEL" 7.93834
cap "CP_mag_0/VDD" "CP_mag_0/inv_0/OUT" 5.68434e-14
cap "A_MUX_mag_0/SEL" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 4.59633
cap "A_MUX_mag_0/SEL" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 1.89037
cap "CP_mag_0/VDD" "CP_mag_0/VCNTL" 105.135
cap "a2x1mux_mag_0/VDD" "CP_mag_0/PD" 3.46404
cap "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "a2x1mux_mag_0/SEL" 0.027256
cap "CP_mag_0/PD" "CP_mag_0/VCNTL" 24.1511
cap "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "CP_mag_0/VSS" 16.7434
cap "CP_mag_0/VDD" "A_MUX_mag_0/SEL" 21.9489
cap "a2x1mux_mag_0/VDD" "CP_mag_0/inv_0/OUT" 0.00312771
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VCNTL" -6.29477
cap "CP_mag_0/PD" "a2x1mux_mag_0/SEL" 1.47743
cap "A_MUX_mag_0/SEL" "CP_mag_0/PD" 0.868879
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/VCNTL" 23.5328
cap "CP_mag_0/VDD" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 1.13687e-13
cap "CP_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.94478
cap "CP_mag_0/PD" "CP_mag_0/VSS" 2.83842
cap "CP_mag_0/IPD+" "CP_mag_0/VCNTL" 3.40207
cap "CP_mag_0/VCNTL" "CP_mag_0/IPD_" 0.758445
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/SEL" 1.53929
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/SEL" 0.847645
cap "A_MUX_mag_0/SEL" "CP_mag_0/inv_0/OUT" 3.65102
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VSS" 37.3727
cap "A_MUX_mag_0/SEL" "CP_mag_0/VCNTL" 8.70255
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/SEL" 2.6203
cap "CP_mag_0/PD" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.0166188
cap "A_MUX_mag_0/SEL" "CP_mag_0/IPD_" 0.701168
cap "a2x1mux_mag_0/VDD" "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" 0.392051
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/VSS" 2.52987
cap "CP_mag_0/VCNTL" "CP_mag_0/VSS" 187.118
cap "CP_mag_0/nmos_3p3_GYTGVN_2/a_n56_n28#" "CP_mag_0/VCNTL" 39.6645
cap "CP_mag_0/VCNTL" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 55.7644
cap "CP_mag_0/PD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.06786
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/pmos_3p3_Q354KU_0/a_n692_n100#" 0.0564645
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/SEL" 3.188
cap "A_MUX_mag_0/INV_2_0/OUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.105013
cap "A_MUX_mag_0/SEL" "CP_mag_0/VCNTL" 9.72928
cap "a2x1mux_mag_0/VDD" "CP_mag_0/VCNTL" -7.68883
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/VSS" 5.33245
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/SEL" 0.0727749
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/IN1" 2.84217e-14
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/Transmission_gate_mag_1/inv_my_mag_0/OUT" -0.669684
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/IN2" 0.0156538
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.0317829
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.487248
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 4.52607
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "CP_mag_0/nmos_3p3_GYTGVN_0/a_n260_n36#" 0.013105
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/SEL" -2.5896
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 3.6999
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/SEL" 0.0108854
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 2.75576
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 67.9077
cap "CP_mag_0/VCNTL" "A_MUX_mag_0/VSS" 185.212
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/SEL" 0.0351009
cap "CP_mag_0/VCNTL" "a2x1mux_mag_0/IN1" 6.21613
cap "a2x1mux_mag_0/VDD" "a2x1mux_mag_0/SEL" 0.0908884
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "CP_mag_0/PD" 1.32173
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" -8.52651e-14
cap "A_MUX_mag_0/VSS" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.0736132
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/IN2" 0.566018
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/IN1" 0.644522
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.185983
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/VOUT" 101.043
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/VOUT" 0.702668
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/VDD" 0.933469
cap "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" "a2x1mux_mag_0/IN2" 0.336073
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/IN2" -1.06127
cap "a2x1mux_mag_0/IN1" "S1" -0.314047
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/VSS" 1.51378
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/VOUT" 6.22067
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/INV_2_0/OUT" 1.97382
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_0/a_n138_n84#" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.0193735
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 3.73754
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.313235
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/Transmission_gate_mag_0/inv_my_mag_0/OUT" 0.930061
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "a2x1mux_mag_0/VOUT" 43.9634
cap "a2x1mux_mag_0/IN1" "a2x1mux_mag_0/VDD" -0.118893
cap "a2x1mux_mag_0/VOUT" "A_MUX_mag_0/VSS" 26.5032
cap "a2x1mux_mag_0/IN1" "VCO_mag_0/Delay_Cell_mag_2/VSS" 0.0201797
cap "a2x1mux_mag_0/VOUT" "a2x1mux_mag_0/IN2" 2.28864
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/IN1" 1.03022
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_op_bar" 0.0718289
cap "VCO_op_bar" "VCO_mag_0/m1_500_2483#" 213.128
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" 0.17872
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_op_bar" 0.0605673
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_mag_0/Delay_Cell_mag_2/EN" 4.72207
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/VSS" 32.4692
cap "A_MUX_mag_0/IN1" "VCO_mag_0/Delay_Cell_mag_2/VSS" 3.36497
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_op_bar" 7.54298
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/OUT" -0.139147
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_2/VSS" -0.643636
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_1/IN" -0.421889
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/OUT" 1.76968
cap "VCO_mag_0/Delay_Cell_mag_2/EN" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 2.11267
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -3.04939
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_op_bar" 9.29133
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 1.0367
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUT" 0.0276778
cap "VCO_mag_0/Delay_Cell_mag_2/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/OUTB" 0.296332
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 0.106605
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUTB" 1.35787
cap "VCO_mag_0/Stage_INV_0/IN" "VCO_mag_0/OUTB" 0.02595
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUTB" 1.39177
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -0.663176
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/OUTB" 4.03049
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/Delay_Cell_mag_2/VDD" -2.27374e-13
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_2/VDD" 1.61011
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -5.33051
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/VDD" 2.23231
cap "VCO_mag_0/Stage_INV_0/IN" "VCO_mag_0/OUTB" 0.0367401
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VSS" 0.0759436
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_0/VSS" -0.0986928
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_0/VSS" 0.13218
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_2/VDD" 4.54747e-13
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUT" 1.35507
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 0.0592718
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" 1.9296
cap "VCO_mag_0/Delay_Cell_mag_0/VSS" "VCO_mag_0/GF_INV16_2/VDD" -0.149368
cap "VCO_mag_0/Stage_INV_0/VDD" "VCO_mag_0/GF_INV16_2/VDD" -0.531084
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VSS" 0.958761
cap "VCO_mag_0/OUT" "VCO_mag_0/Stage_INV_0/VDD" 0.962771
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUT" 4.43477
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.27374e-13
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 0.820777
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VDD" -2.27374e-13
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/OUT" 0.269658
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/OUT" 0.197939
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/VCONT" 8.46455
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" -1.46779
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/VSS" 95.2114
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 0.100903
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/VDD" 95.6003
cap "VCO_mag_0/Delay_Cell_mag_3/INB" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" -0.0571811
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" 17.6641
cap "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_0/VCONT" -0.156485
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/VSS" -0.0713308
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" -0.283044
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 23.9032
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_1/a_n268_n100#" 0.058573
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_0/nmos_3p3_VMHHD6_0/a_n268_n100#" 4.54747e-13
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "A_MUX_mag_1/IN1" 77.7083
cap "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" "A_MUX_mag_1/IN1" 17.5289
cap "Output_Div_Mag_0/CLK_div_3_mag_0/RST" "A_MUX_mag_1/IN1" 4.70309
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/K" 0.0249202
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPA0" 1.04228
cap "OPA0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VSS" 0.172521
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -33.852
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "OPA0" 63.7116
cap "OPA0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" 178.284
cap "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/VSS" -12.1822
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" 63.8843
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -5.26458
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/CLK_div_4_mag_0/VDD" -33.8973
cap "OPA0" "Output_Div_Mag_0/mux_4x1_0/VSS" 136.173
cap "OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_0/nand3_mag_1/VDD" 24.2912
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "OPA1" 7.78933
cap "Output_Div_Mag_0/mux_4x1_0/I3" "OPA1" 345.031
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" "OPA1" 0.490885
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VDD" "OPA1" 2.012
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/I3" 0.439948
cap "Output_Div_Mag_0/m1_6276_n6066#" "Output_Div_Mag_0/Vdiv" 0.533297
cap "OPA1" "Output_Div_Mag_0/Vdiv" 3.55271e-15
cap "OPA1" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 1.06923
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 136.598
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/Vdiv" 75.0391
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/K" "Output_Div_Mag_0/Vdiv" 0.140215
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_0/Vdiv" 12.5337
cap "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" "Output_Div_Mag_0/Vdiv" 0.954299
cap "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK" 0.0250602
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -1.63773
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" 2.25334
cap "Output_Div_Mag_1/mux_4x1_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -11.694
cap "OPB0" "Output_Div_Mag_1/mux_4x1_0/VSS" 120.171
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/QB" "OPB0" 0.980645
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -67.0182
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" "OPB0" 122.426
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" -5.61416
cap "OPB0" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_0/VDD" 23.1536
cap "OPB0" "Output_Div_Mag_1/CLK_div_4_mag_0/VDD" 187.48
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" "OPB1" 8.01363
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/VDD" "OPB1" 2.07356
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_0/IN2" "OPB1" 347.963
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_28_n44#" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_0/IN2" 0.373746
cap "OPB1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/VDD" 0.27271
cap "OPB1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" 0.367037
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_28_n44#" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_0/IN2" 0.436524
cap "P0" "LF_mag_0/VSS" 0.724758
cap "LF_mag_0/VSS" "P1" 4.92945
cap "test_output" "LF_mag_0/VSS" 80.1591
cap "mux_2x1_ibr_4/VSS" "mux_2x1_ibr_4/I1" 12.2539
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" 8.86777
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_4/I1" 13.2204
cap "m1_n4924_n3257#" "mux_2x1_ibr_4/I1" 1.34348
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/I1" 106.605
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_4/I1" 0.363247
cap "m1_n4924_n3257#" "mux_2x1_ibr_4/Sel" 0.742248
cap "mux_2x1_ibr_4/VSS" "mux_2x1_ibr_3/VDD" -3.93695
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "m1_n4924_n3257#" 0.528025
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/OUT" -2.23306
cap "mux_2x1_ibr_3/VDD" "m1_n4924_n3257#" 3.1866
cap "m1_n4924_n3257#" "mux_2x1_ibr_3/VDD" -0.00854196
cap "mux_2x1_ibr_4/OUT" "mux_2x1_ibr_3/VDD" 0.945636
cap "mux_2x1_ibr_4/VSS" "mux_2x1_ibr_4/OUT" -2.90233
cap "mux_2x1_ibr_4/VSS" "mux_2x1_ibr_3/VDD" -0.519153
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/Sel" 15.2429
cap "mux_2x1_ibr_4/Sel" "m1_n4924_n3257#" 0.742248
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_4/nand2_ibr_2/OUT" -7.10543e-15
cap "mux_2x1_ibr_4/OUT" "PFD_layout_0/DFF__1/CLK" 6.73747
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VDD" 0.230053
cap "mux_2x1_ibr_4/VSS" "mux_2x1_ibr_4/Sel" -2.22045e-16
cap "PFD_layout_0/DFF__1/CLK" "mux_2x1_ibr_3/VDD" 0.358713
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/nand2_ibr_1/IN2" 1.85568
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "m1_n4924_n3257#" 0.106928
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_4/OUT" 0.0178031
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_4/OUT" 23.4304
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/VDD" 13.9172
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/OUT" -1.98386
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_3/VDD" 3.11347
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__1/CLK" 2.72174
cap "mux_2x1_ibr_4/nand2_ibr_1/IN2" "mux_2x1_ibr_3/VDD" 0.725792
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__1/nand2_2/IN1" -2.27374e-13
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "PFD_layout_0/DFF__1/CLK" 2.17374
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__1/CLK" 0.582223
cap "m1_n4924_n3257#" "PFD_layout_0/DFF__1/nand2_2/IN2" 4.66198
cap "mux_2x1_ibr_4/nand2_ibr_2/OUT" "mux_2x1_ibr_3/VDD" 7.17948
cap "m1_n4924_n3257#" "PFD_layout_0/DFF__1/nand2_2/IN1" 0.150828
cap "mux_2x1_ibr_4/OUT" "PFD_layout_0/DFF__1/CLK" 6.72332
cap "mux_2x1_ibr_4/Sel" "mux_2x1_ibr_3/VDD" 0.18276
cap "mux_2x1_ibr_3/VDD" "PFD_layout_0/DFF__1/nand2_2/IN2" 5.68434e-14
cap "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/OUT" 4.15814
cap "PFD_layout_0/DFF__1/nand2_2/IN2" "PFD_layout_0/DFF__0/nand2_5/VSS" -2.84217e-14
cap "PFD_layout_0/buffer_mag_0/OUT" "PFD_layout_0/VDD" 0.0149965
cap "PFD_layout_0/buffer_mag_0/OUT" "m1_n4924_n3257#" 0.154261
cap "m1_n4924_n3257#" "PFD_layout_0/DFF__1/nand2_3/OUT" 0.155878
cap "PFD_layout_0/DFF__1/nand2_2/IN2" "PFD_layout_0/VDD" 15.4529
cap "PFD_layout_0/DFF__1/nand2_2/IN2" "m1_n4924_n3257#" 3.28435
cap "PFD_layout_0/DFF__1/nand2_2/OUT" "PFD_layout_0/VDD" 0.00365372
cap "m1_n4924_n3257#" "PFD_layout_0/DFF__1/inv_0/OUT" 0.143015
cap "PFD_layout_0/DFF__1/nand2_2/OUT" "m1_n4924_n3257#" 0.171598
cap "m1_n4924_n3257#" "PFD_layout_0/DFF__1/QB" 1.54995
cap "PFD_layout_0/VDD" "PFD_layout_0/DFF__1/nand2_1/OUT" 5.68434e-14
cap "PFD_layout_0/buffer_loading_mag_0/IN" "m1_n4924_n3257#" 0.288114
cap "m1_n4924_n3257#" "PFD_layout_0/DFF__1/nand2_1/OUT" 2.02961
cap "PFD_layout_0/DFF__1/nand2_1/IN1" "m1_n4924_n3257#" 0.123395
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/nand2_0/IN1" -1.13687e-13
cap "PFD_layout_0/buffer_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 5.68434e-14
cap "PFD_layout_0/PU" "PFD_layout_0/nand2_0/IN1" -2.22045e-16
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 2.84217e-14
cap "PFD_layout_0/buffer_mag_0/VSS" "PFD_layout_0/nand2_0/IN1" 1.13687e-13
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "PFD_layout_0/PU" 11.17
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/Sel" 0.169086
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PU" 0.0295734
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "mux_2x1_ibr_0/I1" 0.56984
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/PU" 130.419
cap "PFD_layout_0/buffer_mag_0/VSS" "mux_2x1_ibr_0/I1" 9.62223
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.225555
cap "PFD_layout_0/nand2_0/IN2" "PFD_layout_0/PU" 4.11837
cap "PFD_layout_0/buffer_mag_0/IN" "PFD_layout_0/PU" 0.378326
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/Sel" 21.6021
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_2x1_ibr_0/I1" 1.40785
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.00799893
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "mux_2x1_ibr_0/I1" 20.8146
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/PU" 0.156787
cap "PFD_layout_0/buffer_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.144328
cap "PFD_layout_0/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/PU" 0.269715
cap "PFD_layout_0/nand2_0/IN1" "PFD_layout_0/PU" 1.20737
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.235533
cap "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" "mux_2x1_ibr_1/Sel" 0.0116143
cap "PFD_layout_0/nand2_0/IN2" "mux_2x1_ibr_0/I1" 0.447819
cap "mux_2x1_ibr_1/OUT" "PFD_layout_0/PU" -0.121213
cap "PFD_layout_0/buffer_loading_mag_1/VDD" "PFD_layout_0/PU" 0.395441
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/I1" 0.0017564
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/PU" 2.58011
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.0124411
cap "PFD_layout_0/buffer_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_0/VDD" 10.9894
cap "PFD_layout_0/buffer_mag_0/VSS" "PFD_layout_0/PU" 9.1371
cap "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/buffer_loading_mag_0/nmos_3p3_5GGST2_0/a_n212_n50#" 0.119601
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" 11.2906
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_1/I0" 0.274971
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/Sel" 0.0970095
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" 37.7359
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/Sel" 60.7039
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.422998
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "CP_mag_0/IPD_" 0.181821
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 0.101829
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0100627
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "CP_mag_0/IPD_" 0.246412
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 2.27252
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/PU" 23.0379
cap "mux_2x1_ibr_1/OUT" "PFD_layout_0/VDD" 5.87275
cap "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0012222
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/Sel" 3.00972
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/VDD" 10.264
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 10.4617
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/I0" 14.493
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.259448
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 2.73626
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_0/OUT" -1.86641
cap "CP_mag_0/IPD+" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" 0.227225
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.299394
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.381381
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 0.00171073
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.22193
cap "mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_2x1_ibr_1/Sel" 3.47879
cap "PFD_layout_0/VDD" "PFD_layout_0/PU" 21.4837
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_0/I1" -4.39904
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_1/I0" -0.735031
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.458823
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/VDD" 4.97187
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 0.471899
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 2.20393
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/Sel" 5.35344
cap "mux_2x1_ibr_1/OUT" "CP_mag_0/IPD_" 0.200165
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0347618
cap "mux_2x1_ibr_0/I1" "mux_2x1_ibr_1/I0" -3.37822
cap "mux_2x1_ibr_1/OUT" "PFD_layout_0/PU" -2.68407
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 1.09776
cap "mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_1/Sel" -1.77636e-15
cap "PFD_layout_0/VDD" "mux_2x1_ibr_1/nand2_ibr_1/IN2" 1.34004
cap "PFD_layout_0/PU" "mux_2x1_ibr_1/I0" -0.0261823
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_1/Sel" -2.01627
cap "mux_2x1_ibr_1/OUT" "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" -1.05204
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 36.4163
cap "mux_2x1_ibr_0/I1" "PFD_layout_0/PU" 3.73796
cap "PFD_layout_0/buffer_mag_0/gf_inv_mag_0/VSS" "PFD_layout_0/buffer_loading_mag_0/a_876_227#" 0.0333959
cap "CP_mag_0/IPD+" "mux_2x1_ibr_1/OUT" 0.257274
cap "mux_2x1_ibr_1/VSS" "CP_mag_0/IPD+" -0.0581725
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/VDD" 0.778113
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_0/I1" -3.34457
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/VDD" 4.3999
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_2x1_ibr_1/I0" 37.2941
cap "mux_2x1_ibr_1/VDD" "mux_2x1_ibr_1/VSS" 13.867
cap "mux_2x1_ibr_1/VDD" "CP_mag_0/IPD+" 0.485373
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/VSS" 2.464
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_1/VSS" -0.822182
cap "mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_2x1_ibr_1/I0" 0.0419189
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/VDD" 10.8472
cap "mux_2x1_ibr_1/OUT" "mux_2x1_ibr_1/VDD" 0.265015
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/OUT" 0.46449
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 1.17476
cap "CP_mag_0/IPD_" "mux_2x1_ibr_1/VSS" 2.02707
cap "CP_mag_0/VSS" "CP_mag_0/VDD" 100.74
cap "CP_mag_0/inv_0/OUT" "CP_mag_0/VCNTL" 0.557207
cap "A_MUX_mag_0/SEL" "CP_mag_0/VCNTL" 11.6474
cap "CP_mag_0/VCNTL" "CP_mag_0/VSS" 32.0577
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/SEL" 2.63554
cap "A_MUX_mag_0/SEL" "CP_mag_0/VSS" 24.6917
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/OUT" 21.1472
cap "CP_mag_0/VCNTL" "CP_mag_0/VDD" 86.849
cap "A_MUX_mag_0/SEL" "CP_mag_0/VDD" 5.20047
cap "CP_mag_0/VSS" "CP_mag_0/VDD" 34.1188
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/VDD" 1.08073
cap "CP_mag_0/VCNTL" "CP_mag_0/pmos_3p3_HVHFD7_0/a_n52_n50#" 1.21874
cap "A_MUX_mag_0/SEL" "a2x1mux_mag_0/SEL" 0.189114
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/SEL" 0.941483
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/SEL" 0.548301
cap "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" "A_MUX_mag_0/SEL" 4.28522
cap "a2x1mux_mag_0/VDD" "A_MUX_mag_0/SEL" 0.600616
cap "A_MUX_mag_0/VSS" "CP_mag_0/VCNTL" 29.5607
cap "A_MUX_mag_0/SEL" "CP_mag_0/VCNTL" 12.7958
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/IN1" -0.291491
cap "m1_n10434_n17309#" "A_MUX_mag_0/VSS" 1.23415
cap "a2x1mux_mag_0/VOUT" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.0055247
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/VSS" 0.666991
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 1.88885
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "m1_n10434_n17309#" 0.677868
cap "a2x1mux_mag_0/IN1" "A_MUX_mag_0/VSS" 0.0648419
cap "m1_n10434_n17309#" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.357673
cap "a2x1mux_mag_0/VOUT" "A_MUX_mag_0/IN1" 6.47866
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/IN1" 0.00738135
cap "a2x1mux_mag_0/VOUT" "A_MUX_mag_0/OUT" 1.49176
cap "A_MUX_mag_0/IN1" "A_MUX_mag_0/VSS" 3.60016
cap "A_MUX_mag_0/OUT" "a2x1mux_mag_0/Transmission_gate_mag_0/CLK" 0.0396362
cap "a2x1mux_mag_0/VOUT" "A_MUX_mag_0/VSS" 26.1255
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/IN1" 0.0126077
cap "m1_n10434_n17309#" "A_MUX_mag_0/OUT" 2.14545
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "a2x1mux_mag_0/VOUT" 0.878083
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "m1_n10434_n17309#" 0.504883
cap "A_MUX_mag_0/IN1" "VCO_mag_0/Delay_Cell_mag_1/VSS" 47.0296
cap "A_MUX_mag_0/IN1" "VCO_mag_0/Delay_Cell_mag_2/VDD" 0.00707753
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "m1_n10434_n17309#" 95.7491
cap "A_MUX_mag_0/Tr_Gate_1/OUT" "m1_n10434_n17309#" 2.42754
cap "A_MUX_mag_0/IN1" "m1_n10434_n17309#" 148.887
cap "A_MUX_mag_0/IN1" "VCO_op_bar" 3.55271e-15
cap "A_MUX_mag_0/IN1" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.0207713
cap "A_MUX_mag_0/IN1" "VCO_mag_0/m1_500_2483#" 0.0319358
cap "A_MUX_mag_0/IN1" "m1_12048_n18045#" 0.00163239
cap "A_MUX_mag_0/IN1" "a2x1mux_mag_0/IN1" 1.14583
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "m1_n10434_n17309#" 1.22155
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_op_bar" 37.3721
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_2/VDD" -7.87555
cap "m1_12048_n18045#" "VCO_mag_0/Delay_Cell_mag_1/VSS" -0.272434
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/Delay_Cell_mag_2/VDD" -1.36936
cap "VCO_mag_0/EN" "VCO_op_bar" 0.241193
cap "VCO_mag_0/m1_500_2483#" "VCO_op_bar" 113.644
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/Delay_Cell_mag_1/VSS" -10.3678
cap "A_MUX_mag_0/IN1" "VCO_mag_0/Delay_Cell_mag_1/VSS" 1.60888
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/VSS" 8.88178e-16
cap "VCO_mag_0/m1_500_2483#" "VCO_mag_0/Delay_Cell_mag_1/VSS" 25.6646
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_2/VDD" 45.1935
cap "VCO_op_bar" "VCO_mag_0/Delay_Cell_mag_1/VSS" 463.808
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_1/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_1/VSS" 4.44089e-16
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_1/a_n268_n100#" "VCO_op_bar" 6.46107
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_1/IN" 5.68434e-14
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" -0.572007
cap "VCO_mag_0/m1_500_2483#" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" -0.0035075
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_1/a_n268_n100#" 0.382253
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/IN" 0.194346
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_op_bar" 0.132176
cap "VCO_mag_0/m1_500_2483#" "VCO_mag_0/Delay_Cell_mag_1/IN" -0.00272662
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_op_bar" 11.3486
cap "VCO_op_bar" "VCO_mag_0/EN" 96.4045
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_op_bar" 14.0847
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" -2.16983
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_op_bar" 24.0449
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_mag_0/Delay_Cell_mag_1/IN" -1.36936
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_op_bar" 570.324
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_op_bar" 92.0453
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_1/a_n268_n100#" "VCO_mag_0/Delay_Cell_mag_1/IN" -2.84217e-14
cap "VCO_mag_0/Delay_Cell_mag_2/OUTB" "VCO_op_bar" 11.6259
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 1.32026
cap "VCO_mag_0/m1_500_2483#" "VCO_op_bar" 0.0792253
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_1/a_n268_n100#" -2.84217e-14
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" -3.02722
cap "VCO_mag_0/Delay_Cell_mag_2/OUT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" -0.244686
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/EN" -1.05029
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/EN" 1.0731
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "VCO_op_bar" 59.2399
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_op_bar" 2.02971
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUT" 6.25607
cap "VCO_mag_0/OUTB" "VCO_mag_0/GF_INV16_1/VSS" 89.4875
cap "VCO_mag_0/OUTB" "VCO_mag_0/EN" 45.8503
cap "VCO_mag_0/Delay_Cell_mag_2/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUTB" 5.55962
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/VDD" 68.9923
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/OUTB" 7.34419
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_FSHHD6_0/a_n252_n100#" "VCO_mag_0/OUTB" 0.0860334
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 9.04576
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/OUTB" 6.5714
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 0.567909
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/INB" 26.4387
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.390542
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_1/IN" 257.148
cap "VCO_mag_0/Delay_Cell_mag_2/a_2095_n808#" "VCO_mag_0/OUTB" 14.0767
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/INB" 0.0454334
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -0.271305
cap "VCO_mag_0/OUTB" "VCO_mag_0/Stage_INV_0/IN" 6.79857
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUTB" 114.247
cap "VCO_mag_0/m1_464_n1866#" "VCO_mag_0/OUTB" 3.00283
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/OUTB" 156.711
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/GF_INV16_1/IN" -0.23666
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/OUTB" 58.7122
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/GF_INV16_1/VDD" -0.16929
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/VDD" 43.3339
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/GF_INV16_1/IN" -2.52776
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_mag_0/OUTB" 5.78221
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUTB" 0.195865
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/OUTB" 92.1923
cap "VCO_mag_0/OUTB" "VCO_mag_0/EN" 40.5348
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -2.71519
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/GF_INV16_1/VDD" -3.79352
cap "VCO_mag_0/OUTB" "VCO_mag_0/Delay_Cell_mag_2/VDD" 3.29299
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/OUTB" 43.1593
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUT" 3.52388
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/OUTB" 0.332748
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/OUT" 32.9127
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_2/VDD" 1.91281
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUTB" 2.40689
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/OUT" 0.021036
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUTB" 3.18512
cap "VCO_mag_0/OUTB" "VCO_mag_0/OUT" -4.61176
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/GF_INV16_1/VSS" -3.71297
cap "VCO_mag_0/Stage_INV_0/IN" "VCO_mag_0/OUTB" 1.40003
cap "VCO_mag_0/GF_INV16_1/IN" "VCO_mag_0/GF_INV16_1/VSS" -0.839517
cap "VCO_mag_0/GF_INV16_1/VSS" "VCO_mag_0/OUTB" 47.6703
cap "VCO_mag_0/Stage_INV_0/OUT" "VCO_mag_0/OUTB" 0.403233
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 3.30244
cap "VCO_mag_0/GF_INV16_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/VDD" -1.41584
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUT" 6.81214
cap "VCO_mag_0/Stage_INV_0/VDD" "VCO_mag_0/OUT" 53.6414
cap "VCO_mag_0/GF_INV16_2/VDD" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -3.5945
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_n144_n100#" 6.59364
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/OUT" 1.97453
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/GF_INV16_2/VSS" -0.964089
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/OUT" 188.677
cap "VCO_mag_0/GF_INV16_2/VSS" "VCO_mag_0/OUT" 209.616
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUT" 3.4532
cap "VCO_mag_0/GF_INV16_2/IN" "VCO_mag_0/Delay_Cell_mag_0/OUTB" -0.673554
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 31.6304
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_4/a_n468_n100#" "VCO_mag_0/OUT" 1.17858
cap "VCO_mag_0/GF_INV16_2/VDD" "VCO_mag_0/GF_INV16_2/VSS" -2.11055
cap "VCO_mag_0/GF_INV16_2/VDD" "VCO_mag_0/OUT" 6.96468
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/OUTB" 101.319
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_1/a_n268_n100#" "VCO_mag_0/OUT" 3.88369
cap "VCO_mag_0/Delay_Cell_mag_3/OUTB" "VCO_mag_0/OUT" 6.48301
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/OUT" 107.502
cap "VCO_mag_0/Delay_Cell_mag_0/OUT" "VCO_mag_0/OUT" 190.487
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/OUT" 6.89133
cap "VCO_mag_0/VCONT" "VCO_mag_0/OUT" 2.91344
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.673279
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 4.00777
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_0/VDD" 71.7288
cap "VCO_mag_0/Delay_Cell_mag_0/OUTB" "VCO_mag_0/OUT" 34.0139
cap "VCO_mag_0/Delay_Cell_mag_0/a_2095_n808#" "VCO_mag_0/OUT" 4.37311
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/OUT" 8.39849
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/INB" 0.327955
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" 10.0459
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/OUTB" 0.120868
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/IN2" 0.795673
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/VDD" 389.274
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" 4.62148
cap "VCO_mag_0/VCONT" "A_MUX_mag_1/IN2" 74.9819
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" "VCO_mag_0/Delay_Cell_mag_3/VSS" -0.214183
cap "VCO_mag_0/Delay_Cell_mag_0/a_2095_n808#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -0.138601
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0488215
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_0/VDD" 5.87541
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.0580162
cap "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_3/VSS" 1.09541
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" "VCO_mag_0/Delay_Cell_mag_0/VDD" -0.888149
cap "VCO_mag_0/Delay_Cell_mag_0/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_QNHHD6_0/a_56_n100#" -1.27525
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_FSHHD6_0/a_n252_n100#" 0.641033
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/SEL" -1.5578
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/INB" 32.8488
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/VSS" 1218.64
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/a_2095_n808#" 6.93609
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/OUT" 1.0695
cap "A_MUX_mag_1/SEL" "VCO_mag_0/Delay_Cell_mag_3/VSS" 0.122419
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/IN2" 39.6328
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_3/VSS" 76.5081
cap "VCO_mag_0/VCONT" "A_MUX_mag_1/IN2" 0.174403
cap "A_MUX_mag_1/IN2" "VCO_mag_0/Delay_Cell_mag_0/VDD" 0.288436
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/VSS" 113.413
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/SEL" 73.1062
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "Output_Div_Mag_0/CLK" 1.69566
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/CLK" 1.17678
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK" 136.874
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.0795405
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS" "Output_Div_Mag_0/CLK" 103.614
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_2_mag_0/RST" 2.72857
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK" 50.906
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Output_Div_Mag_0/CLK" 77.4153
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 77.8992
cap "Output_Div_Mag_0/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/CLK" 5.75792
cap "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 0.0678039
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 0.276002
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 0.0901902
cap "Output_Div_Mag_0/m1_2522_122#" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" -0.0545292
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/OPA0" 4.73709
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 0.765595
cap "Output_Div_Mag_0/m1_2522_122#" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.26825
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -3.29098
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" 8.35095
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.143759
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/m1_2522_122#" -0.147186
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/OPA0" 1.21729
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -2.49861
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/VSS" "Output_Div_Mag_0/OPA0" 0.271753
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/OPA0" 96.5283
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/mux_4x1_0/I1" -0.46662
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" -1.73271
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/OPA0" 0.197507
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/mux_4x1_0/I0" -0.318509
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -6.34405
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.405274
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/OPA0" 3.50462
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/OPA0" 84.4766
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/OPA0" 91.2072
cap "Output_Div_Mag_0/mux_4x1_0/I1" "Output_Div_Mag_0/OPA0" 0.0973563
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/OPA0" 5.7227
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/mux_4x1_0/I0" -3.61447
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" 1.01437
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" -0.588593
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -0.360845
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/OPA0" 1.43572
cap "Output_Div_Mag_0/mux_4x1_0/I0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -3.63858
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -6.11498
cap "Output_Div_Mag_0/CLK_div_3_mag_0/Q0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" -3.90261
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" -0.330982
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 3.5458
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/OPA0" 267.721
cap "Output_Div_Mag_0/CLK_div_3_mag_0/or_2_mag_0/IN2" "Output_Div_Mag_0/OPA0" 1.23302
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/I0" -0.0666993
cap "Output_Div_Mag_0/mux_4x1_0/S0" "Output_Div_Mag_0/mux_4x1_0/VDD" 0.235813
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.00821429
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_0/mux_4x1_0/I2" -0.0329379
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/VDD" 0.468233
cap "Output_Div_Mag_0/mux_4x1_0/S0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" 0.189142
cap "Output_Div_Mag_0/mux_4x1_0/S0" "Output_Div_Mag_0/mux_4x1_0/I0" 0.00456922
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/OPA1" 0.44443
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/I3" -0.121711
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/OPA1" 155.052
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_0/VSS" 0.220352
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_0/OPA1" 2.24455
cap "Output_Div_Mag_0/mux_4x1_0/VDD" "Output_Div_Mag_0/mux_4x1_0/I3" -29.421
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_0/Vdiv" 1.07301
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_0/mux_4x1_0/I3" -0.517597
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/Vdiv" 0.979034
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 25.3274
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.00221968
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/I2" 0.55198
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" -4.9728
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/OPA1" 15.3853
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.56474
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/mux_4x1_0/I3" -6.53079
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/OPA1" 2.69505
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/VDD" 4.75883
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/I3" 315.111
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.43975
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.0209949
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.864167
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.288332
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/OPA1" 0.934402
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_0/OPA1" 68.5212
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/VSS" 0.0318591
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/mux_4x1_0/I3" -0.568492
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.252404
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_0/mux_4x1_0/I3" -7.58452
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/OPA1" 50.0236
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/Vdiv" 0.564378
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/VSS" 4.36692
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/mux_4x1_0/I3" -14.7395
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 0.0575076
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 17.2212
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 0.041163
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" 2.7812
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 181.227
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/Vdiv" 76.6307
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.0289541
cap "Output_Div_Mag_0/m1_6276_n6066#" "Output_Div_Mag_0/Vdiv" 0.15268
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 15.262
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" -2.86332
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_0/Vdiv" 0.603412
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/Vdiv" -1.70481
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/Vdiv" 0.02942
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 18.8193
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/Vdiv" 24.1978
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.00564159
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 3.85804
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 0.0393733
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 0.0333762
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 15.0694
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_0/Vdiv" 25.9556
cap "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 11.3351
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 1.1043
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 3.11089
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/Vdiv" 0.693946
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" 1.73511
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 36.8882
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.71538
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.498711
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" 4.10989
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.355671
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/QB" 1.40744
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.756131
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/Q" 0.778194
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.232788
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.300353
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_3_mag_0/CLK" 13.1604
cap "Output_Div_Mag_1/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 73.414
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" 0.182652
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" 5.60396
cap "Output_Div_Mag_1/m1_3110_n5491#" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" -3.98853
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" -0.251889
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" 269.28
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" -0.330982
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/OPA0" 107.667
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" -3.66634
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/mux_4x1_0/I0" -3.87173
cap "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" -0.137154
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/pmos_3p3_M8QNDR_0/a_28_n160#" 0.983558
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/VSS" -1.17114
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/mux_4x1_0/I0" -0.455421
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/OPA0" 82.7929
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" -1.73271
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/VSS" 6.39743
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" -4.60016
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 4.1325
cap "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" -0.574467
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" -0.0520238
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/or_2_mag_0/IN2" 1.12433
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" -8.86401
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/Q0" 6.56131
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" -6.34405
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/CLK_div_3_mag_0/Vdiv3" 97.1322
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/mux_4x1_0/VDD" -0.321965
cap "Output_Div_Mag_1/mux_4x1_0/I0" "Output_Div_Mag_1/mux_4x1_0/S0" 0.00457896
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/I2" -0.0328336
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/mux_4x1_0/S0" 0.0984427
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/mux_4x1_0/S0" 1.06656
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/I0" -0.0664881
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/mux_4x1_0/S0" 1.70936
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" 0.0024536
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" "Output_Div_Mag_1/mux_4x1_0/S0" 0.389908
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/mux_4x1_0/I2" -0.410384
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_1/mux_4x1_0/I3" -7.44577
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/I3" -0.0248331
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.184559
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/mux_4x1_0/I3" -14.1842
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/OPA1" 0.62908
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/mux_4x1_0/I3" -28.639
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 23.802
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.115124
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/I2" 0.511235
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_1/mux_4x1_0/I3" -0.284171
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/OPA1" 13.1179
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" -4.89398
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.4256
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/OPA1" 0.055298
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/mux_4x1_0/I3" -6.20737
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" "Output_Div_Mag_1/OPA1" 65.5572
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/Vdiv" 0.266758
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/OPA1" 44.4094
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/I3" 308.24
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.864167
cap "Output_Div_Mag_1/mux_4x1_0/VDD" "Output_Div_Mag_1/OPA1" 105.723
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/Vdiv" 29.8816
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0151878
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/VSS" 3.57548
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 27.4504
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" 0.745504
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/VDD" 22.0398
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" "Output_Div_Mag_1/mux_4x1_0/VDD" 5.68434e-14
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/Vdiv" -1.7342
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 0.0780469
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I0" 1.3028
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/Vdiv" 0.033928
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/Vdiv" 48.0811
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/Vdiv" 0.682774
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 1.53202
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/VDD" 43.2276
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/Vdiv" 0.208389
cap "LF_mag_0/VSS" "test_output" 80.1591
cap "P0" "LF_mag_0/VSS" 0.724758
cap "LF_mag_0/VSS" "P1" 4.92945
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/VDD" 0.388998
cap "mux_2x1_ibr_4/I1" "mux_2x1_ibr_4/VDD" 0.51847
cap "mux_2x1_ibr_4/VDD" "m1_n4924_n3257#" 39.412
cap "m1_n3235_n17720#" "mux_2x1_ibr_4/VDD" 0.257862
cap "m1_n4924_n3257#" "mux_2x1_ibr_4/VDD" 232.275
cap "m1_n4924_n3257#" "PFD_layout_0/VDD" 195.611
cap "PFD_layout_0/DFF__1/nand2_3/IN1" "PFD_layout_0/VDD" 0.181096
cap "PFD_layout_0/DFF__1/VSS" "PFD_layout_0/VDD" 18.4625
cap "PFD_layout_0/DFF__1/nand2_2/IN2" "PFD_layout_0/VDD" 22.3972
cap "PFD_layout_0/DFF__1/nand2_2/OUT" "PFD_layout_0/VDD" 0.0742577
cap "PFD_layout_0/DFF__1/nand2_1/OUT" "m1_n4924_n3257#" 0.129317
cap "PFD_layout_0/VDD" "m1_n4924_n3257#" 230.556
cap "PFD_layout_0/DFF__1/QB" "m1_n4924_n3257#" 0.129317
cap "m1_n4924_n3257#" "PFD_layout_0/VDD" 239.998
cap "m1_n3235_n17720#" "PFD_layout_0/DFF__1/VSS" 0.00405262
cap "m1_n4924_n3257#" "PFD_layout_0/DFF__1/VSS" 0.839111
cap "m1_n3235_n17720#" "PFD_layout_0/VDD" 2.99137
cap "mux_2x1_ibr_1/nand2_ibr_2/OUT" "m1_n6450_n5647#" 0.00385613
cap "m1_n6450_n5647#" "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.100487
cap "PFD_layout_0/PU" "PFD_layout_0/buffer_loading_mag_0/VDD" 103.353
cap "m1_n6450_n5647#" "mux_2x1_ibr_1/I0" 0.0801441
cap "m1_n4924_n3257#" "PFD_layout_0/buffer_loading_mag_0/VDD" 153.635
cap "m1_n6450_n5647#" "PFD_layout_0/buffer_loading_mag_0/VDD" 4.81837
cap "mux_2x1_ibr_1/nand2_ibr_1/w_191_384#" "PFD_layout_0/VDD" -0.0206869
cap "m1_n6450_n5647#" "PFD_layout_0/VDD" 0.260424
cap "mux_2x1_ibr_1/VSS" "PFD_layout_0/VDD" 2.32308
cap "mux_2x1_ibr_1/I0" "PFD_layout_0/VDD" 0.290326
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "PFD_layout_0/VDD" 0.756529
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "PFD_layout_0/PU" 0.0380247
cap "mux_2x1_ibr_1/Sel" "PFD_layout_0/VDD" -0.0839418
cap "PFD_layout_0/PU" "PFD_layout_0/VDD" 0.248281
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "m1_n6450_n5647#" 0.0288679
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_1/VSS" 0.19134
cap "mux_2x1_ibr_1/I0" "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" 0.057643
cap "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.000938243
cap "CP_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_0/VSS" 5.85582
cap "CP_mag_0/VDD" "A_MUX_mag_0/VSS" 80.1204
cap "CP_mag_0/VDD" "A_MUX_mag_0/SEL" 31.0017
cap "A_MUX_mag_0/OUT" "m1_n10434_n17309#" 4.59713
cap "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_0/SEL" 0.0177674
cap "CP_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 97.8388
cap "A_MUX_mag_0/VSS" "m1_n10434_n17309#" 24.6901
cap "m1_n10434_n17309#" "A_MUX_mag_0/SEL" 0.619149
cap "CP_mag_0/VDD" "A_MUX_mag_0/IN2" 10.3251
cap "A_MUX_mag_0/IN2" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0786413
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VSS" -5.68434e-14
cap "CP_mag_0/VDD" "A_MUX_mag_0/OUT" 155.94
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/SEL" 1.42109e-14
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" -2.27374e-13
cap "A_MUX_mag_0/SEL" "m1_n10434_n17309#" 0.000870814
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/VDD" 14.8197
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.00105795
cap "m1_n10434_n17309#" "A_MUX_mag_0/VDD" -1.138
cap "A_MUX_mag_0/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_0/VDD" 6.36125
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/VDD" 1.1163
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/OUT" 93.2594
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_0/VDD" 1.49851
cap "A_MUX_mag_0/VSS" "m1_n10434_n17309#" 13.7905
cap "A_MUX_mag_0/SEL" "A_MUX_mag_0/OUT" 0.441822
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/VDD" 10.7387
cap "m1_n10434_n17309#" "A_MUX_mag_0/OUT" 5.61094
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VDD" 27.5049
cap "A_MUX_mag_0/IN2" "A_MUX_mag_0/VDD" 1.77292
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/OUT" 4.31702
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_0/IN1" 0.00245433
cap "A_MUX_mag_0/VDD" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 1.1705
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VSS" 275.324
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 5.68434e-14
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "m1_n10434_n17309#" 1.60632
cap "A_MUX_mag_0/OUT" "m1_n10434_n17309#" 14.2358
cap "A_MUX_mag_0/Tr_Gate_1/CLK" "A_MUX_mag_0/VDD" 0.0132604
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "m1_n10434_n17309#" 0.72954
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/IN1" 0.00846456
cap "m1_n10434_n17309#" "A_MUX_mag_0/Tr_Gate_1/CLK" 0.456819
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "m1_12048_n18045#" 45.0849
cap "m1_n10434_n17309#" "A_MUX_mag_0/Tr_Gate_1/OUT" 140.9
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "m1_12048_n18045#" 16.2466
cap "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "m1_n10434_n17309#" 0.575804
cap "m1_n10434_n17309#" "A_MUX_mag_0/Tr_Gate_1/VDD" 2.24134
cap "m1_12048_n18045#" "A_MUX_mag_0/Tr_Gate_1/CLK" 0.950289
cap "m1_12048_n18045#" "A_MUX_mag_0/Tr_Gate_1/OUT" 1.23014
cap "m1_12048_n18045#" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 0.084251
cap "A_MUX_mag_0/IN1" "m1_n10434_n17309#" 1.46341
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "m1_n10434_n17309#" 170.188
cap "m1_12048_n18045#" "A_MUX_mag_0/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.477201
cap "m1_12048_n18045#" "A_MUX_mag_0/Tr_Gate_1/VDD" 1.20473
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "m1_12048_n18045#" 0.292419
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "m1_12048_n18045#" 87.2828
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_4/a_n468_n100#" "m1_12048_n18045#" 0.738939
cap "VCO_mag_0/EN" "m1_12048_n18045#" 1.26986
cap "VCO_mag_0/Delay_Cell_mag_2/VDD" "m1_12048_n18045#" 103.288
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "m1_12048_n18045#" 46.6222
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "m1_12048_n18045#" 0.195953
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "m1_12048_n18045#" 114.552
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" 18.4885
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/EN" 186.237
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "VCO_mag_0/EN" -11.0485
cap "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_QNHHD6_0/a_n144_n100#" "VCO_mag_0/EN" -1.7053e-13
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/EN" -0.352172
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/VSS" 73.2632
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "VCO_mag_0/EN" -10.6292
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/VDD" 141.626
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/OUTB" 33.4167
cap "VCO_mag_0/VDD" "VCO_mag_0/EN" -48.3771
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" 3.13411
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/EN" -10.225
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/EN" -0.099386
cap "VCO_op_bar" "VCO_mag_0/EN" 35.2279
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/OUT" 115.577
cap "VCO_mag_0/GF_INV1_1/VSS" "VCO_mag_0/EN" -9.72577
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" -7.83259
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/OUT" -2.62886
cap "VCO_mag_0/Delay_Cell_mag_1/pmos_3p3_ZB3RD7_1/a_n468_n100#" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 1.93517
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_FSHHD6_0/a_n252_n100#" 3.36246
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 102.696
cap "VCO_mag_0/GF_INV1_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 36.023
cap "VCO_mag_0/VDD" "VCO_mag_0/EN" -35.7107
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/nmos_3p3_VMHHD6_0/a_n268_n100#" 106.749
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/Delay_Cell_mag_1/OUT" 5.76435
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/EN" -3.28967
cap "VCO_mag_0/EN" "VCO_mag_0/OUTB" 45.8503
cap "VCO_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 80.9785
cap "VCO_mag_0/Delay_Cell_mag_1/OUTB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 91.4283
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/OUTB" 0.0182017
cap "VCO_mag_0/Delay_Cell_mag_1/INB" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 1.20616
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/EN" -2.08915
cap "VCO_mag_0/GF_INV1_1/OUT" "VCO_mag_0/OUTB" 0.0294748
cap "VCO_mag_0/GF_INV16_1/nmos_3p3_S7UZWU_0/a_n52_n140#" "VCO_mag_0/EN" -0.685414
cap "VCO_mag_0/EN" "VCO_mag_0/GF_INV16_1/VDD" -0.448133
cap "VCO_mag_0/GF_INV1_1/OUT" "VCO_mag_0/Delay_Cell_mag_1/VCONT" 0.000775784
cap "VCO_mag_0/OUTB" "VCO_mag_0/EN" 37.9926
cap "VCO_mag_0/EN" "VCO_mag_0/Delay_Cell_mag_2/VDD" -1.17349
cap "VCO_mag_0/GF_INV16_1/nmos_3p3_S7UZWU_0/a_296_n140#" "VCO_mag_0/EN" -0.482115
cap "VCO_mag_0/GF_INV16_1/nmos_3p3_S7UZWU_0/a_n384_n140#" "VCO_mag_0/EN" -0.569243
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/OUTB" 0.351405
cap "VCO_mag_0/Delay_Cell_mag_1/IN" "VCO_mag_0/EN" -0.521633
cap "VCO_mag_0/EN" "VCO_mag_0/GF_INV1_0/VSS" -3.15147
cap "VCO_mag_0/Delay_Cell_mag_1/VCONT" "VCO_mag_0/GF_INV1_0/VSS" 1.56095
cap "VCO_mag_0/EN" "VCO_mag_0/GF_INV16_1/IN" -3.78139
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/GF_INV16_1/VDD" -0.283816
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/GF_INV16_2/nmos_3p3_S7UZWU_0/a_296_n140#" -0.312719
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUTB" 2.27848
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 3.04152
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_3/VSS" -2.84217e-14
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/GF_INV16_1/nmos_3p3_S7UZWU_0/a_296_n140#" -0.0871281
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_3/VSS" -3.83315
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_3/INB" -0.582466
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/GF_INV16_2/VDD" -0.02929
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/OUT" 30.5589
cap "VCO_mag_0/Delay_Cell_mag_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/EN" -3.53321
cap "VCO_mag_0/Delay_Cell_mag_3/EN" "VCO_mag_0/Delay_Cell_mag_3/IN" -0.582466
cap "VCO_mag_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/EN" 0.0480255
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/OUT" 52.6872
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "A_MUX_mag_1/IN2" 231.1
cap "A_MUX_mag_1/Tr_Gate_0/VDD" "A_MUX_mag_1/IN2" 1.91535
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/IN2" 0.924246
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_1/a_n268_n100#" "A_MUX_mag_1/IN2" 0.0319937
cap "A_MUX_mag_1/IN2" "VCO_mag_0/VCONT" 3.87083
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/IN2" 15.429
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/CLK" 1.33264
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/VCONT" 3.77361
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.161128
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/IN2" 110.43
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "VCO_mag_0/VCONT" 0.646747
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/Tr_Gate_0/OUT" 0.104662
cap "A_MUX_mag_1/Tr_Gate_0/VDD" "VCO_mag_0/VCONT" 0.936964
cap "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_4/a_n50_n128#" 0.312873
cap "A_MUX_mag_1/Tr_Gate_0/VDD" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.223046
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.243932
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "A_MUX_mag_1/SEL" 0.529033
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/IN2" 31.5815
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.636806
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.378269
cap "VCO_mag_0/VCONT" "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" 0.0079285
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/VDD" 0.3741
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/OUT" 52.4408
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/SEL" 0.435982
cap "VCO_mag_0/Delay_Cell_mag_3/a_2095_n808#" "A_MUX_mag_1/SEL" 0.345239
cap "A_MUX_mag_1/IN2" "A_MUX_mag_1/SEL" 0.598541
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/VDD" 8.52746
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/OUT" -2.37239
cap "A_MUX_mag_1/VSS" "A_MUX_mag_1/VDD" 1.12055
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/VDD" 0.656797
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 56.3335
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/VDD" 1.70972
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/IN2" 0.00847182
cap "A_MUX_mag_1/SEL" "A_MUX_mag_1/VDD" 12.8936
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/OUT" -0.794015
cap "A_MUX_mag_1/Tr_Gate_0/pmos_3p3_YMKZL5_2/a_n50_n128#" "A_MUX_mag_1/SEL" 0.00613489
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/CLK" 1.42932
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "A_MUX_mag_1/OUT" 6.13215
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" 0.378921
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.742763
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VDD" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.0543273
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "Output_Div_Mag_0/CLK" 0.15117
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/OUT" 1.37992
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/VDD" 0.616931
cap "A_MUX_mag_1/OUT" "Output_Div_Mag_0/CLK" 0.763639
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "Output_Div_Mag_0/CLK" 0.416475
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.221189
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VDD" 0.156141
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "A_MUX_mag_1/Tr_Gate_1/CLK" -1.13687e-13
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" 265.718
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/IN1" 1.01475
cap "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" 0.536568
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "A_MUX_mag_1/Tr_Gate_1/VDD" 0.0268564
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "Output_Div_Mag_0/CLK" 4.13179
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "A_MUX_mag_1/Tr_Gate_1/VDD" 0.00219478
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" 8.78779
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/CLK" 0.380882
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/VDD" 0.0923078
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" 45.4269
cap "Output_Div_Mag_0/CLK" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 0.115755
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" 0.665511
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" -0.788508
cap "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" 0.0266057
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 0.0319271
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.9135
cap "A_MUX_mag_1/IN1" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 0.00501402
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.0357583
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "Output_Div_Mag_0/CLK" 0.0197125
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 0.0357583
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.0321032
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 0.0357583
cap "m1_29262_n18466#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" 0.1311
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 0.00507013
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.00921822
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" 2.26414
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 0.726941
cap "Output_Div_Mag_0/OPA0" "m1_32750_n18019#" 0.00279372
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 0.00375996
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_0/OPA0" 16.5205
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_0/OPA0" 2.84217e-14
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" -12.1319
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" -6.93889e-18
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nand2_1/IN2" 0.621884
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/OPA0" 204.15
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 3.84342
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_0/OPA0" -1.13687e-13
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/OPA0" 0.00630564
cap "Output_Div_Mag_0/mux_4x1_0/I1" "Output_Div_Mag_0/OPA0" 76.281
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/OPA0" 3.9317
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" 17.1462
cap "Output_Div_Mag_0/OPA0" "m1_32750_n18019#" -0.795447
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/mux_4x1_0/I1" -9.64739
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/OPA0" 2.11148
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" -12.1319
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/OPA1" 0.000512011
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_1/IN2" 5.68434e-14
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" "Output_Div_Mag_0/VDD" -1.11022e-16
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/Vdiv" 1.29669
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VDD" 0.0280277
cap "Output_Div_Mag_0/mux_4x1_0/S0" "Output_Div_Mag_0/OPA1" 0.451374
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" -2.75258
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_1/IN2" "Output_Div_Mag_0/OPA1" 0.540313
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/VSS" 0.00308569
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/Vdiv" -1.7206
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 16.6668
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.0141027
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_0/OPA1" 3.35304
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/VSS" -0.71958
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Vdiv" 0.182936
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/VSS" 2.94532
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" -1.25472
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_0/nand2_2/OUT" 1.24137
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/OPA1" 4.8553
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/OPA1" 0.151639
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/VDD" -1.8692
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.267702
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/VDD" 33.5677
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/OPA1" 45.891
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/I1" 1.11617
cap "Output_Div_Mag_0/mux_4x1_0/I3" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" -0.295675
cap "Output_Div_Mag_1/m1_n439_n6189#" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.171186
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_0/OPA1" 0.50535
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/OPA1" 1.8903
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" "Output_Div_Mag_0/Vdiv" 1.30668
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" -2.2484
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/VSS" 30.8944
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.0208134
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_0/Vdiv" -2.27498
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/Vdiv" 86.1058
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK" 0.257319
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/VDD" "Output_Div_Mag_1/CLK" 16.7334
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/VDD" 0.352109
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK" 7.8149
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.00559846
cap "Output_Div_Mag_0/OPA1" "Output_Div_Mag_1/CLK" 1.27427
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Vdiv" 90.4765
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK" 13.3079
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_0/Vdiv" 5.48559
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/QB" 5.00543
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" 0.104582
cap "m1_40451_n17540#" "Output_Div_Mag_1/CLK" 0.0149155
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_1/VDD" 2.20392
cap "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/CLK" 0.0142361
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 5.68434e-14
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.419377
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 1.35368
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 23.926
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 10.1254
cap "m1_40451_n17540#" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 0.00905583
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK" 0.884729
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_0/Vdiv" 0.335472
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.959857
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK" 64.1906
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" 1.42035
cap "Output_Div_Mag_0/Vdiv" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 0.103919
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK" 0.236823
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" 114.183
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 137.747
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.137394
cap "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" 1.27871
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" -1.13687e-13
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 1.32538
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 15.3195
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" -0.360904
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" -2.84217e-14
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 17.4623
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 3.42173
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 62.8214
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" -1.38778e-17
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 0.143984
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 2.07359
cap "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 2.32383
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" "Output_Div_Mag_1/CLK_div_2_mag_0/RST" 1.63662
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 0.00310992
cap "m2_45110_n18250#" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 1.51576
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" -2.84217e-14
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 2.07359
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" "Output_Div_Mag_1/OPA0" 0.0242313
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_1/mux_4x1_0/I1" -10.4737
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/OPA0" 1.02037
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/OPA0" 73.7132
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/IN2" "Output_Div_Mag_1/OPA0" 2.77556e-17
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 3.83792
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_1/OPA0" 238.86
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D1" "Output_Div_Mag_1/OPA0" 32.9788
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D1" -24.5198
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/OPA0" 3.75327
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "Output_Div_Mag_1/OPA0" 2.77556e-17
cap "Output_Div_Mag_1/mux_4x1_0/I1" "Output_Div_Mag_1/mux_4x1_0/S0" 0.60408
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/mux_4x1_0/S0" 0.00644715
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/VSS" 0.357477
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D3" 1.13687e-13
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/nand2_1/IN2" 0.634113
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/VDD" 1.16811
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 6.93889e-18
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/S0" 1.42109e-14
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/OPA1" 55.0289
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/mux_4x1_0/I3" -2.29277
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_2/OUT" 0.00444917
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_1/IN2" "Output_Div_Mag_1/OPA1" 0.557528
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" -1.57814
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/OPA1" 0.380321
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/OPA1" 3.26391
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/OPA1" 1.24104
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/Vdiv" 4.23316
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 17.2866
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/S0" 0.457748
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_0/nand2_2/OUT" "Output_Div_Mag_1/OPA1" 1.25151
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" -2.84217e-14
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/OPA1" 25.725
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 5.57155
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/mux_4x1_0/I3" -0.959659
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "Output_Div_Mag_1/OPA1" 0.0149185
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I1" "Output_Div_Mag_1/OPA1" 1.15011
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/mux_4x1_0/I3" -0.749043
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/I1" "Output_Div_Mag_1/VDD" -5.68434e-14
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/Vdiv" -1.81748
cap "Output_Div_Mag_1/mux_4x1_0/I3" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" -2.91134
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_2/OUT" "Output_Div_Mag_1/Vdiv" 1.08857
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 0.506646
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/VDD" 11.7487
cap "Output_Div_Mag_1/Vdiv" "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/IN2" 1.42109e-14
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/OPA1" 0.687476
cap "Output_Div_Mag_1/mux_4x1_0/mux_2x1_1/nand2_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "Output_Div_Mag_1/OPA1" 0.0151878
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/Vdiv" 0.264554
cap "Output_Div_Mag_1/VSS" "Output_Div_Mag_1/Vdiv" 43.691
cap "Output_Div_Mag_1/OPA1" "Output_Div_Mag_1/Vdiv" 0.0736861
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 36.6628
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -10.5601
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 89.8119
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 19.766
cap "m1_n10434_n17309#" "test_output" -0.172525
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -2.90535
cap "LF_mag_0/VSS" "P0" 0.558581
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 848.408
cap "LF_mag_0/VSS" "test_output" 86.2442
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.705095
cap "LF_mag_0/VSS" "P1" 3.7992
cap "P1" "LF_mag_0/VSS" 9.05467
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "m1_n10434_n17309#" 20.8448
cap "pre_div_mag_0/RST" "m1_n10434_n17309#" 5.45311
cap "pre_div_mag_0/CLK_div_4_mag_0/VSS" "m1_n10434_n17309#" 82.4372
cap "m1_n3235_n17720#" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 1.15419
cap "m1_n10434_n17309#" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 82.4372
cap "m1_n4924_n3257#" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 0.0932227
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "m1_n3235_n17720#" 0.298602
cap "PFD_layout_0/DFF__1/nand2_2/VSS" "m1_n10434_n17309#" 82.4372
cap "PFD_layout_0/DFF__1/nand2_2/VSS" "m1_n10434_n17309#" 51.5233
cap "m1_n3235_n17720#" "PFD_layout_0/VDD" 3.22149
cap "m1_n3235_n17720#" "m1_n4924_n3257#" -5.68434e-14
cap "A_MUX_mag_0/VSS" "m1_n10434_n17309#" 24.6901
cap "A_MUX_mag_0/VDD" "m1_n10434_n17309#" -1.32003
cap "m1_n383_n16541#" "m1_n10434_n17309#" 18.6608
cap "m1_n10434_n17309#" "A_MUX_mag_0/OUT" 0.948128
cap "m1_n10434_n17309#" "A_MUX_mag_0/VDD" -1.47076
cap "A_MUX_mag_0/OUT" "A_MUX_mag_0/VSS" 93.3241
cap "m1_n10434_n17309#" "m1_n383_n16541#" 19.2521
cap "m1_n10434_n17309#" "A_MUX_mag_0/VSS" 13.7905
cap "A_MUX_mag_0/VSS" "A_MUX_mag_0/OUT" 275.324
cap "Feedback_Divider_mag_0/VSS" "m1_n10434_n17309#" 19.2521
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "m1_12048_n18045#" 4.64883
cap "Feedback_Divider_mag_0/VSS" "m1_n10434_n17309#" 9.74933
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "m1_12048_n18045#" 43.0613
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "Feedback_Divider_mag_0/VSS" 7.28528
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "m1_12048_n18045#" 3.81388
cap "VCO_mag_0/Delay_Cell_mag_1/OUT" "m1_12048_n18045#" 4.93733
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "Feedback_Divider_mag_0/VSS" 18.5107
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/m1_2549_288#" 0.00891327
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/GF_INV1_1/VSS" 18.5107
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/GF_INV1_0/VSS" 3.82114
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/GF_INV1_0/IN" 0.656767
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/OUT" 3.04362
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/VSS" 14.6595
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/OUT" 0.173574
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/VSS" 18.5228
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_3/OUTB" 0.100903
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.525388
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" 23.148
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" -5.68434e-14
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 1.42109e-14
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_3/VDD" 56.9042
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 8.92629
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_4/a_164_n100#" 0.0265794
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "VCO_op" 3.88591
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/VSS" 14.977
cap "A_MUX_mag_1/Tr_Gate_0/OUT" "VCO_mag_0/Delay_Cell_mag_3/nmos_3p3_VMHHD6_0/a_n268_n100#" 0.0554434
cap "VCO_op" "VCO_mag_0/Delay_Cell_mag_3/VSS" 115.033
cap "A_MUX_mag_1/OUT" "VCO_op" 3.88591
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_op" 4.46707
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/VSS" 53.5373
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 96.7713
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_0/CLK" 0.0174275
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/VDD" 0.000810068
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VSS" 17.2265
cap "A_MUX_mag_1/OUT" "A_MUX_mag_1/VDD" 21.3391
cap "A_MUX_mag_1/Tr_Gate_1/CLK" "A_MUX_mag_1/VDD" 7.17448
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "A_MUX_mag_1/VDD" 32.2812
cap "A_MUX_mag_1/VDD" "A_MUX_mag_1/Tr_Gate_1/nmos_3p3_UKFAHE_5/a_n138_n84#" 6.91721
cap "A_MUX_mag_1/Tr_Gate_1/IN" "A_MUX_mag_1/VDD" 1.45655
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "A_MUX_mag_1/Tr_Gate_1/OUT" 2.229
cap "A_MUX_mag_1/Tr_Gate_1/OUT" "Output_Div_Mag_0/CLK" 0.417831
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" 12.2347
cap "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/OUT" "A_MUX_mag_1/Tr_Gate_1/VDD" 0.166124
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK" 21.9827
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" 20.1747
cap "A_MUX_mag_1/Tr_Gate_1/VDD" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 2.55238
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "Output_Div_Mag_0/CLK" 1.04618
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" 0.189256
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK" 23.1785
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_0/IN1" 0.0429589
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/IN1" 0.189256
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" 6.9349
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/K" 0.189256
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 10.9812
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/OUT" 0.201161
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 0.659174
cap "Output_Div_Mag_0/CLK" "Output_Div_Mag_0/Buffer_delayed_mag_0/VDD" 12.0029
cap "Feedback_Divider_mag_0/VSS" "Output_Div_Mag_0/CLK" 12.9471
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/Vdiv2" 0.208657
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/OUT" 0.189256
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "m1_29262_n18466#" 148.031
cap "Feedback_Divider_mag_0/VSS" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" 18.2722
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/VDD" 9.67093
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "m1_29262_n18466#" 32.1615
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" 2.09662
cap "m1_29262_n18466#" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" -2.60749
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" -2.1981
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_0/IN1" 0.201591
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" 263.083
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" 1.21863
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" 0.394826
cap "m1_29262_n18466#" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN1" 0.193665
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "m1_29262_n18466#" 24.8093
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "m1_29262_n18466#" 17.6222
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" 12.9236
cap "Feedback_Divider_mag_0/VSS" "m1_32750_n18019#" 18.2722
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 5.35418
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "m1_32750_n18019#" 37.2529
cap "m1_32750_n18019#" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" 0.451051
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "m1_32750_n18019#" 0.609152
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" 19.9171
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "m1_32750_n18019#" 2.26414
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.0455366
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 14.857
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" 1.66776
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 108.286
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" 32.3007
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.814152
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "m1_32750_n18019#" 205.206
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 12.1637
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_0/Buffer_delayed_mag_0/OUT" -2.4186
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/OPA0" 146.852
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "m1_32750_n18019#" 0.527831
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 6.80998
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 2.42044
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" 7.10609
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D1" 1.11709
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 3.75026
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.815532
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 5.68434e-14
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 15.5953
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/OPA0" 110.493
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/D0" 5.98967
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" 0.232455
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" 0.411062
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 0.458071
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 5.26743
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA0" 21.6913
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "m1_32750_n18019#" 242.284
cap "Feedback_Divider_mag_0/VSS" "m1_32750_n18019#" 18.2722
cap "m1_32750_n18019#" "Feedback_Divider_mag_0/VSS" 18.2722
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_0/VSS" 1.42109e-14
cap "Output_Div_Mag_0/OPA1" "m1_32750_n18019#" 1.22221
cap "Output_Div_Mag_0/mux_4x1_0/I1" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" -0.130685
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "m1_32750_n18019#" 26.7189
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/IN2" "m1_32750_n18019#" 0.297087
cap "Output_Div_Mag_0/OPA0" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 3.37921
cap "m1_32750_n18019#" "Output_Div_Mag_0/VDD" 278.024
cap "Output_Div_Mag_0/OPA0" "m1_32750_n18019#" -0.743273
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 0.529543
cap "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "m1_32750_n18019#" 0.458071
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 7.96869
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/VDD" 10.3953
cap "m1_32750_n18019#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" 0.458071
cap "m1_32750_n18019#" "Feedback_Divider_mag_0/VSS" 18.2722
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 0.00490274
cap "m1_32750_n18019#" "Output_Div_Mag_0/OPA1" 2.75552
cap "Output_Div_Mag_0/VDD" "m1_32750_n18019#" 220.691
cap "Output_Div_Mag_0/VSS" "Output_Div_Mag_0/VDD" 77.1657
cap "Feedback_Divider_mag_0/VSS" "Output_Div_Mag_1/CLK" 18.2722
cap "Feedback_Divider_mag_0/VSS" "Output_Div_Mag_1/CLK" 18.2722
cap "m2_45110_n18250#" "Output_Div_Mag_0/VSS" 0.00754959
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_1/CLK" 28.0537
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/VSS" 0.567975
cap "Output_Div_Mag_1/CLK" "m2_45110_n18250#" 1.84864
cap "Output_Div_Mag_0/VDD" "Output_Div_Mag_0/VSS" 17.8295
cap "Output_Div_Mag_1/CLK" "Feedback_Divider_mag_0/VSS" 4.11802
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_0/IN1" 0.087706
cap "Output_Div_Mag_1/CLK" "m1_40451_n17540#" 93.8155
cap "m1_40451_n17540#" "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" 1.43992
cap "Output_Div_Mag_1/CLK" "m2_45110_n18250#" 40.9927
cap "Output_Div_Mag_1/CLK" "Output_Div_Mag_1/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/VSS" 2.35107
cap "Output_Div_Mag_0/VSS" "m2_45110_n18250#" 0.0162482
cap "m2_45110_n18250#" "m1_40451_n17540#" -4.75419
cap "Output_Div_Mag_1/CLK_div_2_mag_0/VDD" "Output_Div_Mag_1/CLK" 3.05202
cap "m2_45110_n18250#" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 4.66563
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" "m2_45110_n18250#" 90.7253
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" 36.6318
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 507.034
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "m2_45110_n18250#" 13.7299
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "m2_45110_n18250#" -2.89946
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" 1.5214
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "m2_45110_n18250#" 15.1015
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "m2_45110_n18250#" 141.895
cap "Output_Div_Mag_1/OPA0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 17.9513
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" 1.42109e-14
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "m2_45110_n18250#" 3.94661
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" 1.42109e-14
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 6.79742
cap "Output_Div_Mag_1/Buffer_delayed_mag_0/OUT" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -1.0055
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "m2_45110_n18250#" 11.8103
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 351.571
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -0.00564625
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" 5.23338
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D0" 1.20965
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" 1.28945
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" 3.34113
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/OPA0" 80.4062
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/D2" "Output_Div_Mag_1/OPA0" -2.77556e-17
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" -1.13687e-13
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_1/mux_4x1_0/I1" -0.129639
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" 39.1444
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_1/OPA0" 3.35342
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "Output_Div_Mag_1/VDD" 1.59969
cap "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "Output_Div_Mag_1/mux_4x1_0/S0" -2.77556e-17
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 1.38778e-17
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/OPA1" 2.37074
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 91.4322
cap "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 0.42371
cap "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/OPA1" 3.55271e-15
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "test_output" "m1_n10434_n17309#" -0.792329
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "m1_n10434_n17309#" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "P1" "LF_mag_0/VSS" 4.92945
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/VSS" "test_output" 105.37
cap "P0" "LF_mag_0/VSS" 0.724758
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/VSS" "P1" 11.9311
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.209325
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VDD" 0.0184778
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "m1_n10434_n17309#" 0.680805
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 26.7221
cap "pre_div_mag_0/RST" "m1_n10434_n17309#" 14.1155
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "m1_n10434_n17309#" 0.752492
cap "pre_div_mag_0/RST" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 46.9277
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_1/a_28_n66#" 0.473318
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 6.26112
cap "pre_div_mag_0/RST" "P1" 2.71395
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 10.9263
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "m1_n10434_n17309#" 20.8448
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/RST" 6.25255
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "P1" 0.317523
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 4.15664
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "P0" 0.405336
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.373778
cap "pre_div_mag_0/RST" "P0" 4.74725
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "P0" 1.66249
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 0.000607766
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "m1_n10434_n17309#" 0.450344
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "m1_n10434_n17309#" 0.292762
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 2.84217e-14
cap "pre_div_mag_0/RST" "m1_n10434_n17309#" 16.173
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "m1_n10434_n17309#" 0.419505
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 4.064
cap "pre_div_mag_0/CLK_div_4_mag_0/VSS" "m1_n10434_n17309#" 82.4372
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "m1_n10434_n17309#" 15.8552
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "m1_n10434_n17309#" 0.404347
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "m1_n3235_n17720#" 0.331506
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "m1_n10434_n17309#" 0.138741
cap "pre_div_mag_0/CLK_div_4_mag_0/VSS" "m1_n10434_n17309#" 82.4372
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "m1_n10434_n17309#" 16.5108
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "m1_n10434_n17309#" 7.40672
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 2.84217e-14
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" "m1_n10434_n17309#" 0.419505
cap "m1_n10434_n17309#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" 0.750959
cap "m1_n10434_n17309#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 0.449311
cap "m1_n10434_n17309#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" 0.403417
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "m1_n3235_n17720#" 2.37233
cap "m1_n10434_n17309#" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 1.07666
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/CLK" "m1_n3235_n17720#" 0.0656502
cap "m1_n3235_n17720#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_2/OUT" 0.0835088
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "m1_n3235_n17720#" 0.0656502
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 0.0511649
cap "m1_n10434_n17309#" "pre_div_mag_0/CLK_div_4_mag_0/VSS" 82.4372
cap "m1_n10434_n17309#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" 13.6298
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "m1_n3235_n17720#" 0.159547
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/RST" "m1_n3235_n17720#" 0.0656502
cap "m1_n10434_n17309#" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 10.6982
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "m1_n10434_n17309#" 0.418584
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "m1_n3235_n17720#" 2.76767
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "m1_n3235_n17720#" 0.0794663
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "m1_301_n18939#" 22.1085
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.243288
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 3.45834
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "m1_n10434_n17309#" 12.5078
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 2.05213
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "m1_n3235_n17720#" 0.0616077
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand3_mag_1/OUT" "m1_n10434_n17309#" 0.418584
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "m1_301_n18939#" 0.032993
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/IN2" "m1_n3235_n17720#" 0.0794663
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 8.95643
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 1.43905
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" "m1_n10434_n17309#" 0.430584
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "m1_n10434_n17309#" 51.5233
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "m1_301_n18939#" 21.0262
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "m1_301_n18939#" 0.646259
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "m1_301_n18939#" 0.478246
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 3.79112
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 24.5959
cap "m1_n383_n16541#" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 24.5953
cap "pre_div_mag_0/m1_6276_n6066#" "m1_n383_n16541#" 1.5987
cap "m1_n383_n16541#" "m1_n10434_n17309#" 18.6608
cap "m1_n10434_n17309#" "m1_n383_n16541#" 19.2521
cap "m1_n10434_n17309#" "Feedback_Divider_mag_0/VSS" 19.2521
cap "m1_n10434_n17309#" "Feedback_Divider_mag_0/VSS" 8.67209
cap "Feedback_Divider_mag_0/VSS" "A_MUX_mag_0/VSS" 7.28528
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "Feedback_Divider_mag_0/VSS" 18.5107
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "Feedback_Divider_mag_0/VSS" 18.5107
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/GF_INV1_0/IN" 0.351157
cap "VCO_mag_0/Delay_Cell_mag_1/VSS" "Feedback_Divider_mag_0/VSS" 3.82114
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/OUT" 2.80435
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/GF_INV1_1/VSS" 14.6595
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/OUT" 0.0922934
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "Feedback_Divider_mag_0/VSS" 18.5228
cap "VCO_mag_0/Delay_Cell_mag_3/a_2095_n808#" "VCO_op" 1.13606
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 70.05
cap "VCO_mag_0/Delay_Cell_mag_3/VDD" "VCO_op" 18.338
cap "Feedback_Divider_mag_0/VSS" "VCO_mag_0/Delay_Cell_mag_3/VSS" 14.977
cap "VCO_mag_0/Delay_Cell_mag_3/pmos_3p3_ZB3RD7_1/a_n52_n100#" "VCO_op" 10.8836
cap "VCO_mag_0/Delay_Cell_mag_3/VSS" "VCO_op" 12.8578
cap "Feedback_Divider_mag_0/VSS" "A_MUX_mag_1/OUT" 96.0186
cap "Output_Div_Mag_0/CLK" "Feedback_Divider_mag_0/VSS" 12.9471
cap "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Feedback_Divider_mag_0/VSS" 18.2722
cap "Feedback_Divider_mag_0/VSS" "m1_32750_n18019#" 18.2722
cap "Feedback_Divider_mag_0/VSS" "m1_32750_n18019#" 18.2722
cap "Feedback_Divider_mag_0/VSS" "m1_32750_n18019#" 18.2722
cap "Feedback_Divider_mag_0/VSS" "m1_32750_n18019#" 18.2722
cap "Feedback_Divider_mag_0/VSS" "Output_Div_Mag_1/CLK" 18.2722
cap "Output_Div_Mag_1/CLK" "Feedback_Divider_mag_0/VSS" 18.2722
cap "Feedback_Divider_mag_0/VSS" "Output_Div_Mag_1/CLK" 4.03587
cap "Feedback_Divider_mag_0/VSS" "m2_45110_n18250#" 0.263094
cap "Feedback_Divider_mag_0/VSS" "m2_45110_n18250#" 0.789425
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 5.5854
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 11.3007
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "m1_n10434_n17309#" 105.806
cap "m1_n10434_n17309#" "test_output" -0.532125
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "LF_mag_0/VSS" "P0" 0.724758
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.437032
cap "test_output" "LF_mag_0/VSS" 78.7196
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -0.884227
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32855
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 33.9266
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "P0" 13.2822
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.0258711
cap "P1" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.659294
cap "pre_div_mag_0/RST" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 12.7099
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 0.0280401
cap "test_output" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 0.608774
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.0881058
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.317774
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 35.5596
cap "P1" "pre_div_mag_0/RST" 4.86781
cap "P1" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 4.34284
cap "P1" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 0.00362336
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 10.9662
cap "P0" "pre_div_mag_0/RST" 8.49347
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" 128.278
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 13.5805
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 8.80365
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 3.99553
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 4.44678
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" "m1_301_n18939#" 2.94362
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 0.0570647
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" 0.600262
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 205.58
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_1/IN2" 0.431453
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/VDD" 68.0373
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/QB" 3.00741
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" 0.0329935
cap "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" 24.6305
cap "m1_301_n18939#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_3/IN1" 0.0575944
cap "m1_n383_n16541#" "pre_div_mag_0/CLK_div_4_mag_0/Vdiv4" 24.8256
cap "m1_n4924_n3257#" "pre_div_mag_0/m1_6276_n6066#" 0.0719277
cap "m1_n383_n16541#" "pre_div_mag_0/m1_6276_n6066#" 2.05434
cap "m1_n3235_n17720#" "pre_div_mag_0/m1_6276_n6066#" 45.0792
cap "m1_n383_n16541#" "Feedback_Divider_mag_0/CLK" -7.37291
cap "m1_n383_n16541#" "VCO_op" 120.718
cap "m1_n383_n16541#" "VCO_op" 340.243
cap "m1_n383_n16541#" "Feedback_Divider_mag_0/CLK" -18.5649
cap "m1_n383_n16541#" "VCO_op" 341.667
cap "m1_n383_n16541#" "Feedback_Divider_mag_0/CLK" -18.5649
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 341.667
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 341.667
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 341.667
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -18.5649
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 341.667
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 341.667
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -18.1641
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 341.667
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -17.5279
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/VSS" -3.79254
cap "Feedback_Divider_mag_0/VSS" "VCO_op" 835.968
cap "Feedback_Divider_mag_0/VSS" "m2_28896_n17834#" 1070.9
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/VSS" 5.28002
cap "Feedback_Divider_mag_0/VSS" "m2_45110_n18250#" 15.8429
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "test_output" -0.532125
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LF_mag_0/VSS" "test_output" 78.7196
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "LF_mag_0/VSS" "P0" 0.724758
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 22.4307
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" 57.2946
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/J" "P0" 0.474144
cap "P1" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 7.06022
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "P0" 8.49347
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/RST" 4.86781
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "P0" 57.2946
cap "test_output" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 1.02809
cap "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/K" "P0" 0.102918
cap "P0" "pre_div_mag_0/CLK_div_4_mag_0/CLK" 22.1737
cap "pre_div_mag_0/CLK_div_3_mag_0/Q0" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 0.645882
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" 0.121141
cap "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/VSS" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 5.15563
cap "pre_div_mag_0/CLK_div_4_mag_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" 181.248
cap "m1_n3235_n17720#" "pre_div_mag_0/m1_6276_n6066#" 58.3679
cap "m1_n3235_n17720#" "Feedback_Divider_mag_0/CLK" 0.816086
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 13.2573
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 85.9459
cap "m1_n5218_n5204#" "Feedback_Divider_mag_0/CLK" 9.75092
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 0.0767275
cap "Feedback_Divider_mag_0/CLK" "m1_n6450_n5647#" 68.9919
cap "Feedback_Divider_mag_0/CLK" "m1_n3235_n17720#" 0.0039835
cap "Feedback_Divider_mag_0/CLK" "m1_n5218_n5204#" 0.0544858
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 477.941
cap "Feedback_Divider_mag_0/RST" "VCO_op" 2.54
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 11.4314
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 151.885
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/or_2_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 145.685
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 145.685
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 155.171
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 176.83
cap "VCO_op" "Feedback_Divider_mag_0/VSS" 19.9841
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 5.62918
cap "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/CLK" -3.13675
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 50.9364
cap "m2_28896_n17834#" "Feedback_Divider_mag_0/VSS" -9.01815
cap "m2_28896_n17834#" "Feedback_Divider_mag_0/CLK_div_110_mag_0/VDD" 1.49082
cap "m2_45110_n18250#" "Feedback_Divider_mag_0/CLK" 525.934
cap "VDD" "Feedback_Divider_mag_0/CLK" 12.6798
cap "VDD" "Feedback_Divider_mag_0/CLK" 12.298
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "test_output" -0.532125
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "test_output" "LF_mag_0/VSS" 78.7196
cap "P1" "LF_mag_0/VSS" 4.92945
cap "P0" "LF_mag_0/VSS" 0.743461
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 23.4404
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 57.2946
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/RST" -0.788355
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 22.6463
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" 0.380181
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 0.0250602
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/RST" 3.7208
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "P0" 0.00877781
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" 57.2946
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/RST" 0.0867461
cap "test_output" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 1.02809
cap "P0" "pre_div_mag_0/CLK_div_3_mag_0/RST" 6.55076
cap "P1" "pre_div_mag_0/CLK_div_3_mag_0/CLK" 7.27581
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "P0" 0.00137481
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "P0" 0.00522087
cap "pre_div_mag_0/CLK_div_3_mag_0/RST" "P0" 0.116466
cap "pre_div_mag_0/CLK_div_2_mag_0/Vdiv2" "pre_div_mag_0/OPA0" 0.00216533
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/m1_2522_122#" 0.0215511
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_3_mag_0/Vdiv3" 1.39945
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_3_mag_0/JK_FF_mag_0/QB" 0.200474
cap "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VSS" 2.84217e-14
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VSS" 3.34025
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 0.0418747
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" "pre_div_mag_0/m1_3110_n5491#" -0.441993
cap "pre_div_mag_0/mux_4x1_0/S0" "pre_div_mag_0/mux_4x1_0/VDD" 10.807
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "pre_div_mag_0/mux_4x1_0/VDD" 0.0548822
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/I0" 3.65647
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/VSS" 2.02329
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nand2_1/IN2" "pre_div_mag_0/mux_4x1_0/VDD" 0.464388
cap "pre_div_mag_0/m1_3110_n5491#" "pre_div_mag_0/mux_4x1_0/I2" -1.45494
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" "pre_div_mag_0/mux_4x1_0/VDD" 0.833278
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/CLK_div_3_mag_0/or_2_mag_0/GF_INV_MAG_1/IN" 0.0291906
cap "pre_div_mag_0/m1_3110_n5491#" "pre_div_mag_0/mux_4x1_0/VDD" 123.264
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/nverterlayout_0/OUT" 4.64087
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/I2" 89.7375
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" "pre_div_mag_0/mux_4x1_0/VDD" 0.488918
cap "pre_div_mag_0/mux_4x1_0/I2" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" -0.356898
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" "pre_div_mag_0/m1_3110_n5491#" -0.441993
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 2.40122
cap "m1_n5218_n5204#" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.0924142
cap "m1_n4924_n3257#" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.986195
cap "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/Vdiv" 25.5871
cap "pre_div_mag_0/mux_4x1_0/S1" "pre_div_mag_0/Vdiv" 0.0607817
cap "m1_n5218_n5204#" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.0299017
cap "pre_div_mag_0/mux_4x1_0/VDD" "m1_n4924_n3257#" 3.64883
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "pre_div_mag_0/Vdiv" 0.420925
cap "pre_div_mag_0/mux_4x1_0/S1" "m1_n4924_n3257#" 0.0321759
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 42.2012
cap "pre_div_mag_0/mux_4x1_0/I3" "pre_div_mag_0/Vdiv" 29.7704
cap "pre_div_mag_0/mux_4x1_0/I2" "pre_div_mag_0/Vdiv" 0.00641588
cap "m1_n4924_n3257#" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 1.85985
cap "pre_div_mag_0/mux_4x1_0/I3" "m1_n4924_n3257#" 0.295001
cap "pre_div_mag_0/mux_4x1_0/VDD" "m1_n5218_n5204#" 0.30437
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 106.912
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 106.912
cap "Feedback_Divider_mag_0/RST" "VCO_op" 79.0222
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 14.7271
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 16.3772
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/or_2_mag_0/VDD" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_div_3_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 22.6686
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 22.6686
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "Feedback_Divider_mag_0/CLK" -1.77636e-15
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 4.63087
cap "m2_28896_n17834#" "Feedback_Divider_mag_0/CLK_div_110_mag_0/VDD" 0.183895
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 22.7313
cap "test_output" "m1_n10434_n17309#" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "m1_n10434_n17309#" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/VSS" "test_output" 78.7196
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/VSS" "P0" 0.745311
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "P0" "pre_div_mag_0/CLK" 23.4404
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/VSS" 57.2946
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/RST" -3.33443
cap "pre_div_mag_0/CLK" "P0" 26.4753
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 16.5667
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/CLK_div_2_mag_0/RST" 38.0535
cap "pre_div_mag_0/CLK" "P1" 7.36812
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" -5.68434e-14
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "P0" 0.00157825
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "P0" 14.5693
cap "pre_div_mag_0/CLK" "test_output" 1.02809
cap "P1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.000569445
cap "pre_div_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/RST" 149.382
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "pre_div_mag_0/CLK_div_2_mag_0/RST" 47.7736
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 2.52465
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" 3.93348
cap "pre_div_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" -0.664721
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_2/a_n116_n66#" 0.809716
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/nmos_3p3_VGTVWA_1/a_28_n66#" 1.23868
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.778194
cap "pre_div_mag_0/CLK_div_2_mag_0/VSS" "P0" 57.2946
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/J" "P0" 0.743684
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/CLK_div_2_mag_0/RST" 1.9941
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/IN1" "P0" 0.374641
cap "pre_div_mag_0/CLK" "pre_div_mag_0/CLK_div_2_mag_0/RST" 67.5385
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" 6.30594
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.137394
cap "pre_div_mag_0/CLK" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" -0.463447
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/IN1" "P0" 0.00302605
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_2/OUT" "pre_div_mag_0/CLK_div_2_mag_0/RST" 3.11089
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.00302605
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.19375
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.641573
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.558534
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_1/IN1" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 0.586777
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand3_mag_0/OUT" -6.93889e-18
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" 14.4161
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -13.2241
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/Vdiv2" 2.53412
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -5.70696
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/QB" 1.3043
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -1.12197
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_4/IN2" 0.00302605
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/VDD" 40.199
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_1/IN2" 0.558534
cap "pre_div_mag_0/mux_4x1_0/S0" "pre_div_mag_0/VDD" 5.78915
cap "pre_div_mag_0/mux_4x1_0/I2" "pre_div_mag_0/mux_4x1_0/S0" -0.274588
cap "pre_div_mag_0/mux_4x1_0/S0" "pre_div_mag_0/VDD" 1.13687e-13
cap "pre_div_mag_0/VSS" "m1_n5218_n5204#" 0.228783
cap "m1_n5218_n5204#" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.00917608
cap "m1_n4924_n3257#" "pre_div_mag_0/Vdiv" 1.08312
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nverterlayout_0/OUT" "pre_div_mag_0/Vdiv" 0.580011
cap "pre_div_mag_0/OPA1" "pre_div_mag_0/Vdiv" 0.189757
cap "m1_n5218_n5204#" "pre_div_mag_0/Vdiv" 0.0474914
cap "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "pre_div_mag_0/Vdiv" 0.0538851
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_1/IN2" -2.84217e-14
cap "Feedback_Divider_mag_0/CLK" "pre_div_mag_0/Vdiv" 0.102214
cap "m1_n4924_n3257#" "pre_div_mag_0/VDD" 2.56564
cap "m1_n4924_n3257#" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 4.35232
cap "m1_n4924_n3257#" "pre_div_mag_0/mux_4x1_0/I3" 0.34464
cap "pre_div_mag_0/VSS" "m1_n4924_n3257#" 21.0986
cap "m1_n4924_n3257#" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 0.797379
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 39.6383
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/I3" 2.57234
cap "pre_div_mag_0/VSS" "m1_n6450_n5647#" 0.0546385
cap "pre_div_mag_0/VDD" "pre_div_mag_0/Vdiv" 7.59226
cap "pre_div_mag_0/VSS" "pre_div_mag_0/Vdiv" 227.468
cap "m1_n5218_n5204#" "pre_div_mag_0/VDD" 0.207
cap "pre_div_mag_0/Vdiv" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/OUT" 1.39609
cap "m1_n4924_n3257#" "pre_div_mag_0/OPA1" 0.100452
cap "m1_n5218_n5204#" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/nand2_2/OUT" 0.233856
cap "m1_n4924_n3257#" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/VSS" 17.0096
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 106.912
cap "Feedback_Divider_mag_0/CLK" "m1_n6450_n5647#" 106.912
cap "VCO_op" "Feedback_Divider_mag_0/RST" 79.0222
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 11.4055
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 5.68021
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 7.40391
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 9.4822
cap "m1_n10434_n17309#" "test_output" -0.532125
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "m1_n10434_n17309#" 105.806
cap "LF_mag_0/VSS" "P1" 4.92945
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32855
cap "P0" "LF_mag_0/VSS" 0.387029
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "LF_mag_0/VSS" "test_output" 78.7196
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.741938
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -0.579321
cap "pre_div_mag_0/CLK" "P1" 2.25813
cap "pre_div_mag_0/m1_n439_n6189#" "P0" 18.9891
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "P0" -1.10513
cap "pre_div_mag_0/CLK" "P0" 9.02034
cap "test_output" "pre_div_mag_0/CLK" 0.740222
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" 58.2461
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/VDD" 29.4511
cap "P0" "P1" -0.0115513
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" 507.923
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/VDD" 654.797
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" -107.904
cap "P0" "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/nand2_mag_3/IN1" 9.72855
cap "pre_div_mag_0/CLK_div_2_mag_0/RST" "pre_div_mag_0/CLK" 49.1629
cap "P0" "pre_div_mag_0/CLK" 178.275
cap "P1" "pre_div_mag_0/CLK" 35.441
cap "pre_div_mag_0/CLK_div_2_mag_0/JK_FF_mag_0/VSS" "pre_div_mag_0/CLK" -1.05333
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" 756.548
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_0/VSS" -268.8
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK_div_2_mag_0/VDD" 1575.47
cap "pre_div_mag_0/CLK" "pre_div_mag_0/CLK_div_2_mag_0/RST" 0.144268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/CLK" 0.641284
cap "pre_div_mag_0/CLK" "P1" 21.2459
cap "pre_div_mag_0/OPA0" "P1" 1.15081
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "P1" 1.98658
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" -2.44533
cap "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "P1" 0.788817
cap "pre_div_mag_0/OPA0" "m2_7183_n7086#" 0.0578518
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/OPA0" 26.0354
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -0.216182
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "pre_div_mag_0/OPA0" 165.082
cap "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "m2_7183_n7086#" 0.144268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -13.2241
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "P1" 4.70069
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "pre_div_mag_0/OPA0" 358.921
cap "pre_div_mag_0/CLK_div_2_mag_0/VDD" "pre_div_mag_0/OPA0" 772.839
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "pre_div_mag_0/CLK_div_2_mag_0/VDD" -124.573
cap "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "pre_div_mag_0/OPA0" 0.641284
cap "pre_div_mag_0/OPA0" "P1" 3.48191
cap "pre_div_mag_0/OPA0" "m2_7183_n7086#" 0.45464
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 1.13687e-13
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "P1" 0.664341
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "m2_7183_n7086#" 0.103586
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" -1.42109e-14
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "P1" 0.391474
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "m2_7183_n7086#" 0.0591661
cap "pre_div_mag_0/OPA0" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" 1.13687e-13
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "P1" 0.338977
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.0578518
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "P1" 0.339866
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "P1" 10.3909
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "m2_7183_n7086#" 1.5476
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "P1" 11.5857
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.0579107
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "P1" 0.339866
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" 5.68434e-14
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" "m2_7183_n7086#" 0.0592268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" "P1" 0.454563
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" -1.13687e-13
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "m2_7183_n7086#" 0.0592268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "P1" 0.3925
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.0579107
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "m2_7183_n7086#" 8.92302
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 10.3663
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "P1" 0.339866
cap "pre_div_mag_0/OPA1" "P1" 0.794429
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.0579107
cap "pre_div_mag_0/OPA1" "m2_7183_n7086#" 0.0592268
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "pre_div_mag_0/VDD" 84.802
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "P1" 8.00781
cap "pre_div_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" 1.66751
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "m2_7183_n7086#" 1.11335
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "P1" 0.3925
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 14.2391
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 20.6589
cap "pre_div_mag_0/VSS" "pre_div_mag_0/VDD" -0.970825
cap "pre_div_mag_0/OPA1" "m1_n4924_n3257#" -9.03516
cap "m1_n5218_n5204#" "pre_div_mag_0/VDD" 0.0973705
cap "pre_div_mag_0/OPA1" "pre_div_mag_0/VDD" 16.9471
cap "m1_n6450_n5647#" "pre_div_mag_0/VSS" 0.0667803
cap "m1_n4924_n3257#" "pre_div_mag_0/VSS" 33.1761
cap "m1_n4924_n3257#" "pre_div_mag_0/VDD" 1.08319
cap "m1_n5218_n5204#" "pre_div_mag_0/VSS" 0.147164
cap "pre_div_mag_0/OPA1" "pre_div_mag_0/VSS" 90.1084
cap "m1_n4924_n3257#" "pre_div_mag_0/mux_4x1_0/mux_2x1_1/VSS" 31.2248
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 106.912
cap "m1_n4924_n3257#" "pre_div_mag_0/mux_4x1_0/S1" -9.25204
cap "Feedback_Divider_mag_0/RST" "m1_n6450_n5647#" 0.345106
cap "Feedback_Divider_mag_0/CLK" "m1_n6450_n5647#" 106.912
cap "VCO_op" "Feedback_Divider_mag_0/RST" 205.932
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 11.4055
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 5.68021
cap "Feedback_Divider_mag_0/RST" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" -0.417081
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 22.7313
cap "test_output" "m1_n10434_n17309#" -0.532125
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "P1" "LF_mag_0/VSS" 6.93496
cap "test_output" "LF_mag_0/VSS" 78.7196
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/VSS" "P1" 5.16036
cap "P1" "P0" -1.71745
cap "P1" "m2_7183_n7086#" -0.741916
cap "pre_div_mag_0/CLK" "P1" 30.452
cap "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "m2_7183_n7086#" 0.197834
cap "pre_div_mag_0/CLK" "P1" 20.4571
cap "pre_div_mag_0/Buffer_delayed_mag_0/VDD" "P1" 58.164
cap "pre_div_mag_0/CLK" "m2_7183_n7086#" 0.781349
cap "pre_div_mag_0/Buffer_delayed_mag_0/VDD" "m2_7183_n7086#" 5.42893
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "m2_7183_n7086#" 0.197834
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "P1" 113.887
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "m2_7183_n7086#" 3.30787
cap "pre_div_mag_0/Buffer_delayed_mag_0/OUT" "P1" 0.357976
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "P1" 1.98658
cap "pre_div_mag_0/OPA0" "m2_7183_n7086#" 0.589362
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" "m2_7183_n7086#" 7.45461
cap "pre_div_mag_0/Buffer_delayed_mag_0/Inverter_delayed_mag_0/IN" "m2_7183_n7086#" 0.781349
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "P1" 40.6294
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "m2_7183_n7086#" 0.352708
cap "pre_div_mag_0/OPA0" "P1" 2.27805
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/D0" 0.298636
cap "m2_7183_n7086#" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 11.4831
cap "P1" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" 164.526
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.266248
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "m2_7183_n7086#" 0.337629
cap "m2_7183_n7086#" "pre_div_mag_0/OPA0" 3.49065
cap "pre_div_mag_0/OPA0" "P1" 14.1716
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.751131
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "m2_7183_n7086#" 0.821065
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "m2_7183_n7086#" 11.6755
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/IN2" "m2_7183_n7086#" 0.326651
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "P1" 164.874
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D2" "m2_7183_n7086#" 0.0834103
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN2" "m2_7183_n7086#" 0.201203
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN2" "m2_7183_n7086#" 8.71438
cap "m2_7183_n7086#" "P1" -7.10543e-15
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_2/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.551056
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/IN1" "m2_7183_n7086#" 0.937503
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.19483
cap "pre_div_mag_0/VDD" "m2_7183_n7086#" 9.61201
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D3" "m2_7183_n7086#" 0.349328
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/D2" "m2_7183_n7086#" 0.270835
cap "pre_div_mag_0/OPA1" "pre_div_mag_0/VDD" 13.5976
cap "pre_div_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" 122.842
cap "pre_div_mag_0/VDD" "P1" 119.503
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/nverterlayout_ibr_0/IN" "m2_7183_n7086#" 0.780258
cap "pre_div_mag_0/OPA1" "m2_7183_n7086#" 0.659152
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_1/IN1" "m2_7183_n7086#" 1.53959
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/and_2_ibr_3/IN2" "m2_7183_n7086#" 0.321411
cap "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" "m2_7183_n7086#" 0.14918
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 72.1598
cap "pre_div_mag_0/VDD" "m2_7183_n7086#" 3.34562
cap "pre_div_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/nverterlayout_ibr_1/OUT" 2.23138
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 14.2383
cap "pre_div_mag_0/VDD" "pre_div_mag_0/OPA1" 1.95778
cap "pre_div_mag_0/VSS" "pre_div_mag_0/OPA1" 7.19765
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/RST" -3.57476
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 106.912
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 106.912
cap "Feedback_Divider_mag_0/RST" "Feedback_Divider_mag_0/CLK" 257.56
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" "VCO_op" 2.74696
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 11.4055
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" "VCO_op" 0.0023993
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/RST" 1.42415
cap "VCO_op" "Feedback_Divider_mag_0/RST" 72.3816
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" "VCO_op" 1.48711
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 5.68021
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" "VCO_op" 1.39956
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "m1_n10434_n17309#" "test_output" -0.532125
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "LF_mag_0/VSS" "test_output" 78.7196
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "pre_div_mag_0/VDD" "m1_n6450_n5647#" 2.84217e-14
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 113.572
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/RST" -6.79164
cap "Feedback_Divider_mag_0/CLK" "m1_n6450_n5647#" 108.104
cap "Feedback_Divider_mag_0/CLK" "Feedback_Divider_mag_0/RST" 342.332
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 11.4055
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" "VCO_op" 1.4059
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" "VCO_op" 0.0138802
cap "Feedback_Divider_mag_0/RST" "Feedback_Divider_mag_0/CLK" 1.04717
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" "VCO_op" 4.31083
cap "Feedback_Divider_mag_0/RST" "VCO_op" 70.1177
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 5.68021
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "m1_n10434_n17309#" "test_output" -0.532125
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32881
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.77862
cap "test_output" "LF_mag_0/VSS" 78.7196
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I0" -3.64003
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 0.350317
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 1.95848
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I0" 0.0168312
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/I3" -0.0699106
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 75.4336
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 2.43204
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I3" 0.0435403
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 7.41887
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I3" 148.266
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/VDD" -38.7668
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 3.74782
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" -2.76676
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 25.5589
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 0.271987
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 5.68434e-14
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 14.9032
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I3" 126.417
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" -0.331267
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I1" 0.633964
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/VDD" 343.284
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I3" 5.92993
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 13.1336
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I0" 3.40997
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I3" 0.177608
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I1" 6.60082
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 0.388052
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I3" -8.50852
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 0.114829
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I0" 151.192
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 2.05899
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I1" 0.23129
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/VDD" 4.71252
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/S0" 0.320021
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VDD" -0.325585
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 0.689438
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I1" -3.8345
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/I3" 4.70414
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I3" 0.267122
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/I3" 1.38301
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I3" 6.51483
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" -0.00180543
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/I1" 0.185536
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 0.194618
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I2" -2.13907
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 5.23574
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" -5.37662
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" -1.31505
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I3" 0.624272
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/VSS" 0.216168
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 2.84217e-14
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/VDD" 228.284
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I3" 1.19124
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I3" 0.268896
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/OUT" -1.11022e-16
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/OUT" 1.45909
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/VDD" 210.728
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I3" 1.56751
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.546766
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" 28.737
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.73641
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" -0.0659539
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "m1_n6450_n5647#" 0.23129
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/VSS" -0.871339
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 0.104755
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/VSS" 33.665
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 2.19119
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I3" 0.44301
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 25.9085
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.650362
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I2" 1.88621
cap "mux_4x1_ibr_0/S1" "m1_n6450_n5647#" 0.114829
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 3.95733
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/VSS" -4.51158
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I3" 63.4124
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/I3" -1.68866
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 1.13687e-13
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/S1" 13.5695
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I3" 1.42109e-14
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.4559
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "m1_n6450_n5647#" 8.65987
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/S1" 0.294487
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/VDD" -0.211191
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" -1.13926
cap "mux_4x1_ibr_0/I2" "m1_n6450_n5647#" -0.316607
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I3" 71.667
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 111.071
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.400273
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VDD" -1.42109e-14
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" 28.8661
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" 0.331692
cap "mux_4x1_ibr_0/I0" "mux_4x1_ibr_0/I2" -19.3311
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 3.97743
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I3" 2.38659
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/VDD" -0.88197
cap "m1_n4924_n3257#" "VCO_op" -2.77415
cap "Feedback_Divider_mag_0/CLK" "m1_n5218_n5204#" 30.1281
cap "Feedback_Divider_mag_0/CLK" "m1_n6450_n5647#" 22.8641
cap "m1_n5218_n5204#" "m2_7183_n7086#" 0.279914
cap "m1_n6450_n5647#" "m2_7183_n7086#" 0.458547
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 29.7721
cap "VCO_op" "m2_7183_n7086#" 162.014
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 25.9312
cap "m1_n6450_n5647#" "Feedback_Divider_mag_0/CLK" 14.5614
cap "VCO_op" "Feedback_Divider_mag_0/CLK" 392.898
cap "m1_n5218_n5204#" "Feedback_Divider_mag_0/CLK" 22.9451
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 9.5969
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" 1.69928
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" "VCO_op" 2.15732
cap "m2_7183_n7086#" "VCO_op" 312.017
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q1" "VCO_op" 0.00789191
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 19.6636
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/VSS" "VCO_op" 1.72299
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/CLK_DIV_11_mag_new_0/Q3" 1.21004
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "m1_n10434_n17309#" "test_output" -0.472831
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 73.043
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 13.379
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 105.806
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.10543e-15
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 3.50711
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 73.043
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -0.274415
cap "test_output" "LF_mag_0/VSS" 76.0093
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/VSS" -1.04684
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/VSS" -7.32855
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VSS" -0.294745
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/S0" 6.08191
cap "test_output" "mux_4x1_ibr_0/S0" 3.33626
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/I1" 1.01493
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I1" -4.41647
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/S0" 0.0396116
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 110.766
cap "test_output" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.022741
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -11.7475
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I1" 1.42513
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/S0" 0.684149
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S0" 0.158077
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 6.64531
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I1" 34.2125
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I1" 42.9511
cap "test_output" "mux_4x1_ibr_0/I1" -5.35349
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 17.3716
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" 95.9689
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.1731
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 0.788933
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 0.0965437
cap "mux_4x1_ibr_0/I1" "mux_4x1_ibr_0/S0" 0.0419267
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/S0" -12.3003
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 4.06175
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/S0" 0.0373019
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/I0" 0.0866489
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.760055
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.241886
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" 2.42124
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/S0" 2.22369
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" 5.94316
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/VDD" -1.77712
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 0.567501
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/VDD" -0.13292
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VSS" 102.236
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.89254
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" 25.3098
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/OUT" -3.14594
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/S0" 0.0213154
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.541648
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/S0" -0.243004
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I2" 0.850837
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I1" -3.18308
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I3" 126.97
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 14.1778
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/I0" 1.6576
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I3" 1.49181
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 0.679456
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/VDD" 33.8632
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/IN2" 0.0373019
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.334962
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 0.590242
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -1.82752
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" -0.094542
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/S0" -3.55271e-15
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I0" 5.64721
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nverterlayout_ibr_0/OUT" 2.77688
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/S0" 116.306
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/OUT" 0.953197
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" -3.02565
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" -2.38162
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 4.15138
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.760055
cap "mux_4x1_ibr_0/I3" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.1731
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/VSS" -2.02228
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/I3" 0.894053
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_2/OUT" -1.25265
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/OUT" 15.9104
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VDD" 3.05606
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 1.62521
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I2" -0.153286
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 1.58795
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/VDD" -1.17468
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I3" 0.0422573
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/VSS" -0.0411318
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I2" 0.0951126
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" 0.769678
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I0" 0.0285235
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/OUT" -2.56315
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/I2" 0.0440813
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/S1" 4.57967
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/VDD" 96.2779
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nverterlayout_ibr_0/OUT" 0.355944
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" 2.65983
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VSS" 2.54716
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I2" 3.298
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" 1.77636e-15
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 0.590242
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" -0.300124
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/I0" 0.0866489
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/VDD" -7.39112
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" 0.581894
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/I2" 8.34701
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/VDD" -1.48807
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/IN2" 1.1625
cap "mux_4x1_ibr_0/I2" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/nmos_3p3_5QNVWA_1/a_n116_n44#" 0.0408038
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I3" -0.081863
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I0" "mux_4x1_ibr_0/I2" 0.163814
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/I3" 0.0605137
cap "mux_4x1_ibr_0/S1" "m1_n6450_n5647#" 0.0419267
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 23.9653
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" -0.415607
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_2/OUT" "mux_4x1_ibr_0/I2" 0.0612626
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 24.7173
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/I1" "mux_4x1_ibr_0/OUT" 0.590242
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nverterlayout_ibr_0/OUT" "mux_4x1_ibr_0/I2" 0.0184847
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 8.10149
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/VDD" -5.68434e-14
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD" "mux_4x1_ibr_0/OUT" 22.544
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_2/OUT" "mux_4x1_ibr_0/OUT" 19.406
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/OUT" -4.98175
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" "mux_4x1_ibr_0/OUT" 1.66118
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "VCO_op" "m1_n4924_n3257#" -0.173385
cap "Feedback_Divider_mag_0/CLK" "VCO_op" 185.284
cap "VCO_op" "Feedback_Divider_mag_0/RST" 75.7028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "VCO_op" "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" 80.082
cap "VCO_op" "Feedback_Divider_mag_0/RST" 114.061
cap "Feedback_Divider_mag_0/CLK_div_99_mag_0/VDD" "VCO_op" 8.1061
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "LF_mag_0/VSS" 75.8246
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "m1_n10434_n17309#" "test_output" -2.25829
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LF_mag_0/VSS" "test_output" 41.4426
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "test_output" "m1_n10434_n17309#" -2.15377
cap "test_output" "mux_4x1_ibr_0/S0" -3.07592
cap "mux_4x1_ibr_0/VDD" "test_output" 192.363
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" 33.2529
cap "test_output" "mux_4x1_ibr_0/I1" -5.94373
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/I3" -3.05638
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 385.829
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/w_645_n729#" "mux_4x1_ibr_0/VDD" -0.00120397
cap "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_0/nmos_3p3_5QNVWA_1/a_n116_n44#" "mux_4x1_ibr_0/S1" 0.00917273
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/VDD" 195.946
cap "mux_4x1_ibr_0/S1" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/IN2" 0.094164
cap "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/S1" 0.0189143
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/S1" -3.73791
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S1" 58.0384
cap "mux_4x1_ibr_0/OUT" "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD" 0.921509
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.32881
cap "LF_mag_0/VSS" "m1_n10434_n17309#" 75.8246
cap "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.77862
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/pmos_3p3_M8SWPS_0/a_n28_n124#" 0.0189342
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/VDD" 2.31982
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_0/pmos_3p3_M8SWPS_1/a_n28_n124#" 0.0189342
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/pmos_3p3_M8SWPS_0/a_n28_n124#" "mux_4x1_ibr_0/S0" 0.0869523
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_0/pmos_3p3_M8SWPS_1/a_n28_n124#" "mux_4x1_ibr_0/S0" 0.0189342
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/pmos_3p3_M8SWPS_1/a_n28_n124#" "mux_4x1_ibr_0/S0" 0.15497
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/pmos_3p3_M8SWPS_1/a_n28_n124#" "mux_4x1_ibr_0/S0" 0.0189342
cap "mux_4x1_ibr_0/S0" "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/pmos_3p3_M8SWPS_1/a_28_n80#" 0.13772
cap "mux_4x1_ibr_0/VDD" "mux_4x1_ibr_0/S0" 5.33433
cap "mux_4x1_ibr_0/mux_2x1_ibr_1/nand2_ibr_1/pmos_3p3_M8SWPS_0/a_n28_n124#" "mux_4x1_ibr_0/S0" 0.0885545
cap "mux_4x1_ibr_0/mux_2x1_ibr_0/nand2_ibr_1/pmos_3p3_M8SWPS_0/a_n28_n124#" "mux_4x1_ibr_0/S0" 0.0189342
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/Nn" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "m1_n10434_n17309#" 107.457
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 22.3416
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.3593
cap "LF_mag_0/cap3p_layout_0/Nn" "m1_n10434_n17309#" 75.8246
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.74813
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "m1_n10434_n17309#" 105.416
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/Nn" 75.8246
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 17.2758
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" -7.29806
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/Nn" 75.9269
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -1.35175
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 51.5501
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/Nn" 26.933
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 8.16184
cap "LF_mag_0/cap3p_layout_0/Nn" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" -0.376157
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/Nn" 73.3734
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "LF_mag_0/cap3p_layout_0/Nn" -1.57273
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "T0" 55.8366
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 184.076
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 140.556
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "T1" 32.4663
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 24.2357
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 15.6358
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 7.71107
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 48.07
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/Nn" 14.2717
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 14.8783
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 22.7313
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/Nn" 37.7569
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 38.2095
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "VDD" 28.5028
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 8.30536
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "m1_n10434_n17309#" 14.2717
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 105.776
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "m1_n10434_n17309#" 14.8783
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 18.4448
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "m1_n10434_n17309#" 37.7569
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 38.2095
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 8.30536
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "VDD" 28.5028
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "m1_n10434_n17309#" 14.2717
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "m1_n10434_n17309#" 14.8783
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 21.1726
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" "m1_n10434_n17309#" 108.626
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "m1_n10434_n17309#" 37.7569
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 8.30536
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 14.2717
cap "m1_n10434_n17309#" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 14.8783
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "m1_n10434_n17309#" 22.7313
cap "m1_n10434_n17309#" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 37.7569
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 335.554
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 256.221
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 38.2095
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "VDD" 28.5028
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 8.30536
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/cap3p_layout_0/Pp" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 107.067
cap "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" "LF_mag_0/cap3p_layout_0/Pp" 22.7313
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LF_mag_0/cap3p_layout_0/Pp" 14.2717
cap "LF_mag_0/cap3p_layout_0/Pp" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 37.7569
cap "T0" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 335.554
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 256.221
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 38.2095
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 28.5028
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 8.30536
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/VCNTL" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_17029_n21260#" 14.548
cap "LF_mag_0/VCNTL" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 9.96062
cap "LF_mag_0/VCNTL" "LF_mag_0/cap80p_mag_0/mim_2p0fF_Q67PCK_0/m4_16909_n21380#" 91.0844
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "LF_mag_0/VCNTL" 23.2159
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "T0" 55.8366
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T0" 175.447
cap "T1" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 32.4663
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" "T1" 133.967
cap "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" "VDD" 23.2532
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4490_n4370#" 7.4975
cap "VDD" "LF_mag_0/cap3p_layout_0/mim_2p0fF_WS3THJ_0/m4_n4370_n4250#" 14.9029
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.8231
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.4342
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 56.1625
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_TPG873_0/a_760_n1102#" 0.319481
cap "LF_mag_0/VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_TPG873_0/a_760_n1102#" 0.523595
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.4342
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 46.6028
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "VDD" "Feedback_Divider_mag_0/CLK" 20.1277
cap "Feedback_Divider_mag_0/CLK" "VDD" 20.1277
cap "LF_mag_0/res_48k_mag_0/B" "VDD" 2.17745
cap "VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_TPG873_0/w_n1344_n1286#" 6.08196
cap "VDD" "LF_mag_0/res_48k_mag_0/ppolyf_u_TPG873_0/a_520_1000#" 0.162633
cap "LF_mag_0/res_48k_mag_0/B" "VDD" 4.87807
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6028
cap "LF_mag_0/res_48k_mag_0/B" "VDD" 2.24822
cap "LF_mag_0/res_48k_mag_0/B" "VDD" 6.17671
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 46.6198
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK" 50.8785
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 7.2337
cap "Feedback_Divider_mag_0/CLK" "m1_n4924_n3257#" 9.81039
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 3.54515
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" "m1_n4924_n3257#" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" "m1_n4924_n3257#" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" 19.4636
cap "Feedback_Divider_mag_0/VDD" "m1_n4924_n3257#" 0.0916561
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/VSS" 11.553
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/F2" 4.39097
cap "Feedback_Divider_mag_0/F0" "Feedback_Divider_mag_0/VDD" 7.06138
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/VDD" 10.5143
cap "Feedback_Divider_mag_0/F1" "Feedback_Divider_mag_0/F0" -78.2358
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/F1" 4.40486
cap "Feedback_Divider_mag_0/F2" "Feedback_Divider_mag_0/VDD" 5.68434e-14
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/F0" 4.42409
cap "Feedback_Divider_mag_0/F2" "Feedback_Divider_mag_0/F1" -103.013
cap "Feedback_Divider_mag_0/F1" "Feedback_Divider_mag_0/VDD" -0.0287499
cap "Feedback_Divider_mag_0/VDD" "m1_n4924_n3257#" 18.3312
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/F1" -0.0323657
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/F0" 8.03898
cap "Feedback_Divider_mag_0/VDD" "m1_n4924_n3257#" 18.3312
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/Vdiv" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/Vdiv" "Feedback_Divider_mag_0/VDD" 46.0038
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 3.54515
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" "m1_n4924_n3257#" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" "m1_n4924_n3257#" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 19.4636
cap "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" "m1_n4924_n3257#" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/m1_3441_11130#" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" 19.4636
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/VSS" 19.4636
cap "Feedback_Divider_mag_0/VDD" "m1_n4924_n3257#" 0.0916561
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/CLK_div_90_mag_0/CLK_div_3_mag_1/JK_FF_mag_1/nand3_mag_2/VSS" 11.553
cap "Feedback_Divider_mag_0/VDD" "m1_n4924_n3257#" 10.5143
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/F2" 3.36591
cap "Feedback_Divider_mag_0/F0" "m1_n4924_n3257#" 3.33528
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/F1" 3.31694
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/VDD" 18.208
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/VDD" 18.208
cap "m1_n4924_n3257#" "Feedback_Divider_mag_0/VDD" 18.208
cap "Feedback_Divider_mag_0/Vdiv" "Feedback_Divider_mag_0/VDD" 18.3312
cap "Feedback_Divider_mag_0/VDD" "Feedback_Divider_mag_0/Vdiv" 0.87728
merge "mux_4x1_ibr_0/mux_2x1_ibr_1/Sel" "mux_4x1_ibr_0/S0" -7079.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4018031 -44447 0 0 0 0 0 0
merge "mux_4x1_ibr_0/S0" "T0"
merge "CP_mag_0/IPD_" "IPD_" -136.144 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17390 -558 0 0 0 0 0 0
merge "mux_4x1_ibr_0/I2" "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" -27992.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8635326 -48930 -2574124 -35274 -1681062 -18473 0 0 0 0
merge "Output_Div_Mag_1/Buffer_delayed_mag_0/IN" "Output_Div_Mag_1/CLK"
merge "Output_Div_Mag_1/CLK" "Output_Div_Mag_0/Buffer_delayed_mag_0/IN"
merge "Output_Div_Mag_0/Buffer_delayed_mag_0/IN" "Output_Div_Mag_0/CLK"
merge "Output_Div_Mag_0/CLK" "m1_32750_n18019#"
merge "m1_32750_n18019#" "Output_Div_Mag_0/CLK_div_3_mag_0/CLK"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/CLK" "A_MUX_mag_1/IN2"
merge "A_MUX_mag_1/IN2" "VCO_mag_0/OUT"
merge "VCO_mag_0/OUT" "VCO_op"
merge "mux_4x1_ibr_0/VSS" "mux_4x1_ibr_0/mux_2x1_ibr_0/VSS" -36111.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9452815 -65793 -8358907 -49566 0 0 0 0 0 0
merge "mux_4x1_ibr_0/mux_2x1_ibr_0/VSS" "mux_4x1_ibr_0/VSUBS"
merge "mux_4x1_ibr_0/VSUBS" "m1_n8856_n3801#"
merge "m1_n8856_n3801#" "Output_Div_Mag_0/m1_n439_n6189#"
merge "Output_Div_Mag_0/m1_n439_n6189#" "Output_Div_Mag_0/Buffer_delayed_mag_0/VSS"
merge "Output_Div_Mag_0/Buffer_delayed_mag_0/VSS" "Feedback_Divider_mag_0/VSS"
merge "Feedback_Divider_mag_0/VSS" "Feedback_Divider_mag_0/VSUBS"
merge "Feedback_Divider_mag_0/VSUBS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "pre_div_mag_0/CLK_div_4_mag_0/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/VSS" "m1_n383_n16541#"
merge "m1_n383_n16541#" "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "pre_div_mag_0/VSUBS"
merge "pre_div_mag_0/VSUBS" "Output_Div_Mag_0/CLK_div_2_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS"
merge "Output_Div_Mag_0/CLK_div_2_mag_0/JK_FF_mag_0/GF_INV_MAG_0/VSS" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS"
merge "Output_Div_Mag_0/dec_2x4_ibr_mag_0/and_2_ibr_0/VSS" "A_MUX_mag_1/Tr_Gate_1/VSS"
merge "A_MUX_mag_1/Tr_Gate_1/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/VSS" "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS"
merge "Output_Div_Mag_0/CLK_div_3_mag_0/JK_FF_mag_1/GF_INV_MAG_0/VSS" "m1_31818_n18565#"
merge "m1_31818_n18565#" "A_MUX_mag_1/Tr_Gate_0/VSS"
merge "A_MUX_mag_1/Tr_Gate_0/VSS" "m1_31078_n18565#"
merge "m1_31078_n18565#" "VCO_mag_0/Delay_Cell_mag_3/VSS"
merge "VCO_mag_0/Delay_Cell_mag_3/VSS" "A_MUX_mag_1/VSS"
merge "A_MUX_mag_1/VSS" "VCO_mag_0/Delay_Cell_mag_0/VSS"
merge "VCO_mag_0/Delay_Cell_mag_0/VSS" "m1_26336_n20146#"
merge "m1_26336_n20146#" "VCO_mag_0/Delay_Cell_mag_2/VSS"
merge "VCO_mag_0/Delay_Cell_mag_2/VSS" "A_MUX_mag_0/Tr_Gate_1/VSS"
merge "A_MUX_mag_0/Tr_Gate_1/VSS" "VCO_mag_0/Delay_Cell_mag_1/VSS"
merge "VCO_mag_0/Delay_Cell_mag_1/VSS" "A_MUX_mag_0/Tr_Gate_0/VSS"
merge "A_MUX_mag_0/Tr_Gate_0/VSS" "m1_14284_n20049#"
merge "m1_14284_n20049#" "mux_2x1_ibr_1/nand2_ibr_2/VSS"
merge "mux_2x1_ibr_1/nand2_ibr_2/VSS" "A_MUX_mag_0/VSS"
merge "A_MUX_mag_0/VSS" "mux_2x1_ibr_1/VSS"
merge "mux_2x1_ibr_1/VSS" "m1_6945_n20325#"
merge "m1_6945_n20325#" "PFD_layout_0/DFF__0/nand2_5/VSS"
merge "PFD_layout_0/DFF__0/nand2_5/VSS" "PFD_layout_0/DFF__0/nand2_0/VSS"
merge "PFD_layout_0/DFF__0/nand2_0/VSS" "VCO_mag_0/GF_INV16_1/VSS"
merge "VCO_mag_0/GF_INV16_1/VSS" "CP_mag_0/VSS"
merge "CP_mag_0/VSS" "CP_mag_0/inv_0/VSS"
merge "CP_mag_0/inv_0/VSS" "mux_2x1_ibr_1/a_83_n28#"
merge "mux_2x1_ibr_1/a_83_n28#" "mux_2x1_ibr_4/nverterlayout_ibr_0/VSS"
merge "mux_2x1_ibr_4/nverterlayout_ibr_0/VSS" "VCO_mag_0/Stage_INV_0/VSS"
merge "VCO_mag_0/Stage_INV_0/VSS" "mux_2x1_ibr_4/VSS"
merge "mux_2x1_ibr_4/VSS" "m1_n1989_n21381#"
merge "m1_n1989_n21381#" "a2x1mux_mag_0/Transmission_gate_mag_1/VSS"
merge "a2x1mux_mag_0/Transmission_gate_mag_1/VSS" "PFD_layout_0/buffer_loading_mag_1/VSS"
merge "PFD_layout_0/buffer_loading_mag_1/VSS" "m2_10924_n22721#"
merge "m2_10924_n22721#" "mux_2x1_ibr_0/a_83_n28#"
merge "mux_2x1_ibr_0/a_83_n28#" "mux_2x1_ibr_0/VSS"
merge "mux_2x1_ibr_0/VSS" "mux_2x1_ibr_4/a_83_n28#"
merge "mux_2x1_ibr_4/a_83_n28#" "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS"
merge "mux_2x1_ibr_3/nverterlayout_ibr_0/VSS" "PFD_layout_0/DFF__0/nand2_2/VSS"
merge "PFD_layout_0/DFF__0/nand2_2/VSS" "PFD_layout_0/inv_1/VSS"
merge "PFD_layout_0/inv_1/VSS" "mux_2x1_ibr_3/VSS"
merge "mux_2x1_ibr_3/VSS" "m1_n1877_n23457#"
merge "m1_n1877_n23457#" "VCO_mag_0/VSS"
merge "VCO_mag_0/VSS" "VCO_mag_0/VSUBS"
merge "VCO_mag_0/VSUBS" "a2x1mux_mag_0/VSUBS"
merge "a2x1mux_mag_0/VSUBS" "a2x1mux_mag_0/VSS"
merge "a2x1mux_mag_0/VSS" "PFD_layout_0/DFF__0/VSS"
merge "PFD_layout_0/DFF__0/VSS" "PFD_layout_0/VSS"
merge "PFD_layout_0/VSS" "PFD_layout_0/VSUBS"
merge "PFD_layout_0/VSUBS" "mux_2x1_ibr_3/a_83_n28#"
merge "mux_2x1_ibr_3/a_83_n28#" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/VSS" "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "Output_Div_Mag_1/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_1/VSUBS"
merge "Output_Div_Mag_1/VSUBS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/JK_FF_mag_0/nand2_mag_4/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_1/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/VSS" "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS"
merge "Output_Div_Mag_0/CLK_div_4_mag_0/CLK_div_2_mag_0/VSS" "Output_Div_Mag_0/VSUBS"
merge "Output_Div_Mag_0/VSUBS" "LF_mag_0/VSS"
merge "LF_mag_0/VSS" "LF_mag_0/cap80p_mag_0/N"
merge "LF_mag_0/cap80p_mag_0/N" "LF_mag_0/VSUBS"
merge "LF_mag_0/VSUBS" "VSS"
merge "Feedback_Divider_mag_0/VDD" "LF_mag_0/VDD" -40704.9 0 -2254 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -899332 -21065 -15728397 -150168 -17956 -536 0 0 0 0
merge "LF_mag_0/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/VDD"
merge "mux_4x1_ibr_0/mux_2x1_ibr_2/nand2_ibr_1/VDD" "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD"
merge "mux_4x1_ibr_0/mux_2x1_ibr_2/VDD" "mux_4x1_ibr_0/VDD"
merge "mux_4x1_ibr_0/VDD" "pre_div_mag_0/VDD"
merge "pre_div_mag_0/VDD" "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD"
merge "pre_div_mag_0/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/VDD"
merge "Output_Div_Mag_1/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD"
merge "Output_Div_Mag_1/dec_2x4_ibr_mag_0/VDD" "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD"
merge "Output_Div_Mag_1/dec_2x4_ibr_mag_0/and_2_ibr_0/VDD" "VDD"
merge "VDD" "Output_Div_Mag_0/VDD"
merge "Output_Div_Mag_0/VDD" "m1_40451_n17540#"
merge "m1_40451_n17540#" "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD"
merge "Output_Div_Mag_0/dec_2x4_ibr_mag_0/VDD" "A_MUX_mag_1/Tr_Gate_1/VDD"
merge "A_MUX_mag_1/Tr_Gate_1/VDD" "A_MUX_mag_1/VDD"
merge "A_MUX_mag_1/VDD" "m1_29262_n18466#"
merge "m1_29262_n18466#" "pre_div_mag_0/mux_4x1_0/VDD"
merge "pre_div_mag_0/mux_4x1_0/VDD" "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD"
merge "pre_div_mag_0/mux_4x1_0/mux_2x1_2/VDD" "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_1/nverterlayout_ibr_0/VDD" "PFD_layout_0/DFF__1/VDD"
merge "PFD_layout_0/DFF__1/VDD" "VCO_mag_0/EN"
merge "VCO_mag_0/EN" "A_MUX_mag_0/VDD"
merge "A_MUX_mag_0/VDD" "PFD_layout_0/buffer_loading_mag_0/VDD"
merge "PFD_layout_0/buffer_loading_mag_0/VDD" "PFD_layout_0/VDD"
merge "PFD_layout_0/VDD" "PFD_layout_0/DFF__0/D"
merge "PFD_layout_0/DFF__0/D" "m1_301_n18939#"
merge "m1_301_n18939#" "PFD_layout_0/inv_0/VDD"
merge "PFD_layout_0/inv_0/VDD" "mux_2x1_ibr_4/VDD"
merge "mux_2x1_ibr_4/VDD" "m1_n1911_n20461#"
merge "m1_n1911_n20461#" "mux_2x1_ibr_3/VDD"
merge "mux_2x1_ibr_3/VDD" "mux_2x1_ibr_4/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_4/nverterlayout_ibr_0/VDD" "mux_2x1_ibr_3/nand2_ibr_0/VDD"
merge "mux_2x1_ibr_3/nand2_ibr_0/VDD" "m1_n2958_n22453#"
merge "m1_n2958_n22453#" "w_n2958_n22453#"
merge "w_n2958_n22453#" "mux_2x1_ibr_0/VDD"
merge "mux_2x1_ibr_0/VDD" "CP_mag_0/VDD"
merge "CP_mag_0/VDD" "CP_mag_0/inv_0/VDD"
merge "CP_mag_0/inv_0/VDD" "m1_5027_n19129#"
merge "m1_5027_n19129#" "mux_2x1_ibr_1/VDD"
merge "mux_2x1_ibr_1/VDD" "VCO_mag_0/Delay_Cell_mag_2/EN"
merge "VCO_mag_0/Delay_Cell_mag_2/EN" "a2x1mux_mag_0/VDD"
merge "a2x1mux_mag_0/VDD" "m1_11710_n22600#"
merge "m1_11710_n22600#" "a2x1mux_mag_0/inv_my_mag_0/VDD"
merge "a2x1mux_mag_0/inv_my_mag_0/VDD" "mux_2x1_ibr_0/nand2_ibr_2/VDD"
merge "mux_2x1_ibr_0/nand2_ibr_2/VDD" "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD"
merge "mux_2x1_ibr_0/nverterlayout_ibr_0/VDD" "m1_6931_n23491#"
merge "Output_Div_Mag_1/Vdiv" "Output2" -691.598 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2304 -192 -250600 -2800 0 0 0 0 0 0
merge "CP_mag_0/IPD+" "IPD+" -100.867 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14480 -522 0 0 0 0 0 0
merge "mux_4x1_ibr_0/S1" "T1" -6007.72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1595944 -45102 0 0 0 0 0 0
merge "Output_Div_Mag_0/Vdiv" "Output1" -689.921 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5328 -318 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_4/Sel" "S0" -371.977 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6402 -322 0 0 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/F0" "F0" -369.796 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -183864 -3031 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/CLK" "A_MUX_mag_1/OUT" -1742.06 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -700808 -5357 -29382 -686 0 0 0 0
merge "A_MUX_mag_1/OUT" "m2_28896_n17834#"
merge "mux_2x1_ibr_0/nand2_ibr_0/IN1" "A_MUX_mag_1/SEL" -14511.8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4020268 -50024 -560120 -10277 0 0 0 0 0 0
merge "A_MUX_mag_1/SEL" "A_MUX_mag_0/SEL"
merge "A_MUX_mag_0/SEL" "mux_2x1_ibr_1/Sel"
merge "mux_2x1_ibr_1/Sel" "mux_2x1_ibr_0/Sel"
merge "mux_2x1_ibr_0/Sel" "mux_2x1_ibr_1/nand2_ibr_0/IN1"
merge "mux_2x1_ibr_1/nand2_ibr_0/IN1" "m2_6176_n21922#"
merge "m2_6176_n21922#" "mux_2x1_ibr_3/Sel"
merge "mux_2x1_ibr_3/Sel" "S1"
merge "a2x1mux_mag_0/SEL" "a2x1mux_mag_0/Transmission_gate_mag_1/CLK" -208.131 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3906 -250 0 0 0 0 0 0
merge "a2x1mux_mag_0/Transmission_gate_mag_1/CLK" "S2"
merge "Feedback_Divider_mag_0/F1" "F1" -223.057 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -189660 -3051 0 0 0 0 0 0
merge "LF_mag_0/cap3p_layout_0/Pp" "LF_mag_0/VCNTL" -32621.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17488687 -100273 -1143665 -9659 0 0 0 0 0 0
merge "LF_mag_0/VCNTL" "a2x1mux_mag_0/IN2"
merge "a2x1mux_mag_0/IN2" "m1_n10434_n17309#"
merge "Feedback_Divider_mag_0/F2" "F2" -383.223 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -182990 -2959 0 0 0 0 0 0
merge "pre_div_mag_0/dec_2x4_ibr_mag_0/IN1" "pre_div_mag_0/OPA0" -2468.25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -75780 -1954 -602998 -7588 0 0 0 0 0 0
merge "pre_div_mag_0/OPA0" "P0"
merge "VCO_mag_0/OUTB" "VCO_op_bar" -2614.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -155268 -3780 -403694 -4503 -98693 -2251 0 0 0 0
merge "mux_2x1_ibr_0/nand2_ibr_0/VDD" "mux_2x1_ibr_1/nand2_ibr_0/VDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pre_div_mag_0/mux_4x1_0/S1" "pre_div_mag_0/OPA1" -6093.66 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1929407 -19094 -564642 -5440 0 0 0 0 0 0
merge "pre_div_mag_0/OPA1" "P1"
merge "VCO_mag_0/Delay_Cell_mag_0/VDD" "VDD_VCO" -942.426 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13090 -458 -214200 -2800 0 0 0 0 0 0
merge "Feedback_Divider_mag_0/RST" "pre_div_mag_0/CLK_div_3_mag_0/RST" -8953.81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4125744 -16784 -2808772 -31538 0 0 0 0
merge "pre_div_mag_0/CLK_div_3_mag_0/RST" "pre_div_mag_0/CLK_div_2_mag_0/RST"
merge "pre_div_mag_0/CLK_div_2_mag_0/RST" "m2_7183_n7086#"
merge "m2_7183_n7086#" "Output_Div_Mag_1/CLK_div_3_mag_0/RST"
merge "Output_Div_Mag_1/CLK_div_3_mag_0/RST" "Output_Div_Mag_1/CLK_div_2_mag_0/RST"
merge "Output_Div_Mag_1/CLK_div_2_mag_0/RST" "m2_45110_n18250#"
merge "A_MUX_mag_0/IN1" "vcntl_test" -468.695 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -63625 -1268 0 0 0 0 0 0 0 0
merge "a2x1mux_mag_0/IN1" "LP_ext" -276.247 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8772 -394 0 0 0 0 0 0 0 0
merge "pre_div_mag_0/CLK_div_4_mag_0/CLK" "pre_div_mag_0/CLK" -1807.41 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16457 -690 -918400 -11200 0 0 0 0 0 0
merge "pre_div_mag_0/CLK" "mux_2x1_ibr_4/I0"
merge "mux_2x1_ibr_4/I0" "Vref"
merge "A_MUX_mag_0/IN2" "a2x1mux_mag_0/VOUT" -1810.84 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17136 -720 -15535 -776 0 0 0 0 0 0
merge "a2x1mux_mag_0/VOUT" "CP_mag_0/VCNTL"
merge "CP_mag_0/VCNTL" "Lp_op_test"
merge "Lp_op_test" "m1_10588_n21376#"
merge "mux_4x1_ibr_0/I0" "mux_2x1_ibr_1/I1" -5602.85 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2015801 -17444 -1552884 -26601 0 0 0 0 0 0
merge "mux_2x1_ibr_1/I1" "PFD_layout_0/PU"
merge "PFD_layout_0/PU" "m1_n5218_n5204#"
merge "mux_2x1_ibr_1/nand2_ibr_2/IN1" "mux_2x1_ibr_1/I0" -212.766 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3249 -228 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/I0" "PU_test"
merge "PFD_layout_0/VDIV" "mux_2x1_ibr_3/OUT" -200.971 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8854 -630 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_3/OUT" "m1_n1949_n22927#"
merge "mux_4x1_ibr_0/I1" "mux_2x1_ibr_0/I1" -7995.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2408988 -20596 -991650 -28505 0 0 0 0 0 0
merge "mux_2x1_ibr_0/I1" "PFD_layout_0/PD"
merge "PFD_layout_0/PD" "m1_n6450_n5647#"
merge "Output_Div_Mag_0/mux_4x1_0/S0" "Output_Div_Mag_0/OPA0" -568.632 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2809 -212 0 0 0 0 0 0 0 0
merge "Output_Div_Mag_0/OPA0" "OPA0"
merge "Feedback_Divider_mag_0/Vdiv" "mux_4x1_ibr_0/I3" -43596.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12853629 -68318 -23942237 -88219 -802458 -15737 0 0 0 0
merge "mux_4x1_ibr_0/I3" "mux_2x1_ibr_3/I1"
merge "mux_2x1_ibr_3/I1" "m1_n4924_n3257#"
merge "Output_Div_Mag_1/RST" "Output_Div_Mag_0/RST" -3832.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -51040 -1278 0 0 -1162000 -14000 0 0 0 0
merge "Output_Div_Mag_0/RST" "RST_DIV"
merge "VCO_mag_0/VCONT" "VCO_mag_0/Delay_Cell_mag_1/VCONT" -3146.61 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -251166 -3341 -235979 -2372 -481567 -7504 0 0 0 0
merge "VCO_mag_0/Delay_Cell_mag_1/VCONT" "A_MUX_mag_0/OUT"
merge "A_MUX_mag_0/OUT" "m1_12048_n18045#"
merge "pre_div_mag_0/Vdiv" "mux_2x1_ibr_4/I1" -3674.17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1080292 -11833 -768647 -10565 0 0 0 0 0 0
merge "mux_2x1_ibr_4/I1" "m1_n3235_n17720#"
merge "Output_Div_Mag_1/mux_4x1_0/S0" "Output_Div_Mag_1/OPA0" -642.964 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11160 -428 0 0 0 0 0 0 0 0
merge "Output_Div_Mag_1/OPA0" "OPB0"
merge "CP_mag_0/PU" "mux_2x1_ibr_1/OUT" -219.532 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -13626 -646 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_1/OUT" "m1_6893_n20868#"
merge "mux_2x1_ibr_0/nand2_ibr_2/IN1" "mux_2x1_ibr_0/I0" -91.6723 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3249 -228 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/I0" "PD_test"
merge "mux_2x1_ibr_3/I0" "Vdiv_test" -141.86 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3933 -252 0 0 0 0 0 0 0 0
merge "Output_Div_Mag_1/mux_4x1_0/S1" "Output_Div_Mag_1/OPA1" -386.366 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3192 -226 0 0 0 0 0 0
merge "Output_Div_Mag_1/OPA1" "OPB1"
merge "PFD_layout_0/inv_0/IN" "PFD_layout_0/VREF" -196.7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16032 -932 0 0 0 0 0 0 0 0
merge "PFD_layout_0/VREF" "mux_2x1_ibr_4/OUT"
merge "mux_2x1_ibr_4/OUT" "m1_n1926_n20912#"
merge "CP_mag_0/PD" "mux_2x1_ibr_0/OUT" -221.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10098 -662 0 0 0 0 0 0 0 0
merge "mux_2x1_ibr_0/OUT" "m1_6846_n22040#"
merge "mux_2x1_ibr_0/nand2_ibr_1/VDD" "mux_2x1_ibr_1/nand2_ibr_1/VDD" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "mux_4x1_ibr_0/OUT" "test_output" -2539.44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -477959 -6392 -291056 -3842 0 0 0 0 0 0
merge "Output_Div_Mag_0/OPA1" "OPA1" -390.219 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3540 -238 0 0 0 0 0 0
merge "A_MUX_mag_1/IN1" "Vo_test" -471.137 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28185 -764 0 0 0 0 0 0
