

================================================================
== Vitis HLS Report for 'read_xi_to_stream'
================================================================
* Date:           Fri Mar 28 16:44:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prjhls_awqmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.825 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       18|       18|  90.000 ns|  90.000 ns|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_116_1  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/awq_macro.cpp:116]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi0_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi1_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi2_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi3_s_M_elems_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_1 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 38 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = trunc i128 %p_read_1"   --->   Operation 39 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln118 = bitcast i32 %empty" [src/awq_macro.cpp:118]   --->   Operation 40 'bitcast' 'bitcast_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_0_0_1_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 32, i32 63"   --->   Operation 41 'partselect' 'p_0_0_1_partselect_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln118_1 = bitcast i32 %p_0_0_1_partselect_i" [src/awq_macro.cpp:118]   --->   Operation 42 'bitcast' 'bitcast_ln118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_2_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 64, i32 95"   --->   Operation 43 'partselect' 'p_0_0_2_partselect_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln118_2 = bitcast i32 %p_0_0_2_partselect_i" [src/awq_macro.cpp:118]   --->   Operation 44 'bitcast' 'bitcast_ln118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_3_partselect_i = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_1, i32 96, i32 127"   --->   Operation 45 'partselect' 'p_0_0_3_partselect_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln118_3 = bitcast i32 %p_0_0_3_partselect_i" [src/awq_macro.cpp:118]   --->   Operation 46 'bitcast' 'bitcast_ln118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 0, i5 %i" [src/awq_macro.cpp:116]   --->   Operation 47 'store' 'store_ln116' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln116 = br void %VITIS_LOOP_119_2.i" [src/awq_macro.cpp:116]   --->   Operation 48 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [src/awq_macro.cpp:121]   --->   Operation 49 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%icmp_ln116 = icmp_eq  i5 %i_1, i5 16" [src/awq_macro.cpp:116]   --->   Operation 50 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln116 = add i5 %i_1, i5 1" [src/awq_macro.cpp:116]   --->   Operation 51 'add' 'add_ln116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %VITIS_LOOP_119_2.split.i, void %read_xi_to_stream.exit" [src/awq_macro.cpp:116]   --->   Operation 52 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [src/awq_macro.cpp:117]   --->   Operation 53 'specpipeline' 'specpipeline_ln117' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln116 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/awq_macro.cpp:116]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/awq_macro.cpp:116]   --->   Operation 55 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i5 %i_1" [src/awq_macro.cpp:121]   --->   Operation 56 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %trunc_ln121, void %branch120.i, void %branch124.i" [src/awq_macro.cpp:122]   --->   Operation 57 'br' 'br_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %trunc_ln121, void %branch88.i, void %branch92.i" [src/awq_macro.cpp:123]   --->   Operation 58 'br' 'br_ln123' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %trunc_ln121, void %branch56.i, void %branch60.i" [src/awq_macro.cpp:124]   --->   Operation 59 'br' 'br_ln124' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %trunc_ln121, void %branch24.i, void %branch28.i" [src/awq_macro.cpp:125]   --->   Operation 60 'br' 'br_ln125' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %trunc_ln121, void %branch113.i, void %branch117.i" [src/awq_macro.cpp:122]   --->   Operation 61 'br' 'br_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %trunc_ln121, void %branch81.i, void %branch85.i" [src/awq_macro.cpp:123]   --->   Operation 62 'br' 'br_ln123' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %trunc_ln121, void %branch49.i, void %branch53.i" [src/awq_macro.cpp:124]   --->   Operation 63 'br' 'br_ln124' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %trunc_ln121, void %branch17.i, void %branch21.i" [src/awq_macro.cpp:125]   --->   Operation 64 'br' 'br_ln125' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %trunc_ln121, void %branch106.i, void %branch110.i" [src/awq_macro.cpp:122]   --->   Operation 65 'br' 'br_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %trunc_ln121, void %branch74.i, void %branch78.i" [src/awq_macro.cpp:123]   --->   Operation 66 'br' 'br_ln123' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %trunc_ln121, void %branch42.i, void %branch46.i" [src/awq_macro.cpp:124]   --->   Operation 67 'br' 'br_ln124' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %trunc_ln121, void %branch10.i, void %branch14.i" [src/awq_macro.cpp:125]   --->   Operation 68 'br' 'br_ln125' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln121, i2 3" [src/awq_macro.cpp:122]   --->   Operation 69 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%icmp_ln122 = icmp_eq  i3 %or_ln, i3 3" [src/awq_macro.cpp:122]   --->   Operation 70 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %branch103.i, void %branch99.i" [src/awq_macro.cpp:122]   --->   Operation 71 'br' 'br_ln122' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln116 = store i5 %add_ln116, i5 %i" [src/awq_macro.cpp:116]   --->   Operation 72 'store' 'store_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln116 = br void %VITIS_LOOP_119_2.i" [src/awq_macro.cpp:116]   --->   Operation 73 'br' 'br_ln116' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln116)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 74 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_0, i32 %bitcast_ln118" [src/awq_macro.cpp:122]   --->   Operation 74 'write' 'write_ln122' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split155.i" [src/awq_macro.cpp:122]   --->   Operation 75 'br' 'br_ln122' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_4, i32 %bitcast_ln118" [src/awq_macro.cpp:122]   --->   Operation 76 'write' 'write_ln122' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split155.i" [src/awq_macro.cpp:122]   --->   Operation 77 'br' 'br_ln122' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_0, i32 %bitcast_ln118" [src/awq_macro.cpp:123]   --->   Operation 78 'write' 'write_ln123' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split115.i" [src/awq_macro.cpp:123]   --->   Operation 79 'br' 'br_ln123' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_4, i32 %bitcast_ln118" [src/awq_macro.cpp:123]   --->   Operation 80 'write' 'write_ln123' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split115.i" [src/awq_macro.cpp:123]   --->   Operation 81 'br' 'br_ln123' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_0, i32 %bitcast_ln118" [src/awq_macro.cpp:124]   --->   Operation 82 'write' 'write_ln124' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split75.i" [src/awq_macro.cpp:124]   --->   Operation 83 'br' 'br_ln124' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_4, i32 %bitcast_ln118" [src/awq_macro.cpp:124]   --->   Operation 84 'write' 'write_ln124' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split75.i" [src/awq_macro.cpp:124]   --->   Operation 85 'br' 'br_ln124' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_0, i32 %bitcast_ln118" [src/awq_macro.cpp:125]   --->   Operation 86 'write' 'write_ln125' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split35.i" [src/awq_macro.cpp:125]   --->   Operation 87 'br' 'br_ln125' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_4, i32 %bitcast_ln118" [src/awq_macro.cpp:125]   --->   Operation 88 'write' 'write_ln125' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split35.i" [src/awq_macro.cpp:125]   --->   Operation 89 'br' 'br_ln125' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_1, i32 %bitcast_ln118_1" [src/awq_macro.cpp:122]   --->   Operation 90 'write' 'write_ln122' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split35145.i" [src/awq_macro.cpp:122]   --->   Operation 91 'br' 'br_ln122' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_5, i32 %bitcast_ln118_1" [src/awq_macro.cpp:122]   --->   Operation 92 'write' 'write_ln122' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split35145.i" [src/awq_macro.cpp:122]   --->   Operation 93 'br' 'br_ln122' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_1, i32 %bitcast_ln118_1" [src/awq_macro.cpp:123]   --->   Operation 94 'write' 'write_ln123' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split35105.i" [src/awq_macro.cpp:123]   --->   Operation 95 'br' 'br_ln123' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_5, i32 %bitcast_ln118_1" [src/awq_macro.cpp:123]   --->   Operation 96 'write' 'write_ln123' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split35105.i" [src/awq_macro.cpp:123]   --->   Operation 97 'br' 'br_ln123' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_1, i32 %bitcast_ln118_1" [src/awq_macro.cpp:124]   --->   Operation 98 'write' 'write_ln124' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split3565.i" [src/awq_macro.cpp:124]   --->   Operation 99 'br' 'br_ln124' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_5, i32 %bitcast_ln118_1" [src/awq_macro.cpp:124]   --->   Operation 100 'write' 'write_ln124' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split3565.i" [src/awq_macro.cpp:124]   --->   Operation 101 'br' 'br_ln124' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_1, i32 %bitcast_ln118_1" [src/awq_macro.cpp:125]   --->   Operation 102 'write' 'write_ln125' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split26.i" [src/awq_macro.cpp:125]   --->   Operation 103 'br' 'br_ln125' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_5, i32 %bitcast_ln118_1" [src/awq_macro.cpp:125]   --->   Operation 104 'write' 'write_ln125' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split26.i" [src/awq_macro.cpp:125]   --->   Operation 105 'br' 'br_ln125' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_2, i32 %bitcast_ln118_2" [src/awq_macro.cpp:122]   --->   Operation 106 'write' 'write_ln122' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split26135.i" [src/awq_macro.cpp:122]   --->   Operation 107 'br' 'br_ln122' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_6, i32 %bitcast_ln118_2" [src/awq_macro.cpp:122]   --->   Operation 108 'write' 'write_ln122' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln122 = br void %VITIS_LOOP_119_2.split26135.i" [src/awq_macro.cpp:122]   --->   Operation 109 'br' 'br_ln122' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_2, i32 %bitcast_ln118_2" [src/awq_macro.cpp:123]   --->   Operation 110 'write' 'write_ln123' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split2695.i" [src/awq_macro.cpp:123]   --->   Operation 111 'br' 'br_ln123' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_6, i32 %bitcast_ln118_2" [src/awq_macro.cpp:123]   --->   Operation 112 'write' 'write_ln123' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln123 = br void %VITIS_LOOP_119_2.split2695.i" [src/awq_macro.cpp:123]   --->   Operation 113 'br' 'br_ln123' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_2, i32 %bitcast_ln118_2" [src/awq_macro.cpp:124]   --->   Operation 114 'write' 'write_ln124' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split2655.i" [src/awq_macro.cpp:124]   --->   Operation 115 'br' 'br_ln124' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_6, i32 %bitcast_ln118_2" [src/awq_macro.cpp:124]   --->   Operation 116 'write' 'write_ln124' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln124 = br void %VITIS_LOOP_119_2.split2655.i" [src/awq_macro.cpp:124]   --->   Operation 117 'br' 'br_ln124' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_2, i32 %bitcast_ln118_2" [src/awq_macro.cpp:125]   --->   Operation 118 'write' 'write_ln125' <Predicate = (!trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split17.i" [src/awq_macro.cpp:125]   --->   Operation 119 'br' 'br_ln125' <Predicate = (!trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_6, i32 %bitcast_ln118_2" [src/awq_macro.cpp:125]   --->   Operation 120 'write' 'write_ln125' <Predicate = (trunc_ln121)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split17.i" [src/awq_macro.cpp:125]   --->   Operation 121 'br' 'br_ln125' <Predicate = (trunc_ln121)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_7, i32 %bitcast_ln118_3" [src/awq_macro.cpp:122]   --->   Operation 122 'write' 'write_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_7, i32 %bitcast_ln118_3" [src/awq_macro.cpp:123]   --->   Operation 123 'write' 'write_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 124 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_7, i32 %bitcast_ln118_3" [src/awq_macro.cpp:124]   --->   Operation 124 'write' 'write_ln124' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 125 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_7, i32 %bitcast_ln118_3" [src/awq_macro.cpp:125]   --->   Operation 125 'write' 'write_ln125' <Predicate = (!icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split8.i" [src/awq_macro.cpp:125]   --->   Operation 126 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi0_s_M_elems_V_3, i32 %bitcast_ln118_3" [src/awq_macro.cpp:122]   --->   Operation 127 'write' 'write_ln122' <Predicate = (icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 128 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln123 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi1_s_M_elems_V_3, i32 %bitcast_ln118_3" [src/awq_macro.cpp:123]   --->   Operation 128 'write' 'write_ln123' <Predicate = (icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi2_s_M_elems_V_3, i32 %bitcast_ln118_3" [src/awq_macro.cpp:124]   --->   Operation 129 'write' 'write_ln124' <Predicate = (icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 130 [1/1] ( I:1.82ns O:1.82ns )   --->   "%write_ln125 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %xi3_s_M_elems_V_3, i32 %bitcast_ln118_3" [src/awq_macro.cpp:125]   --->   Operation 130 'write' 'write_ln125' <Predicate = (icmp_ln122)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln125 = br void %VITIS_LOOP_119_2.split8.i" [src/awq_macro.cpp:125]   --->   Operation 131 'br' 'br_ln125' <Predicate = (icmp_ln122)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xi3_s_M_elems_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi1_s_M_elems_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi2_s_M_elems_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi3_s_M_elems_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi0_s_M_elems_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
p_read_1                (read             ) [ 000]
empty                   (trunc            ) [ 000]
bitcast_ln118           (bitcast          ) [ 011]
p_0_0_1_partselect_i    (partselect       ) [ 000]
bitcast_ln118_1         (bitcast          ) [ 011]
p_0_0_2_partselect_i    (partselect       ) [ 000]
bitcast_ln118_2         (bitcast          ) [ 011]
p_0_0_3_partselect_i    (partselect       ) [ 000]
bitcast_ln118_3         (bitcast          ) [ 011]
store_ln116             (store            ) [ 000]
br_ln116                (br               ) [ 000]
i_1                     (load             ) [ 000]
icmp_ln116              (icmp             ) [ 010]
add_ln116               (add              ) [ 000]
br_ln116                (br               ) [ 000]
specpipeline_ln117      (specpipeline     ) [ 000]
speclooptripcount_ln116 (speclooptripcount) [ 000]
specloopname_ln116      (specloopname     ) [ 000]
trunc_ln121             (trunc            ) [ 011]
br_ln122                (br               ) [ 000]
br_ln123                (br               ) [ 000]
br_ln124                (br               ) [ 000]
br_ln125                (br               ) [ 000]
br_ln122                (br               ) [ 000]
br_ln123                (br               ) [ 000]
br_ln124                (br               ) [ 000]
br_ln125                (br               ) [ 000]
br_ln122                (br               ) [ 000]
br_ln123                (br               ) [ 000]
br_ln124                (br               ) [ 000]
br_ln125                (br               ) [ 000]
or_ln                   (bitconcatenate   ) [ 000]
icmp_ln122              (icmp             ) [ 011]
br_ln122                (br               ) [ 000]
store_ln116             (store            ) [ 000]
br_ln116                (br               ) [ 000]
write_ln122             (write            ) [ 000]
br_ln122                (br               ) [ 000]
write_ln122             (write            ) [ 000]
br_ln122                (br               ) [ 000]
write_ln123             (write            ) [ 000]
br_ln123                (br               ) [ 000]
write_ln123             (write            ) [ 000]
br_ln123                (br               ) [ 000]
write_ln124             (write            ) [ 000]
br_ln124                (br               ) [ 000]
write_ln124             (write            ) [ 000]
br_ln124                (br               ) [ 000]
write_ln125             (write            ) [ 000]
br_ln125                (br               ) [ 000]
write_ln125             (write            ) [ 000]
br_ln125                (br               ) [ 000]
write_ln122             (write            ) [ 000]
br_ln122                (br               ) [ 000]
write_ln122             (write            ) [ 000]
br_ln122                (br               ) [ 000]
write_ln123             (write            ) [ 000]
br_ln123                (br               ) [ 000]
write_ln123             (write            ) [ 000]
br_ln123                (br               ) [ 000]
write_ln124             (write            ) [ 000]
br_ln124                (br               ) [ 000]
write_ln124             (write            ) [ 000]
br_ln124                (br               ) [ 000]
write_ln125             (write            ) [ 000]
br_ln125                (br               ) [ 000]
write_ln125             (write            ) [ 000]
br_ln125                (br               ) [ 000]
write_ln122             (write            ) [ 000]
br_ln122                (br               ) [ 000]
write_ln122             (write            ) [ 000]
br_ln122                (br               ) [ 000]
write_ln123             (write            ) [ 000]
br_ln123                (br               ) [ 000]
write_ln123             (write            ) [ 000]
br_ln123                (br               ) [ 000]
write_ln124             (write            ) [ 000]
br_ln124                (br               ) [ 000]
write_ln124             (write            ) [ 000]
br_ln124                (br               ) [ 000]
write_ln125             (write            ) [ 000]
br_ln125                (br               ) [ 000]
write_ln125             (write            ) [ 000]
br_ln125                (br               ) [ 000]
write_ln122             (write            ) [ 000]
write_ln123             (write            ) [ 000]
write_ln124             (write            ) [ 000]
write_ln125             (write            ) [ 000]
br_ln125                (br               ) [ 000]
write_ln122             (write            ) [ 000]
write_ln123             (write            ) [ 000]
write_ln124             (write            ) [ 000]
write_ln125             (write            ) [ 000]
br_ln125                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xi3_s_M_elems_V_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xi3_s_M_elems_V_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xi3_s_M_elems_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xi3_s_M_elems_V_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xi3_s_M_elems_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xi3_s_M_elems_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xi2_s_M_elems_V_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xi2_s_M_elems_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xi2_s_M_elems_V_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xi2_s_M_elems_V_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="xi2_s_M_elems_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xi2_s_M_elems_V_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xi1_s_M_elems_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xi1_s_M_elems_V_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xi1_s_M_elems_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="xi1_s_M_elems_V_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xi1_s_M_elems_V_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xi1_s_M_elems_V_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="xi0_s_M_elems_V_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="xi1_s_M_elems_V_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="xi2_s_M_elems_V_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="xi3_s_M_elems_V_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="xi0_s_M_elems_V_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="xi1_s_M_elems_V_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi1_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="xi2_s_M_elems_V_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi2_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="xi3_s_M_elems_V_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi3_s_M_elems_V_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="xi0_s_M_elems_V_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="xi0_s_M_elems_V_6">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="xi0_s_M_elems_V_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="xi0_s_M_elems_V_5">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="xi0_s_M_elems_V_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="xi0_s_M_elems_V_4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi0_s_M_elems_V_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="0" index="1" bw="128" slack="0"/>
<pin id="131" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln122_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln122_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="1"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln123_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln123_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="32" slack="1"/>
<pin id="159" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln124_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="1"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln124_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln125_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln125_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln122_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln122_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="1"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln123_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln123_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln124_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln124_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln125_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="1"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="write_ln125_write_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="1"/>
<pin id="243" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="write_ln122_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="write_ln122_write_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="32" slack="1"/>
<pin id="257" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="write_ln123_write_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="write_ln123_write_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="1"/>
<pin id="271" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln124_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="1"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="write_ln124_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="1"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_ln125_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="1"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="write_ln125_write_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="1"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="write_ln122_write_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="32" slack="1"/>
<pin id="306" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="write_ln123_write_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="1"/>
<pin id="313" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="write_ln124_write_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="0" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="1"/>
<pin id="320" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="write_ln125_write_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="1"/>
<pin id="327" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="write_ln122_write_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="0" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="32" slack="1"/>
<pin id="334" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="write_ln123_write_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="0" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="32" slack="1"/>
<pin id="341" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln123/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="write_ln124_write_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="32" slack="1"/>
<pin id="348" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln124/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="write_ln125_write_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="1"/>
<pin id="355" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln125/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="128" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="bitcast_ln118_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln118/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_0_0_1_partselect_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="128" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0_0_1_partselect_i/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="bitcast_ln118_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln118_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_0_0_2_partselect_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="128" slack="0"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="0" index="3" bw="8" slack="0"/>
<pin id="385" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0_0_2_partselect_i/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln118_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln118_2/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_0_0_3_partselect_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="128" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="8" slack="0"/>
<pin id="399" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0_0_3_partselect_i/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="bitcast_ln118_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln118_3/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln116_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_1_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln116_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln116_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="5" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln121_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln121/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln122_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="3" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln116_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="458" class="1005" name="bitcast_ln118_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln118 "/>
</bind>
</comp>

<comp id="470" class="1005" name="bitcast_ln118_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln118_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="bitcast_ln118_2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln118_2 "/>
</bind>
</comp>

<comp id="494" class="1005" name="bitcast_ln118_3_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln118_3 "/>
</bind>
</comp>

<comp id="509" class="1005" name="trunc_ln121_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln121 "/>
</bind>
</comp>

<comp id="513" class="1005" name="icmp_ln122_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="122" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="62" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="122" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="122" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="122" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="122" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="122" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="122" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="122" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="122" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="122" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="122" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="122" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="122" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="122" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="122" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="122" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="122" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="122" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="122" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="122" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="122" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="122" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="122" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="122" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="122" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="122" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="122" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="122" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="122" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="122" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="349"><net_src comp="122" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="122" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="128" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="84" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="128" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="86" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="88" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="379"><net_src comp="366" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="84" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="128" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="90" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="92" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="84" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="128" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="94" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="96" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="394" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="98" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="100" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="413" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="102" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="413" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="116" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="118" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="120" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="422" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="124" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="461"><net_src comp="362" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="466"><net_src comp="458" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="473"><net_src comp="376" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="481"><net_src comp="470" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="485"><net_src comp="390" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="493"><net_src comp="482" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="497"><net_src comp="404" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="500"><net_src comp="494" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="505"><net_src comp="494" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="512"><net_src comp="428" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="440" pin="2"/><net_sink comp="513" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xi3_s_M_elems_V_2 | {2 }
	Port: xi3_s_M_elems_V_6 | {2 }
	Port: xi3_s_M_elems_V_1 | {2 }
	Port: xi3_s_M_elems_V_5 | {2 }
	Port: xi3_s_M_elems_V_0 | {2 }
	Port: xi3_s_M_elems_V_4 | {2 }
	Port: xi2_s_M_elems_V_2 | {2 }
	Port: xi2_s_M_elems_V_6 | {2 }
	Port: xi2_s_M_elems_V_1 | {2 }
	Port: xi2_s_M_elems_V_5 | {2 }
	Port: xi2_s_M_elems_V_0 | {2 }
	Port: xi2_s_M_elems_V_4 | {2 }
	Port: xi1_s_M_elems_V_2 | {2 }
	Port: xi1_s_M_elems_V_6 | {2 }
	Port: xi1_s_M_elems_V_1 | {2 }
	Port: xi1_s_M_elems_V_5 | {2 }
	Port: xi1_s_M_elems_V_0 | {2 }
	Port: xi1_s_M_elems_V_4 | {2 }
	Port: xi0_s_M_elems_V_3 | {2 }
	Port: xi1_s_M_elems_V_3 | {2 }
	Port: xi2_s_M_elems_V_3 | {2 }
	Port: xi3_s_M_elems_V_3 | {2 }
	Port: xi0_s_M_elems_V_7 | {2 }
	Port: xi1_s_M_elems_V_7 | {2 }
	Port: xi2_s_M_elems_V_7 | {2 }
	Port: xi3_s_M_elems_V_7 | {2 }
	Port: xi0_s_M_elems_V_2 | {2 }
	Port: xi0_s_M_elems_V_6 | {2 }
	Port: xi0_s_M_elems_V_1 | {2 }
	Port: xi0_s_M_elems_V_5 | {2 }
	Port: xi0_s_M_elems_V_0 | {2 }
	Port: xi0_s_M_elems_V_4 | {2 }
 - Input state : 
	Port: read_xi_to_stream : p_read | {1 }
  - Chain level:
	State 1
		bitcast_ln118 : 1
		bitcast_ln118_1 : 1
		bitcast_ln118_2 : 1
		bitcast_ln118_3 : 1
		store_ln116 : 1
		i_1 : 1
		icmp_ln116 : 2
		add_ln116 : 2
		br_ln116 : 3
		trunc_ln121 : 2
		br_ln122 : 3
		br_ln123 : 3
		br_ln124 : 3
		br_ln125 : 3
		br_ln122 : 3
		br_ln123 : 3
		br_ln124 : 3
		br_ln125 : 3
		br_ln122 : 3
		br_ln123 : 3
		br_ln124 : 3
		br_ln125 : 3
		or_ln : 3
		icmp_ln122 : 4
		br_ln122 : 5
		store_ln116 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln116_fu_416      |    0    |    12   |
|          |      icmp_ln122_fu_440      |    0    |    10   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln116_fu_422      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|   read   |     p_read_1_read_fu_128    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   write_ln122_write_fu_134  |    0    |    0    |
|          |   write_ln122_write_fu_141  |    0    |    0    |
|          |   write_ln123_write_fu_148  |    0    |    0    |
|          |   write_ln123_write_fu_155  |    0    |    0    |
|          |   write_ln124_write_fu_162  |    0    |    0    |
|          |   write_ln124_write_fu_169  |    0    |    0    |
|          |   write_ln125_write_fu_176  |    0    |    0    |
|          |   write_ln125_write_fu_183  |    0    |    0    |
|          |   write_ln122_write_fu_190  |    0    |    0    |
|          |   write_ln122_write_fu_197  |    0    |    0    |
|          |   write_ln123_write_fu_204  |    0    |    0    |
|          |   write_ln123_write_fu_211  |    0    |    0    |
|          |   write_ln124_write_fu_218  |    0    |    0    |
|          |   write_ln124_write_fu_225  |    0    |    0    |
|          |   write_ln125_write_fu_232  |    0    |    0    |
|   write  |   write_ln125_write_fu_239  |    0    |    0    |
|          |   write_ln122_write_fu_246  |    0    |    0    |
|          |   write_ln122_write_fu_253  |    0    |    0    |
|          |   write_ln123_write_fu_260  |    0    |    0    |
|          |   write_ln123_write_fu_267  |    0    |    0    |
|          |   write_ln124_write_fu_274  |    0    |    0    |
|          |   write_ln124_write_fu_281  |    0    |    0    |
|          |   write_ln125_write_fu_288  |    0    |    0    |
|          |   write_ln125_write_fu_295  |    0    |    0    |
|          |   write_ln122_write_fu_302  |    0    |    0    |
|          |   write_ln123_write_fu_309  |    0    |    0    |
|          |   write_ln124_write_fu_316  |    0    |    0    |
|          |   write_ln125_write_fu_323  |    0    |    0    |
|          |   write_ln122_write_fu_330  |    0    |    0    |
|          |   write_ln123_write_fu_337  |    0    |    0    |
|          |   write_ln124_write_fu_344  |    0    |    0    |
|          |   write_ln125_write_fu_351  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         empty_fu_358        |    0    |    0    |
|          |      trunc_ln121_fu_428     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          | p_0_0_1_partselect_i_fu_366 |    0    |    0    |
|partselect| p_0_0_2_partselect_i_fu_380 |    0    |    0    |
|          | p_0_0_3_partselect_i_fu_394 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         or_ln_fu_432        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    34   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln118_1_reg_470|   32   |
|bitcast_ln118_2_reg_482|   32   |
|bitcast_ln118_3_reg_494|   32   |
| bitcast_ln118_reg_458 |   32   |
|       i_reg_451       |    5   |
|   icmp_ln122_reg_513  |    1   |
|  trunc_ln121_reg_509  |    1   |
+-----------------------+--------+
|         Total         |   135  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   34   |
+-----------+--------+--------+
