$date
	Sun Dec 31 03:18:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 16 $ c [15:0] $end
$var reg 16 % d [15:0] $end
$var reg 16 & e [15:0] $end
$var reg 16 ' f [15:0] $end
$var reg 16 ( g [15:0] $end
$var reg 16 ) h [15:0] $end
$var reg 16 * i [15:0] $end
$var reg 4 + sel [3:0] $end
$var integer 32 , j [31:0] $end
$scope module mux $end
$var wire 16 - a [15:0] $end
$var wire 16 . b [15:0] $end
$var wire 16 / c [15:0] $end
$var wire 16 0 d [15:0] $end
$var wire 16 1 e [15:0] $end
$var wire 16 2 f [15:0] $end
$var wire 16 3 g [15:0] $end
$var wire 16 4 h [15:0] $end
$var wire 16 5 i [15:0] $end
$var wire 4 6 sel [3:0] $end
$var reg 16 7 out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 7
b0 6
b1001 5
b111 4
b110 3
b101 2
b100 1
b11 0
b10 /
b1 .
b0 -
b0 ,
b0 +
b1001 *
b111 )
b110 (
b101 '
b100 &
b11 %
b10 $
b1 #
b0 "
b0 !
$end
#10
b1 !
b1 7
b1 +
b1 6
b1 ,
#20
b10 !
b10 7
b10 +
b10 6
b10 ,
#30
b11 !
b11 7
b11 +
b11 6
b11 ,
#40
b100 !
b100 7
b100 +
b100 6
b100 ,
#50
b101 !
b101 7
b101 +
b101 6
b101 ,
#60
b110 !
b110 7
b110 +
b110 6
b110 ,
#70
b111 !
b111 7
b111 +
b111 6
b111 ,
#80
b1001 !
b1001 7
b1000 +
b1000 6
b1000 ,
#90
b1111111111111111 !
b1111111111111111 7
b1001 +
b1001 6
b1001 ,
#100
b1010 +
b1010 6
b1010 ,
#110
b1011 +
b1011 6
b1011 ,
#120
b1100 +
b1100 6
b1100 ,
#130
b1101 +
b1101 6
b1101 ,
#140
b1110 +
b1110 6
b1110 ,
#150
b1111 +
b1111 6
b1111 ,
#160
b10000 ,
