$date
	Mon Sep 11 01:25:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AND2TEST $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module bbb $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! X $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10
1"
#20
1#
0"
#30
1!
1"
#40
0!
0#
0"
#50
