#*****************************************************************************************
# Vivado (TM) v2022.1 (64-bit)
#
# build.tcl: Tcl script for re-creating project 'CCSDS'
#
# Generated by Vivado on Wed Jun 08 10:22:57 CEST 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (build.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    <none>
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/test_shared.svh"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/checker_wrapper.sv"
#    "/home/dani/Documents/repos/axi-modules/src/test/helper_axis_reader.sv"
#    "/home/dani/Documents/repos/axi-modules/src/test/inline_axis_checker.sv"
#    "/home/dani/Documents/repos/axi-modules/src/pkg/am_data_types.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/pkg/am_functions.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/others/reset_replicator.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_synchronizer_latched_2.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_synchronizer_passthrough_2.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_synchronizer_2.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_arithmetic_op.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_conditioned_retrieval.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/packages/ccsds_math_functions.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/packages/ccsds_constants.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/packages/ccsds_data_structures.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_conditioned_selector.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_data_latch.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/others/signed_multiplier.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/others/generic_multiplier.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_multiplier.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_treered_sum.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_dotprod.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_fifo.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_fifo_swrap.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_fifo_latched.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_filter.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_latched_connection.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_segmented_unsigned_divider.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_splitter_base.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_splitter_2.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_splitter_3.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_splitter_4.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_splitter_5.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_symmetric_synchronizer_latched_base.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_symmetric_synchronizer_latched_5.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/coord_gen_vertical.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/coord_gen_diagonal.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/simple_dual_port_ram.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/sample_relocator.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/flag_gen.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/sample_rearrange.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/first_pixel_queue_filler.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_retrieval_north.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_retrieval_west.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_retrieval_westdown.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_retrieval_northwest.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_retrieval_northeast.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_putter_northwest.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_putter_north.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_putter_northeast.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_putter_west.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/neigh_putter_westdown.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/sample_rep_queue_system.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/local_sum_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/local_difference_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/diff_vec_retrieval.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/diff_putter.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/difference_queue_system.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/wuse_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/wu_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/weight_putter.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/weight_module.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/hrpsv_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/drpsv_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/psv_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/pr_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/mev_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/qi_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/cqbc_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/drsr_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/drpe_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/current_rep_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/current_diff_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/theta_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/mqi_calc.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/predictor_core.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/predictor.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/counter.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/hybrid_encoder_acc_update_stage.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/hybrid_encoder_active_table_address_table.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/code_table_clocked_rom.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/hybrid_encoder_table_update_stage.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/hybrid_encoder_code_gen_stage.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/hybrid_encoder.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/encoder_bypass.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/code_aligner.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/ccsds_123b2_core.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/equality_checker.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/ccsds_123b2_dmr.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/test/axis_rom_fifo.sv"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/ccsds123b2_fpga_selftest.sv"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/ccsds_123b2_core_selfcheck_fpga_selftest.sv"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/ccsds_123b2_core_selfcheck_fpga_simplebit.sv"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/ccsds_123b2_core_standalone_wrapper.sv"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/reader_wrapper.sv"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/test_input_rearrange.sv"
#    "/home/dani/Documents/repos/axi-modules/src/pkg/am_constants.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_parallel_to_serial.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_serial_to_parallel.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/axi_stream_modules/axis_width_converter.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/ccsds123b2_fpga_selftest_test.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/ccsds_123b2_core_selfcheck_fpga_selftest_test.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/ccsds_123b2_core_selfcheck_wrapper.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/others/flag_cross_clock_domain.vhd"
#    "/home/dani/Documents/repos/axi-modules/src/others/stdlv_cross_clock_domain.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/ccsds_controller.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/ccsds_controller_tb.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/ccsds_test_constants.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/modules/code_table_rom.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/sources/tests/test_ccsds_123b2_core.vhd"
#    "/home/dani/Documents/repos/CCSDS-123.0-B.2/src/hdl/constrs/ccsds_constraints.xdc"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/../src/hdl/sources/tests/test_shared.svh"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/checker_wrapper.sv"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/test/helper_axis_reader.sv"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/test/inline_axis_checker.sv"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/pkg/am_data_types.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/pkg/am_functions.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/others/reset_replicator.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_synchronizer_latched_2.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_synchronizer_passthrough_2.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_synchronizer_2.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_arithmetic_op.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_conditioned_retrieval.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/packages/ccsds_math_functions.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/packages/ccsds_constants.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/packages/ccsds_data_structures.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_conditioned_selector.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_data_latch.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/others/signed_multiplier.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/others/generic_multiplier.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_multiplier.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_treered_sum.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_dotprod.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_fifo.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_fifo_swrap.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_fifo_latched.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_filter.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_latched_connection.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_segmented_unsigned_divider.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_base.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_2.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_3.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_4.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_5.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_symmetric_synchronizer_latched_base.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_symmetric_synchronizer_latched_5.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/coord_gen_vertical.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/coord_gen_diagonal.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/simple_dual_port_ram.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/sample_relocator.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/flag_gen.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/sample_rearrange.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/first_pixel_queue_filler.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_north.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_west.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_westdown.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_northwest.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_northeast.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_putter_northwest.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_putter_north.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_putter_northeast.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_putter_west.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/neigh_putter_westdown.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/sample_rep_queue_system.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/local_sum_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/local_difference_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/diff_vec_retrieval.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/diff_putter.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/difference_queue_system.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/wuse_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/wu_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/weight_putter.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/weight_module.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/hrpsv_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/drpsv_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/psv_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/pr_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/mev_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/qi_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/cqbc_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/drsr_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/drpe_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/current_rep_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/current_diff_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/theta_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/mqi_calc.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/predictor_core.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/predictor.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/counter.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/hybrid_encoder_acc_update_stage.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/hybrid_encoder_active_table_address_table.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/code_table_clocked_rom.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/hybrid_encoder_table_update_stage.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/hybrid_encoder_code_gen_stage.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/hybrid_encoder.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/encoder_bypass.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/code_aligner.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/ccsds_123b2_core.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/equality_checker.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/ccsds_123b2_dmr.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/test/axis_rom_fifo.sv"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/ccsds123b2_fpga_selftest.sv"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_fpga_selftest.sv"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/ccsds_123b2_core_selfcheck_fpga_simplebit.sv"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/ccsds_123b2_core_standalone_wrapper.sv"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/reader_wrapper.sv"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/test_input_rearrange.sv"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/pkg/am_constants.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_parallel_to_serial.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_serial_to_parallel.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_width_converter.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/ccsds123b2_fpga_selftest_test.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_fpga_selftest_test.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_wrapper.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/others/flag_cross_clock_domain.vhd"]"\
 "[file normalize "$origin_dir/../../axi-modules/src/others/stdlv_cross_clock_domain.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/ccsds_controller.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/ccsds_controller_tb.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/ccsds_test_constants.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/modules/code_table_rom.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/sources/tests/test_ccsds_123b2_core.vhd"]"\
 "[file normalize "$origin_dir/../src/hdl/constrs/ccsds_constraints.xdc"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "CCSDS"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "build.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/../../../projects/CCSDS"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7vx690tffg1761-2

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:vc709:part0:1.8" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "vc709" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/test_shared.svh"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/checker_wrapper.sv"] \
 [file normalize "${origin_dir}/../../axi-modules/src/test/helper_axis_reader.sv"] \
 [file normalize "${origin_dir}/../../axi-modules/src/test/inline_axis_checker.sv"] \
 [file normalize "${origin_dir}/../../axi-modules/src/pkg/am_data_types.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/pkg/am_functions.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/others/reset_replicator.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_synchronizer_latched_2.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_synchronizer_passthrough_2.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_synchronizer_2.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_arithmetic_op.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_conditioned_retrieval.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/packages/ccsds_math_functions.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/packages/ccsds_constants.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/packages/ccsds_data_structures.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_conditioned_selector.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_data_latch.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/others/signed_multiplier.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/others/generic_multiplier.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_multiplier.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_treered_sum.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_dotprod.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_fifo.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_fifo_swrap.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_fifo_latched.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_filter.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_latched_connection.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_segmented_unsigned_divider.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_splitter_base.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_splitter_2.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_splitter_3.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_splitter_4.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_splitter_5.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_symmetric_synchronizer_latched_base.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_symmetric_synchronizer_latched_5.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/coord_gen_vertical.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/coord_gen_diagonal.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/simple_dual_port_ram.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/sample_relocator.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/flag_gen.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/sample_rearrange.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/first_pixel_queue_filler.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_retrieval_north.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_retrieval_west.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_retrieval_westdown.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_retrieval_northwest.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_retrieval_northeast.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_putter_northwest.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_putter_north.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_putter_northeast.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_putter_west.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/neigh_putter_westdown.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/sample_rep_queue_system.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/local_sum_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/local_difference_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/diff_vec_retrieval.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/diff_putter.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/difference_queue_system.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/wuse_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/wu_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/weight_putter.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/weight_module.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/hrpsv_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/drpsv_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/psv_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/pr_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/mev_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/qi_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/cqbc_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/drsr_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/drpe_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/current_rep_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/current_diff_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/theta_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/mqi_calc.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/predictor_core.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/predictor.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/counter.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/hybrid_encoder_acc_update_stage.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/hybrid_encoder_active_table_address_table.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/code_table_clocked_rom.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/hybrid_encoder_table_update_stage.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/hybrid_encoder_code_gen_stage.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/hybrid_encoder.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/encoder_bypass.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/code_aligner.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/ccsds_123b2_core.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/equality_checker.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/ccsds_123b2_dmr.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/test/axis_rom_fifo.sv"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/ccsds123b2_fpga_selftest.sv"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_fpga_selftest.sv"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/ccsds_123b2_core_selfcheck_fpga_simplebit.sv"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/ccsds_123b2_core_standalone_wrapper.sv"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/reader_wrapper.sv"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/test_input_rearrange.sv"] \
 [file normalize "${origin_dir}/../../axi-modules/src/pkg/am_constants.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_parallel_to_serial.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_serial_to_parallel.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/axi_stream_modules/axis_width_converter.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/ccsds123b2_fpga_selftest_test.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_fpga_selftest_test.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_wrapper.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/others/flag_cross_clock_domain.vhd"] \
 [file normalize "${origin_dir}/../../axi-modules/src/others/stdlv_cross_clock_domain.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/ccsds_controller.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/ccsds_controller_tb.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/ccsds_test_constants.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/modules/code_table_rom.vhd"] \
 [file normalize "${origin_dir}/../src/hdl/sources/tests/test_ccsds_123b2_core.vhd"] \
]
add_files -norecurse -fileset $obj $files

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/../src/hdl/sources/tests/test_shared.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/checker_wrapper.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/test/helper_axis_reader.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/test/inline_axis_checker.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/pkg/am_data_types.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/pkg/am_functions.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/others/reset_replicator.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_synchronizer_latched_2.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_synchronizer_passthrough_2.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_synchronizer_2.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_arithmetic_op.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_conditioned_retrieval.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/packages/ccsds_math_functions.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/packages/ccsds_constants.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/packages/ccsds_data_structures.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_conditioned_selector.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_data_latch.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/others/signed_multiplier.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/others/generic_multiplier.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_multiplier.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_treered_sum.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_dotprod.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_fifo.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_fifo_swrap.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_fifo_latched.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_filter.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_latched_connection.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_segmented_unsigned_divider.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_base.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_2.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_3.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_4.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_splitter_5.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_symmetric_synchronizer_latched_base.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_symmetric_synchronizer_latched_5.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/coord_gen_vertical.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/coord_gen_diagonal.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/simple_dual_port_ram.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/sample_relocator.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/flag_gen.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/sample_rearrange.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/first_pixel_queue_filler.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_north.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_west.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_westdown.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_northwest.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_retrieval_northeast.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_putter_northwest.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_putter_north.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_putter_northeast.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_putter_west.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/neigh_putter_westdown.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/sample_rep_queue_system.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/local_sum_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/local_difference_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/diff_vec_retrieval.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/diff_putter.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/difference_queue_system.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/wuse_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/wu_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/weight_putter.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/weight_module.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/hrpsv_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/drpsv_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/psv_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/pr_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/mev_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/qi_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/cqbc_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/drsr_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/drpe_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/current_rep_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/current_diff_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/theta_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/mqi_calc.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/predictor_core.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/predictor.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/counter.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/hybrid_encoder_acc_update_stage.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/hybrid_encoder_active_table_address_table.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/code_table_clocked_rom.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/hybrid_encoder_table_update_stage.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/hybrid_encoder_code_gen_stage.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/hybrid_encoder.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/encoder_bypass.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/code_aligner.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/ccsds_123b2_core.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/equality_checker.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/ccsds_123b2_dmr.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/test/axis_rom_fifo.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/ccsds123b2_fpga_selftest.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_fpga_selftest.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/ccsds_123b2_core_selfcheck_fpga_simplebit.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/ccsds_123b2_core_standalone_wrapper.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/reader_wrapper.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/test_input_rearrange.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/pkg/am_constants.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_parallel_to_serial.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_serial_to_parallel.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/axi_stream_modules/axis_width_converter.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/ccsds123b2_fpga_selftest_test.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_fpga_selftest_test.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/ccsds_123b2_core_selfcheck_wrapper.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/others/flag_cross_clock_domain.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../../axi-modules/src/others/stdlv_cross_clock_domain.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/ccsds_controller.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/ccsds_controller_tb.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/ccsds_test_constants.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/modules/code_table_rom.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj

set file "$origin_dir/../src/hdl/sources/tests/test_ccsds_123b2_core.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
# None

# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "top" -value "ccsds_123b2_dmr" -objects $obj

# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/../src/hdl/constrs/ccsds_constraints.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/../src/hdl/constrs/ccsds_constraints.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Empty (no sources present)

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "ccsds_123b2_dmr" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]

set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7vx690tffg1761-2 -flow {Vivado Synthesis 2022} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2022" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7vx690tffg1761-2 -flow {Vivado Implementation 2022} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2022" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
