<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8493</identifier><datestamp>2013-11-08T10:10:42Z</datestamp><dc:title>Study of P/E Cycling Endurance Induced Degradation in SANOS Memories Under NAND (FN/FN) Operation</dc:title><dc:creator>SANDHYA, C</dc:creator><dc:creator>OAK, AB</dc:creator><dc:creator>CHATTAR, N</dc:creator><dc:creator>GANGULY, U</dc:creator><dc:creator>OLSEN, C</dc:creator><dc:creator>SEUTTER, SM</dc:creator><dc:creator>DATE, L</dc:creator><dc:creator>HUNG, R</dc:creator><dc:creator>VASI, J</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>oxide-semiconductor structures</dc:subject><dc:subject>flash memories</dc:subject><dc:subject>reliability</dc:subject><dc:subject>performance</dc:subject><dc:subject>model</dc:subject><dc:subject>sin</dc:subject><dc:subject>charge trap flash (ctf)</dc:subject><dc:subject>endurance</dc:subject><dc:subject>erase</dc:subject><dc:subject>impact ionization</dc:subject><dc:subject>memory window</dc:subject><dc:subject>program</dc:subject><dc:subject>retention</dc:subject><dc:subject>sanos</dc:subject><dc:subject>silicon nitride (sin)</dc:subject><dc:subject>sonos</dc:subject><dc:description>Program/Erase (P/E) cycling endurance in poly-Si/Al(2)O(3)/SiN/SiO(2)/Si (SANOS) memories is systematically studied. Cycling-induced trap generation, memory window (MW) closure, and eventual stack breakdown are shown to be strongly influenced by the material composition of the silicon nitride (SiN) charge trap layer. P/E pulsewidth and amplitude, as well as starting program and erase flatband voltage (V(FB)) levels (therefore the overall MW), are shown to uniquely impact stack degradation and breakdown. An electron-flux-driven anode hole generation model is proposed, and trap generation in both SiN and tunnel oxide are used to explain stack degradation and breakdown. This paper emphasizes the importance of SiN layer optimization for reliably sustaining large MW during P/E operation of SANOS memories.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T17:08:25Z</dc:date><dc:date>2011-12-26T12:53:26Z</dc:date><dc:date>2011-12-27T05:39:00Z</dc:date><dc:date>2011-08-01T17:08:25Z</dc:date><dc:date>2011-12-26T12:53:26Z</dc:date><dc:date>2011-12-27T05:39:00Z</dc:date><dc:date>2010</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 57(7), 1548-1558</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2010.2048404</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8493</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8493</dc:identifier><dc:language>en</dc:language></oai_dc:dc>