[
    {
        "line": 2,
        "fullcodeline": "context->anal = anal;"
    },
    {
        "line": 3,
        "fullcodeline": "context->abi = anal->cxxabi;"
    },
    {
        "line": 4,
        "fullcodeline": "context->word_size = (ut8) (anal->config->bits / 8);"
    },
    {
        "line": 5,
        "fullcodeline": "const bool is_arm = anal->cur->arch && r_str_startswith (anal->cur->arch, \"arm\");"
    },
    {
        "line": 9,
        "fullcodeline": "const bool be = anal->config->big_endian;"
    },
    {
        "line": 6,
        "fullcodeline": "if (is_arm && context->word_size < 4) {"
    },
    {
        "line": 7,
        "fullcodeline": "context->word_size = 4;"
    },
    {
        "line": 25,
        "fullcodeline": "context->read_addr = be? vtable_read_addr_be32 : vtable_read_addr_le32;"
    },
    {
        "line": 12,
        "fullcodeline": "context->read_addr = be? vtable_read_addr_be8 : vtable_read_addr_le8;"
    },
    {
        "line": 15,
        "fullcodeline": "context->read_addr = be? vtable_read_addr_be16 : vtable_read_addr_le16;"
    },
    {
        "line": 21,
        "fullcodeline": "context->read_addr = be? vtable_read_addr_be64 : vtable_read_addr_le64;"
    }
]