// Seed: 288391455
module module_0 (
    input wor  id_0,
    input tri  id_1,
    input wire id_2,
    input tri1 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_8 = 32'd94
) (
    output tri1 id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire _id_8[1 : 1];
  ;
  wire id_9;
  ;
  logic [1 : id_8] id_10;
  ;
  assign id_0 = 1'h0;
endmodule
