
---------- Begin Simulation Statistics ----------
final_tick                               2542171725500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229627                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   229625                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.28                       # Real time elapsed on the host
host_tick_rate                              665356029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197254                       # Number of instructions simulated
sim_ops                                       4197254                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012162                       # Number of seconds simulated
sim_ticks                                 12161880500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.983016                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  364266                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               714485                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2617                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114753                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            967534                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28742                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          194741                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           165999                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1173883                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71827                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29453                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197254                       # Number of instructions committed
system.cpu.committedOps                       4197254                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.791874                       # CPI: cycles per instruction
system.cpu.discardedOps                        322892                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619218                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1480710                       # DTB hits
system.cpu.dtb.data_misses                       8472                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417127                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876294                       # DTB read hits
system.cpu.dtb.read_misses                       7550                       # DTB read misses
system.cpu.dtb.write_accesses                  202091                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604416                       # DTB write hits
system.cpu.dtb.write_misses                       922                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18296                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3706242                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1167946                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688408                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17089336                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172656                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979770                       # ITB accesses
system.cpu.itb.fetch_acv                          413                       # ITB acv
system.cpu.itb.fetch_hits                      974430                       # ITB hits
system.cpu.itb.fetch_misses                      5340                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11203488000     92.09%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9037500      0.07%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19604000      0.16%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               934118500      7.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12166248000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8198557000     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3967691000     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24309966                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542186     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839618     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592752     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197254                       # Class of committed instruction
system.cpu.quiesceCycles                        13795                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7220630                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22960456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22960456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22960456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22960456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117745.928205                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117745.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117745.928205                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117745.928205                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13198482                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13198482                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13198482                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13198482                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67684.523077                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67684.523077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67684.523077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67684.523077                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22610959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22610959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117765.411458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117765.411458                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12998985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12998985                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67703.046875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67703.046875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287444                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539671804000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287444                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205465                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205465                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130914                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34899                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88909                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34534                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28974                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28974                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89499                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41310                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11414208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11414208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720505                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18145977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoopTraffic                       4096                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160198                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002722                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052098                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159762     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160198                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836928529                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378188250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474604250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5724032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10221824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5724032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5724032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34899                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34899                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470653531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369827018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840480549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470653531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470653531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183650546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183650546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183650546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470653531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369827018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024131096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000164966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7473                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123593                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159716                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123593                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10500                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2129                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5801                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2043352500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4841152500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13693.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32443.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105503                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82002                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159716                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123593                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.326224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.075023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.831462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35351     42.52%     42.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24593     29.58%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10205     12.28%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4668      5.62%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2475      2.98%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1450      1.74%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          958      1.15%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          579      0.70%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2854      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83133                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.965743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.378596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.663784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1312     17.56%     17.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5670     75.87%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.03%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.20%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.51%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7473                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.249833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6633     88.76%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.35%     90.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              515      6.89%     97.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              163      2.18%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.78%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  672000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7771840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10221824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12161875500                       # Total gap between requests
system.mem_ctrls.avgGap                      42927.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5083584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7771840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417993253.592649579048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367232682.478667676449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639032754.844121336937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89438                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123593                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2578936750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2262215750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298411665250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28834.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32189.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414470.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319579260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169833840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568965180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315068760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5307639930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        200570880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7841110890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.728493                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    468490250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11287530250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274083180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145655895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496437060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318821940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5255098470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244816320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7694365905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.662515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    582803750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11173216750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12154680500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1699422                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699422                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1699422                       # number of overall hits
system.cpu.icache.overall_hits::total         1699422                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89499                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89499                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89499                       # number of overall misses
system.cpu.icache.overall_misses::total         89499                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5506407500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5506407500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5506407500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5506407500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1788921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1788921                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1788921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1788921                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050030                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050030                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050030                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050030                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61524.793573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61524.793573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61524.793573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61524.793573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88909                       # number of writebacks
system.cpu.icache.writebacks::total             88909                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89499                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89499                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89499                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89499                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5416908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5416908500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5416908500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5416908500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050030                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050030                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050030                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050030                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60524.793573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60524.793573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60524.793573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60524.793573                       # average overall mshr miss latency
system.cpu.icache.replacements                  88909                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1699422                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699422                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89499                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89499                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5506407500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5506407500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1788921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1788921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050030                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61524.793573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61524.793573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89499                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89499                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5416908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5416908500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050030                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60524.793573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60524.793573                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.833745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1754391                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88987                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.715138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.833745                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995769                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3667341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3667341                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337073                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337073                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337073                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337073                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106012                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106012                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106012                       # number of overall misses
system.cpu.dcache.overall_misses::total        106012                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6800449000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6800449000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6800449000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6800449000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443085                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443085                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073462                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073462                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073462                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073462                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64147.917217                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64147.917217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64147.917217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64147.917217                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34723                       # number of writebacks
system.cpu.dcache.writebacks::total             34723                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36602                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36602                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36602                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36602                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425098000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425098000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425098000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425098000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048098                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63753.032704                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63753.032704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63753.032704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63753.032704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69254                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3314962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3314962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66875.718695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66875.718695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9146                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40423                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2698782500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2698782500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66763.538085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66763.538085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56443                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3485486500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3485486500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61752.325355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61752.325355                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28987                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1726315500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1726315500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59554.817677                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59554.817677                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61983000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61983000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079192                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079192                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69958.239278                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69958.239278                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079192                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079192                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68958.239278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68958.239278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542171725500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.423635                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398500                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69254                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.193779                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.423635                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001064                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3297127519000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 242075                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   242075                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1776.37                       # Real time elapsed on the host
host_tick_rate                              423706683                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   430014483                       # Number of instructions simulated
sim_ops                                     430014483                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.752658                       # Number of seconds simulated
sim_ticks                                752658046500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.761776                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                63521273                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             91054553                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             199547                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12641142                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          92871842                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            5171291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14059055                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          8887764                       # Number of indirect misses.
system.cpu.branchPred.lookups               131916722                       # Number of BP lookups
system.cpu.branchPred.usedRAS                12033978                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       591625                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   425078026                       # Number of instructions committed
system.cpu.committedOps                     425078026                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.540907                       # CPI: cycles per instruction
system.cpu.discardedOps                      22831647                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                117732773                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                    121631662                       # DTB hits
system.cpu.dtb.data_misses                    1344639                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 80949362                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     81219011                       # DTB read hits
system.cpu.dtb.read_misses                    1315048                       # DTB read misses
system.cpu.dtb.write_accesses                36783411                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    40412651                       # DTB write hits
system.cpu.dtb.write_misses                     29591                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              398013                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          345929083                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          98781710                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43770382                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       688200234                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.282414                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               237770793                       # ITB accesses
system.cpu.itb.fetch_acv                          500                       # ITB acv
system.cpu.itb.fetch_hits                   237768981                       # ITB hits
system.cpu.itb.fetch_misses                      1812                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                 25912      6.88%      6.94% # number of callpals executed
system.cpu.kern.callpal::rdps                    1727      0.46%      7.39% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.40% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.40% # number of callpals executed
system.cpu.kern.callpal::rti                     3865      1.03%      8.42% # number of callpals executed
system.cpu.kern.callpal::callsys                  198      0.05%      8.47% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.48% # number of callpals executed
system.cpu.kern.callpal::rdunique              344524     91.52%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 376430                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1565128                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      102                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10916     35.67%     35.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      52      0.17%     35.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     771      2.52%     38.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   18861     61.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                30600                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10915     48.18%     48.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       52      0.23%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      771      3.40%     51.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10915     48.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 22653                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             736048787500     97.82%     97.82% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                88437000      0.01%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1071811500      0.14%     97.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15214997000      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         752424033000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999908                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.578707                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.740294                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3761                      
system.cpu.kern.mode_good::user                  3761                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              4053                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3761                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.927955                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962631                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        56158797000      7.46%      7.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         696265185000     92.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1505161791                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       102                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            32803592      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               256513080     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 229584      0.05%     68.12% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.12% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                241272      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 48068      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 16028      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               82507199     19.41%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              40239530      9.47%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             49171      0.01%     97.08% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            49191      0.01%     97.09% # Class of committed instruction
system.cpu.op_class_0::IprAccess             12381311      2.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                425078026                       # Class of committed instruction
system.cpu.quiesceCycles                       154302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       816961557                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2088960                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 252                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        258                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          156                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7152369                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14304622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        32718                       # number of demand (read+write) misses
system.iocache.demand_misses::total             32718                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        32718                       # number of overall misses
system.iocache.overall_misses::total            32718                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3857196638                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3857196638                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3857196638                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3857196638                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        32718                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           32718                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        32718                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          32718                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117892.188948                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117892.188948                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117892.188948                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117892.188948                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           132                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          32640                       # number of writebacks
system.iocache.writebacks::total                32640                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        32718                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        32718                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        32718                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        32718                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2219438866                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2219438866                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2219438866                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2219438866                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67835.407604                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67835.407604                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67835.407604                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67835.407604                       # average overall mshr miss latency
system.iocache.replacements                     32718                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           78                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               78                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8988966                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8988966                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             78                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115243.153846                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115243.153846                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           78                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      5088966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      5088966                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65243.153846                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65243.153846                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        32640                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3848207672                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3848207672                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        32640                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117898.519363                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117898.519363                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        32640                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2214349900                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2214349900                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67841.602328                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67841.602328                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  32734                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                32734                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               294462                       # Number of tag accesses
system.iocache.tags.data_accesses              294462                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1215                       # Transaction distribution
system.membus.trans_dist::ReadResp            6614115                       # Transaction distribution
system.membus.trans_dist::WriteReq               1722                       # Transaction distribution
system.membus.trans_dist::WriteResp              1722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1088079                       # Transaction distribution
system.membus.trans_dist::WritebackClean      4046267                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2017903                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            506710                       # Transaction distribution
system.membus.trans_dist::ReadExResp           506710                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        4046268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2566634                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         32640                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        65436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     12138803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     12138803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9219807                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9225685                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21429924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2088960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    517922240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    517922240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         9598                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    264236992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    264246590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               784257790                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               78                       # Total snoops (count)
system.membus.snoopTraffic                       4992                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7155204                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004609                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7155052    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     152      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             7155204                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5502500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         36201431756                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             424716                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16650466500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        21031396999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      258961152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      196688896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          455650048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    258961152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     258961152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     69637056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        69637056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         4046268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3073264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7119532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1088079                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1088079                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         344062158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261325707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             605387865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    344062158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        344062158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       92521506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92521506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       92521506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        344062158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261325707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            697909371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4737742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2349253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   3061054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000149600500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       279682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       279682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15797879                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4463402                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7119532                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5134305                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7119532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5134305                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1709225                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                396563                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            188021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            273100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            382936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            216264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            398298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            315142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            542950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            210667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            208467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           661977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           308833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           244745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           460253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           482777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            123103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            389079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            310789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            118977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            138578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            355755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            159832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            675213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             84778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           508124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           317529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           292626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           137767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           455965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           576928                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  74465835250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                27051535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            175909091500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13763.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32513.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       106                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3398302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3332978                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7119532                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5134305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5220021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  184786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  98775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 105544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 266218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 286596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 283164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 281843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 285060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 299268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 283487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 282923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 282686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 280607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 279899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 279808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 279811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 279713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 279908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 279990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    354                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3416772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.084536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.658457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   193.210311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1283354     37.56%     37.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1349948     39.51%     77.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       338636      9.91%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       172396      5.05%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       116085      3.40%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40420      1.18%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27131      0.79%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17907      0.52%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        70895      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3416772                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       279682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.344452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.275245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15537      5.56%      5.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          89365     31.95%     37.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        100275     35.85%     73.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         41355     14.79%     88.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         24573      8.79%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          5664      2.03%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1010      0.36%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           529      0.19%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           412      0.15%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           241      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           190      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           142      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          112      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           83      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           54      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           61      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           48      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           27      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        279682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       279682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.939757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.891357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.313616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           173549     62.05%     62.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4492      1.61%     63.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            64192     22.95%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            22193      7.94%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13811      4.94%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              987      0.35%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              213      0.08%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              117      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               71      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               38      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        279682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              346259648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               109390400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               303215680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               455650048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328595520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       460.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       402.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    605.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    436.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  752657984500                       # Total gap between requests
system.mem_ctrls.avgGap                      61422.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    150352192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    195907456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    303215680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 199761621.760593235493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260287466.414537280798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 402859813.178121626377                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      4046268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3073264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5134305                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  74320707000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 101588384500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 18193374617500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18367.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33055.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3543493.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12953138100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6884752380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20759321520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12874707180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     59414175600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     325216438350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      15154326240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       453256859370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.208216                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36558611500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  25132900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 690966822500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11442628260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6081897360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17870313300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11856321720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     59414175600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321619122750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18183534240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       446467993230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.188361                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44455074000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  25132900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 683070360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1293                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1293                       # Transaction distribution
system.iobus.trans_dist::WriteReq               34362                       # Transaction distribution
system.iobus.trans_dist::WriteResp              34362                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        65436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   71310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          918                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9598                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2089584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2099182                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2138000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            32796000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4152000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           170489638                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1576000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1596000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 204                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284239.475105                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          102    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             102                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    754874193500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     81600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    237289965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        237289965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    237289965                       # number of overall hits
system.cpu.icache.overall_hits::total       237289965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4046267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4046267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4046267                       # number of overall misses
system.cpu.icache.overall_misses::total       4046267                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 192476148000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 192476148000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 192476148000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 192476148000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    241336232                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    241336232                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    241336232                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    241336232                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016766                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016766                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016766                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016766                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47568.820347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47568.820347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47568.820347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47568.820347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      4046267                       # number of writebacks
system.cpu.icache.writebacks::total           4046267                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      4046267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4046267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      4046267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4046267                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 188429880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 188429880000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 188429880000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 188429880000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016766                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016766                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016766                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016766                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46568.820100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46568.820100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46568.820100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46568.820100                       # average overall mshr miss latency
system.cpu.icache.replacements                4046267                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    237289965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       237289965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4046267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4046267                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 192476148000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 192476148000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    241336232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    241336232                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016766                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016766                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47568.820347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47568.820347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      4046267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4046267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 188429880000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 188429880000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016766                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016766                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46568.820100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46568.820100                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           241393030                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4046779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.650658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999985                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         486718732                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        486718732                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    113888893                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113888893                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    113888893                       # number of overall hits
system.cpu.dcache.overall_hits::total       113888893                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3471312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3471312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3471312                       # number of overall misses
system.cpu.dcache.overall_misses::total       3471312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 227356131500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227356131500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 227356131500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227356131500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    117360205                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117360205                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    117360205                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117360205                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029578                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029578                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65495.735186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65495.735186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65495.735186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65495.735186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1055439                       # number of writebacks
system.cpu.dcache.writebacks::total           1055439                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       406486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       406486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       406486                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       406486                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3064826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3064826                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3064826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3064826                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2937                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2937                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 199087922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 199087922000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 199087922000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 199087922000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    242965500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    242965500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026115                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026115                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64958.964065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64958.964065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64958.964065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64958.964065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 82725.740552                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 82725.740552                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3073264                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76267714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76267714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2564343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2564343                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 171519547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 171519547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     78832057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     78832057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66886.351592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66886.351592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2558119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2558119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1215                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 168519528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 168519528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    242965500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    242965500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65876.344298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65876.344298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199971.604938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199971.604938                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37621179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37621179                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       906969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       906969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55836584000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55836584000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38528148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38528148                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023540                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61563.938790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61563.938790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       400262                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       400262                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       506707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       506707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1722                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  30568394000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30568394000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60327.554188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60327.554188                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1729095                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1729095                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8457                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8457                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    630316500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    630316500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1737552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1737552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004867                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004867                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74531.926215                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74531.926215                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8455                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8455                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    621766000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    621766000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004866                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004866                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73538.261384                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73538.261384                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1737255                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1737255                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1737255                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1737255                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 754955793500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           120460191                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3074288                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.183118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          596                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         244743288                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        244743288                       # Number of data accesses

---------- End Simulation Statistics   ----------
