#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Jun  4 02:17:52 2017
# Process ID: 6776
# Current directory: e:/COD/full_search/full_search.tmp/full_search_v1_0_v1_0_project/full_search_v1_0_v1_0_project.runs/synth_1
# Command line: vivado.exe -log full_search_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_search_v1_0.tcl
# Log file: e:/COD/full_search/full_search.tmp/full_search_v1_0_v1_0_project/full_search_v1_0_v1_0_project.runs/synth_1/full_search_v1_0.vds
# Journal file: e:/COD/full_search/full_search.tmp/full_search_v1_0_v1_0_project/full_search_v1_0_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source full_search_v1_0.tcl -notrace
Command: synth_design -top full_search_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1940 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 302.328 ; gain = 81.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'full_search_v1_0' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_search_v1_0_S00_AXI' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:517]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
	Parameter STATE_IDLE bound to: 5'b00000 
	Parameter STATE_PREFETCH_PREV bound to: 5'b00001 
	Parameter STATE_PREFETCH_PREV_WAIT bound to: 5'b00010 
	Parameter STATE_PREFETCH_CURR bound to: 5'b00011 
	Parameter STATE_PREFETCH_CURR_WAIT bound to: 5'b00100 
	Parameter STATE_PIPELINE bound to: 5'b00101 
	Parameter STATE_FETCH_PREV bound to: 5'b00110 
	Parameter STATE_FETCH_PREV_WAIT bound to: 5'b00111 
	Parameter STATE_FETCH_CURR bound to: 5'b01000 
	Parameter STATE_FETCH_CURR_WAIT bound to: 5'b01001 
	Parameter STATE_PIPELINE_WAIT bound to: 5'b01010 
	Parameter STATE_WRITE_MVX bound to: 5'b01011 
	Parameter STATE_WRITE_MVX_WAIT bound to: 5'b01100 
	Parameter STATE_WRITE_MVY bound to: 5'b01101 
	Parameter STATE_WRITE_MVY_WAIT bound to: 5'b01110 
	Parameter STATE_WRITE_SAD bound to: 5'b01111 
	Parameter STATE_WRITE_SAD_WAIT bound to: 5'b10000 
	Parameter STATE_DONE bound to: 5'b10001 
	Parameter STATE_WRITE_RESULT bound to: 5'b10010 
	Parameter STATE_STALL bound to: 5'b10011 
INFO: [Synth 8-638] synthesizing module 'ram_t' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:39]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter PARTITION_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'p_ram_t' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:3]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'p_ram_t' (1#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:3]
INFO: [Synth 8-256] done synthesizing module 'ram_t' (2#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:39]
WARNING: [Synth 8-350] instance 'prev_ram' of module 'ram_t' requires 13 connections, but only 11 given [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:693]
INFO: [Synth 8-638] synthesizing module 'ram_t__parameterized0' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:39]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter PARTITION_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'p_ram_t__parameterized0' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:3]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'p_ram_t__parameterized0' (2#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:3]
INFO: [Synth 8-256] done synthesizing module 'ram_t__parameterized0' (2#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:39]
WARNING: [Synth 8-350] instance 'mvx' of module 'ram_t' requires 13 connections, but only 7 given [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:718]
WARNING: [Synth 8-350] instance 'mvy' of module 'ram_t' requires 13 connections, but only 7 given [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:739]
INFO: [Synth 8-638] synthesizing module 'ram_t__parameterized1' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:39]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter PARTITION_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'p_ram_t__parameterized1' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:3]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'p_ram_t__parameterized1' (2#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:3]
INFO: [Synth 8-256] done synthesizing module 'ram_t__parameterized1' (2#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:39]
WARNING: [Synth 8-689] width (14) of port connection 'wr_data1' does not match port width (32) of module 'ram_t__parameterized1' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:763]
WARNING: [Synth 8-350] instance 'sad' of module 'ram_t' requires 13 connections, but only 7 given [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:760]
INFO: [Synth 8-638] synthesizing module 'match_pipeline' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:158]
	Parameter RAM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter PIPELINE_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].fetch_dir_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:274]
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].layer_reg[2] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].layer_reg[1] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].layer_reg[0] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].adder2_sad_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:430]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].fetch_dir_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:274]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].layer_reg[2] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].layer_reg[1] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].layer_reg[0] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].adder2_sad_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:430]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].fetch_dir_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:274]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].layer_reg[2] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].layer_reg[1] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].layer_reg[0] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].adder2_sad_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:430]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].fetch_dir_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:274]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].layer_reg[2] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].layer_reg[1] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].layer_reg[0] was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:427]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].adder2_sad_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:430]
INFO: [Synth 8-256] done synthesizing module 'match_pipeline' (3#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:158]
INFO: [Synth 8-226] default block is never used [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:1251]
INFO: [Synth 8-226] default block is never used [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:1430]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:849]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:1237]
INFO: [Synth 8-256] done synthesizing module 'full_search_v1_0_S00_AXI' (4#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:517]
INFO: [Synth 8-638] synthesizing module 'full_search_v1_0_M00_AXI' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:56]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 9 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_READ bound to: 2'b01 
	Parameter STATE_WRITE bound to: 2'b10 
	Parameter STATE_DONE bound to: 2'b11 
	Parameter DIR_DOWN bound to: 1'b0 
	Parameter DIR_UP bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'calc_burst_length' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:25]
INFO: [Synth 8-256] done synthesizing module 'calc_burst_length' (5#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:25]
WARNING: [Synth 8-689] width (16) of port connection 'size' does not match port width (32) of module 'calc_burst_length' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:284]
WARNING: [Synth 8-689] width (16) of port connection 'burst_length' does not match port width (32) of module 'calc_burst_length' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:285]
WARNING: [Synth 8-689] width (16) of port connection 'size' does not match port width (32) of module 'calc_burst_length' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:288]
WARNING: [Synth 8-689] width (16) of port connection 'burst_length' does not match port width (32) of module 'calc_burst_length' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:289]
WARNING: [Synth 8-689] width (16) of port connection 'size' does not match port width (32) of module 'calc_burst_length' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:292]
WARNING: [Synth 8-689] width (16) of port connection 'burst_length' does not match port width (32) of module 'calc_burst_length' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:293]
INFO: [Synth 8-226] default block is never used [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:807]
WARNING: [Synth 8-6014] Unused sequential element init_txn_ff2_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:425]
INFO: [Synth 8-256] done synthesizing module 'full_search_v1_0_M00_AXI' (6#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:56]
INFO: [Synth 8-256] done synthesizing module 'full_search_v1_0' (7#1) [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0.v:4]
WARNING: [Synth 8-3331] design calc_burst_length has unconnected port size[0]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BUSER[-1]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_RUSER[-1]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[255]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[254]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[253]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[252]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[251]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[250]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[249]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[248]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[247]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[246]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[245]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[244]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[243]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[242]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[241]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[240]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[239]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[238]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[237]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[236]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[235]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[234]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[233]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[232]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[231]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[230]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[229]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[228]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[227]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[226]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[225]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[224]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[223]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[222]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[221]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[220]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[219]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[218]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[217]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[216]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[215]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[214]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[213]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[212]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[211]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[210]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[209]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[208]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[207]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[206]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[205]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[204]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[203]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[202]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[201]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[200]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[199]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[198]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[197]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[196]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[195]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[194]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[193]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[192]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[191]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[190]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[189]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[188]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[187]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[186]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[185]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[184]
WARNING: [Synth 8-3331] design full_search_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design full_search_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design full_search_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design full_search_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design full_search_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design full_search_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 499.340 ; gain = 278.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 499.340 ; gain = 278.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 499.340 ; gain = 278.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:75]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:96]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:65]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:84]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:75]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:96]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:65]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:84]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:75]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:96]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:65]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:84]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:121]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:253]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:253]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:253]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:314]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].x_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:207]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].y_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:208]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].x_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:207]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].y_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:208]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].x_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:207]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].y_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:208]
INFO: [Synth 8-4471] merging register 'mvy_wr_addr_reg[13:0]' into 'mvx_wr_addr_reg[13:0]' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:732]
INFO: [Synth 8-4471] merging register 'sad_wr_addr_reg[13:0]' into 'mvx_wr_addr_reg[13:0]' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:753]
INFO: [Synth 8-4471] merging register 'mvy_wr_en_reg[3:0]' into 'mvx_wr_en_reg[3:0]' [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:732]
WARNING: [Synth 8-6014] Unused sequential element mvy_wr_addr_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:732]
WARNING: [Synth 8-6014] Unused sequential element mvy_wr_en_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:732]
WARNING: [Synth 8-6014] Unused sequential element sad_wr_addr_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:753]
INFO: [Synth 8-5546] ROM "prev_offset_y2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "all_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pipeline_hw_active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mvx_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mvx_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sad_wr_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:941]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:942]
INFO: [Synth 8-5544] ROM "redo" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:576]
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:720]
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 736.953 ; gain = 516.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |ram_t__GB0                    |           1|     19662|
|2     |ram_t__GB1                    |           1|     16472|
|3     |ram_t__GB2                    |           1|     16472|
|4     |match_pipeline__GB0           |           1|     27996|
|5     |match_pipeline__GB1           |           1|      5974|
|6     |match_pipeline__GB2           |           1|      3766|
|7     |match_pipeline__GB3           |           1|      6056|
|8     |match_pipeline__GB4           |           1|      6764|
|9     |match_pipeline__GB5           |           1|      9728|
|10    |match_pipeline__GB6           |           1|      7068|
|11    |match_pipeline__GB7           |           1|     12382|
|12    |match_pipeline__GB8           |           1|     14862|
|13    |match_pipeline__GB9           |           1|     18193|
|14    |match_pipeline__GB10          |           1|     16166|
|15    |match_pipeline__GB11          |           1|     21075|
|16    |match_pipeline__GB12          |           1|     12804|
|17    |match_pipeline__GB13          |           1|     23151|
|18    |match_pipeline__GB14          |           1|     12192|
|19    |match_pipeline__GB15          |           1|     22275|
|20    |match_pipeline__GB16          |           1|     13012|
|21    |match_pipeline__GB17          |           1|     14104|
|22    |full_search_v1_0_S00_AXI__GC0 |           1|     37079|
|23    |full_search_v1_0_M00_AXI      |           1|     34902|
+------+------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register curr_data_reg [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:803]
INFO: [Synth 8-3538] Detected potentially large (wide) register curr_data_reg [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:732]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     39 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 31    
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 340   
	   3 Input     16 Bit       Adders := 1027  
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 13    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 62    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 12    
	   3 Input      6 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 60    
	   2 Input      2 Bit       Adders := 8     
+---Registers : 
	             3072 Bit    Registers := 2     
	              160 Bit    Registers := 64    
	              128 Bit    Registers := 64    
	               32 Bit    Registers := 23    
	               16 Bit    Registers := 1379  
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 80    
	                6 Bit    Registers := 75    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 32    
+---Multipliers : 
	                10x32  Multipliers := 2     
+---RAMs : 
	             128K Bit         RAMs := 2     
	              32K Bit         RAMs := 8     
	             1024 Bit         RAMs := 32    
+---Muxes : 
	   4 Input   3072 Bit        Muxes := 1     
	   2 Input   3072 Bit        Muxes := 4     
	   2 Input    160 Bit        Muxes := 128   
	   2 Input     32 Bit        Muxes := 32    
	   8 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 10    
	   2 Input     16 Bit        Muxes := 1033  
	   4 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 28    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   9 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1086  
	   4 Input      8 Bit        Muxes := 20    
	   2 Input      7 Bit        Muxes := 76    
	   2 Input      6 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register curr_data_reg [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:803]
INFO: [Synth 8-3538] Detected potentially large (wide) register curr_data_reg [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:732]
Hierarchical RTL Component report 
Module p_ram_t__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ram_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 62    
	   2 Input      7 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 60    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 62    
	   2 Input      7 Bit        Muxes := 64    
	   2 Input      6 Bit        Muxes := 4     
Module match_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 340   
	   3 Input     16 Bit       Adders := 1024  
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	              160 Bit    Registers := 64    
	              128 Bit    Registers := 64    
	               16 Bit    Registers := 1368  
	                6 Bit    Registers := 72    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 1027  
	   2 Input      8 Bit        Muxes := 1024  
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module p_ram_t__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module p_ram_t__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module p_ram_t__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module p_ram_t__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_t__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 4     
Module p_ram_t__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module p_ram_t__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module p_ram_t__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module p_ram_t__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ram_t__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 8     
	   4 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 4     
Module p_ram_t__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module p_ram_t__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module ram_t__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 4     
Module full_search_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 9     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             3072 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Multipliers : 
	                10x32  Multipliers := 2     
+---Muxes : 
	   4 Input   3072 Bit        Muxes := 1     
	   2 Input   3072 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 12    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  21 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  21 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 3     
	  21 Input      1 Bit        Muxes := 3     
Module calc_burst_length__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
Module calc_burst_length__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
Module calc_burst_length 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
Module full_search_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     39 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 14    
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	             3072 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               16 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   3072 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design full_search_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design full_search_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design full_search_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design full_search_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design full_search_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design full_search_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][8]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][8]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][8]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][8]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][9]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][9]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][9]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][9]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][10]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][10]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][10]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][10]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][11]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][11]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][11]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][11]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][12]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][12]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][12]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][12]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][13]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][13]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][13]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][13]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][14]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][12][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][14]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][14][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][14]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][15][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][14]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[2][13][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][8]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][9]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][10]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][11]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][12]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][13]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][14]' (FD) to 'pipelinei_4/pipeline[2].adder11_abs_reg[0][6][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][8]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][8]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][8]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][8]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][9]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][9]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][9]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][9]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][10]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][10]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][10]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][10]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][11]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][11]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][11]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][11]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][12]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][12]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][12]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][12]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][13]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][13]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][13]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][13]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][14]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][12][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][14]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][14][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][14]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][15][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][14]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[2][13][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][8]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][8]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][8]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][9]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][9]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][9]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][10]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][10]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][10]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][11]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][11]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][11]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][12]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][12]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][12]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][13]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][13]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][13]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][14]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][4][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][14]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][6][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][14]' (FD) to 'pipelinei_4/pipeline[0].adder11_abs_reg[0][5][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][8]' (FD) to 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][9]' (FD) to 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][10]' (FD) to 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][11]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][11]' (FD) to 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][12]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][12]' (FD) to 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][13]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][13]' (FD) to 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][14]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][14]' (FD) to 'pipelinei_4/pipeline[3].adder11_abs_reg[0][6][15]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][12][8]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][12][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][14][8]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][14][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][15][8]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][15][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][13][8]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][13][9]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][12][9]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][12][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][14][9]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][14][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][15][9]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][15][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][13][9]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][13][10]'
INFO: [Synth 8-3886] merging instance 'pipelinei_4/pipeline[1].adder11_abs_reg[2][12][10]' (FD) to 'pipelinei_4/pipeline[1].adder11_abs_reg[2][12][11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal gen_ram[0].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[1].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[2].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[3].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[4].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[5].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[6].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[7].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[8].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[9].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[10].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[11].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[12].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[13].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[14].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[15].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[16].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[17].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[18].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[19].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[20].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[21].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[22].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[23].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[24].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[25].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[26].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[27].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[28].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[29].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[30].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[31].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].x_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:207]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].y_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:208]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].x_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:207]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].y_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:208]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].y_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:208]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].x_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:207]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__78/\pipeline[1].x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__78/\pipeline[1].x_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__44/\pipeline[3].x_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__44/\pipeline[3].x_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__1/\pipeline[2].x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__1/\pipeline[2].x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[2].fetch_x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[1].fetch_x_reg[1] )
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:942]
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_S00_AXI.v:941]
DSP Report: Generating DSP master_prev_addr1, operation Mode is: (D+(A:0x20))*(B:0x2d0).
DSP Report: operator master_prev_addr1 is absorbed into DSP master_prev_addr1.
DSP Report: operator master_prev_addr2 is absorbed into DSP master_prev_addr1.
DSP Report: Generating DSP master_curr_addr1, operation Mode is: (D+(A:0x10))*(B:0x2d0).
DSP Report: operator master_curr_addr1 is absorbed into DSP master_curr_addr1.
DSP Report: operator master_curr_addr2 is absorbed into DSP master_curr_addr1.
INFO: [Synth 8-3971] The signal gen_ram[0].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[1].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[2].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[3].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[0].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[1].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[2].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[3].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[0].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[1].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x0_inferred/\x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x0_inferred/\x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x0_inferred/\x_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__1/\y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__1/\y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\master_curr_num_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\master_prev_num_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sad_wr_en_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mvx_wr_en_reg[2] )
WARNING: [Synth 8-6014] Unused sequential element read_index_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:720]
WARNING: [Synth 8-6014] Unused sequential element write_index_reg was removed.  [e:/COD/full_search/ip_repo/full_search_1.0/hdl/full_search_v1_0_M00_AXI.v:576]
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[255] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[254] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[253] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[252] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[251] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[250] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[249] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[248] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[247] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[246] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[245] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[244] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[243] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[242] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[241] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[240] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[239] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[238] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[237] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[236] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[235] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[234] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[233] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[232] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[231] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[230] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[229] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[228] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[227] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[226] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[225] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[224] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[223] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[222] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[221] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[220] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[219] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[218] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[217] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[216] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[215] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[214] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[213] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[212] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[211] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[210] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[209] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[208] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[207] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[206] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[205] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[204] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[203] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[202] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[201] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[200] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[199] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[198] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[197] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[196] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[195] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[194] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[193] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[192] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[191] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[190] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[189] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[188] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[187] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[186] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[185] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[184] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[183] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[182] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[181] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[180] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[179] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[178] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[177] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[176] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[175] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[174] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[173] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[172] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[171] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[170] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[169] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[168] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[167] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[166] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[165] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[164] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[163] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[162] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[161] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[160] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[159] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[158] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[157] driven by constant 0
WARNING: [Synth 8-3917] design full_search_v1_0_M00_AXI has port prev_wr_data[156] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BUSER[-1]
WARNING: [Synth 8-3331] design full_search_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\prev_burst_length_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_burst_length_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_wr_addr_reg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (prev_wr_addr_reg_reg[1]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[31]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[30]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[29]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[28]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[27]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[26]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[25]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[24]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[23]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[22]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[21]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[20]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[19]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[18]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[17]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[16]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[15]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvx_rd_addr_base_reg[14]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[31]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[30]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[29]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[28]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[27]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[26]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[25]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[24]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[23]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[22]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[21]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[20]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[19]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[18]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[17]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[16]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[15]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (mvy_rd_addr_base_reg[14]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[31]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[30]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[29]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[28]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[27]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[26]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[25]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[24]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[23]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[22]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[21]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[20]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[19]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[18]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[17]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[16]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[15]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (sad_rd_addr_base_reg[14]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (prev_burst_length_reg[4]) is unused and will be removed from module full_search_v1_0_M00_AXI.
WARNING: [Synth 8-3332] Sequential element (prev_burst_length_reg[7]) is unused and will be removed from module full_search_v1_0_M00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:03:25 . Memory (MB): peak = 932.305 ; gain = 711.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+------------------+---------------+----------------+
|Module Name              | RTL Object       | Depth x Width | Implemented As | 
+-------------------------+------------------+---------------+----------------+
|full_search_v1_0_S00_AXI | master_action    | 32x1          | LUT            | 
|full_search_v1_0_S00_AXI | master_hw_active | 32x1          | LUT            | 
+-------------------------+------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:                 | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t__parameterized0: | mem_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|p_ram_t__parameterized0: | mem_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|p_ram_t__parameterized0: | mem_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|p_ram_t__parameterized0: | mem_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|p_ram_t__parameterized0: | mem_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|p_ram_t__parameterized0: | mem_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|p_ram_t__parameterized0: | mem_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|p_ram_t__parameterized0: | mem_reg    | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|p_ram_t__parameterized1: | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      | 
|p_ram_t__parameterized1: | mem_reg    | 8 K x 16(WRITE_FIRST)  | W | R | 8 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|full_search_v1_0_S00_AXI | (D+(A:0x20))*(B:0x2d0) | 6      | 10     | -      | 10     | 21     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|full_search_v1_0_S00_AXI | (D+(A:0x10))*(B:0x2d0) | 5      | 10     | -      | 10     | 21     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
+-------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |ram_t__GB0                    |           1|      3876|
|2     |ram_t__GB1                    |           1|      9585|
|3     |ram_t__GB2                    |           1|      9353|
|4     |match_pipeline__GB0           |           1|     27153|
|5     |match_pipeline__GB1           |           1|      4962|
|6     |match_pipeline__GB2           |           1|      2918|
|7     |match_pipeline__GB3           |           1|      4304|
|8     |match_pipeline__GB4           |           1|      5068|
|9     |match_pipeline__GB5           |           1|      7156|
|10    |match_pipeline__GB6           |           1|      5372|
|11    |match_pipeline__GB7           |           1|      9376|
|12    |match_pipeline__GB8           |           1|     11554|
|13    |match_pipeline__GB9           |           1|     14035|
|14    |match_pipeline__GB10          |           1|     11814|
|15    |match_pipeline__GB11          |           1|     16800|
|16    |match_pipeline__GB12          |           1|      9356|
|17    |match_pipeline__GB13          |           1|     16669|
|18    |match_pipeline__GB14          |           1|      8688|
|19    |match_pipeline__GB15          |           1|     17493|
|20    |match_pipeline__GB16          |           1|      9564|
|21    |match_pipeline__GB17          |           1|     10712|
|22    |full_search_v1_0_S00_AXI__GC0 |           1|     20489|
|23    |full_search_v1_0_M00_AXI      |           1|      9189|
+------+------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:29 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |ram_t__GB0                    |           1|      2092|
|2     |ram_t__GB1                    |           1|       200|
|3     |ram_t__GB2                    |           1|      4291|
|4     |match_pipeline__GB0           |           1|     26979|
|5     |match_pipeline__GB1           |           1|      4885|
|6     |match_pipeline__GB2           |           1|      2918|
|7     |match_pipeline__GB3           |           1|      4304|
|8     |match_pipeline__GB4           |           1|      5068|
|9     |match_pipeline__GB5           |           1|      7156|
|10    |match_pipeline__GB6           |           1|      5372|
|11    |match_pipeline__GB7           |           1|      9376|
|12    |match_pipeline__GB8           |           1|     11554|
|13    |match_pipeline__GB9           |           1|     14035|
|14    |match_pipeline__GB10          |           1|     11814|
|15    |match_pipeline__GB11          |           1|     16800|
|16    |match_pipeline__GB12          |           1|      9356|
|17    |match_pipeline__GB13          |           1|     16669|
|18    |match_pipeline__GB14          |           1|      8688|
|19    |match_pipeline__GB15          |           1|     17493|
|20    |match_pipeline__GB16          |           1|      9564|
|21    |match_pipeline__GB17          |           1|     10712|
|22    |full_search_v1_0_S00_AXI__GC0 |           1|     20489|
|23    |full_search_v1_0_M00_AXI      |           1|      9164|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[0].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[1].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[2].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[4].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[6].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[7].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[8].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[9].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[10].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[11].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[12].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[13].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[14].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[15].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[16].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[18].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[19].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[20].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[21].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[22].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[23].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[24].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[25].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[26].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[27].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[28].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[29].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[30].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/mvx/gen_ram[0].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/mvx/gen_ram[1].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/mvx/gen_ram[2].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/mvx/gen_ram[3].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/mvy/gen_ram[0].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/mvy/gen_ram[1].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/mvy/gen_ram[2].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/mvy/gen_ram[3].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/sad/gen_ram[0].ram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/sad/gen_ram[0].ram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/sad/gen_ram[0].ram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/sad/gen_ram[0].ram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/sad/gen_ram[1].ram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/sad/gen_ram[1].ram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/sad/gen_ram[1].ram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_insti_21/full_search_v1_0_S00_AXI_inst/sad/gen_ram[1].ram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:06 ; elapsed = 00:03:53 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |match_pipeline__GB0           |           1|     17702|
|2     |match_pipeline__GB8           |           1|      4190|
|3     |match_pipeline__GB9           |           1|      5221|
|4     |match_pipeline__GB10          |           1|      5058|
|5     |match_pipeline__GB11          |           1|      7976|
|6     |match_pipeline__GB13          |           1|      6354|
|7     |match_pipeline__GB15          |           1|      7914|
|8     |match_pipeline__GB17          |           1|      4296|
|9     |full_search_v1_0_S00_AXI__GC0 |           1|     10489|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[0].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[1].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[2].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[3].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[4].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[5].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[6].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[7].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[8].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[9].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[10].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[11].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[12].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[13].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[14].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[15].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[16].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[17].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[18].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[19].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[20].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[21].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[22].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[23].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[24].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[25].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[26].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[27].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[28].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[29].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[30].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/prev_ram/gen_ram[31].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/mvx/gen_ram[0].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/mvx/gen_ram[1].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/mvx/gen_ram[2].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/mvx/gen_ram[3].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/mvy/gen_ram[0].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/mvy/gen_ram[1].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/mvy/gen_ram[2].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/mvy/gen_ram[3].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/sad/gen_ram[0].ram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/sad/gen_ram[0].ram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/sad/gen_ram[0].ram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/sad/gen_ram[0].ram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/sad/gen_ram[1].ram/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/sad/gen_ram[1].ram/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/sad/gen_ram[1].ram/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance full_search_v1_0_S00_AXI_inst/sad/gen_ram[1].ram/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:23 ; elapsed = 00:04:11 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:04:11 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:29 ; elapsed = 00:04:17 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:29 ; elapsed = 00:04:17 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:49 ; elapsed = 00:05:41 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:50 ; elapsed = 00:05:41 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|full_search_v1_0 | full_search_v1_0_S00_AXI_inst/pipeline/mintree_mvx_reg[2][0][5] | 7      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|full_search_v1_0 | full_search_v1_0_S00_AXI_inst/pipeline/mintree_mvy_reg[2][0][5] | 7      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|full_search_v1_0 | full_search_v1_0_S00_AXI_inst/pipeline/mintree_mvx_reg[2][3][1] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |  5709|
|3     |DSP48E1  |     2|
|4     |LUT1     |   433|
|5     |LUT2     |  8593|
|6     |LUT3     | 13919|
|7     |LUT4     | 10795|
|8     |LUT5     | 16480|
|9     |LUT6     |  7366|
|10    |MUXF7    |   188|
|11    |RAMB18E1 |    32|
|12    |RAMB36E1 |    16|
|13    |SRL16E   |    41|
|14    |XORCY    |     2|
|15    |FDRE     | 40310|
|16    |FDSE     |   143|
|17    |IBUF     |    89|
|18    |OBUF     |   205|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+---------------------------+-------+
|      |Instance                        |Module                     |Cells  |
+------+--------------------------------+---------------------------+-------+
|1     |top                             |                           | 104325|
|2     |  full_search_v1_0_M00_AXI_inst |full_search_v1_0_M00_AXI   |   5862|
|3     |  full_search_v1_0_S00_AXI_inst |full_search_v1_0_S00_AXI   |  98144|
|4     |    mvx                         |ram_t__parameterized0      |    184|
|5     |      \gen_ram[0].ram           |p_ram_t__parameterized0_36 |     21|
|6     |      \gen_ram[1].ram           |p_ram_t__parameterized0_37 |     36|
|7     |      \gen_ram[2].ram           |p_ram_t__parameterized0_38 |     59|
|8     |      \gen_ram[3].ram           |p_ram_t__parameterized0_39 |     68|
|9     |    mvy                         |ram_t__parameterized0_0    |    178|
|10    |      \gen_ram[0].ram           |p_ram_t__parameterized0    |     21|
|11    |      \gen_ram[1].ram           |p_ram_t__parameterized0_33 |     36|
|12    |      \gen_ram[2].ram           |p_ram_t__parameterized0_34 |     53|
|13    |      \gen_ram[3].ram           |p_ram_t__parameterized0_35 |     68|
|14    |    pipeline                    |match_pipeline             |  86185|
|15    |    prev_ram                    |ram_t                      |   1196|
|16    |      \gen_ram[0].ram           |p_ram_t                    |     40|
|17    |      \gen_ram[10].ram          |p_ram_t_2                  |     32|
|18    |      \gen_ram[11].ram          |p_ram_t_3                  |     35|
|19    |      \gen_ram[12].ram          |p_ram_t_4                  |     32|
|20    |      \gen_ram[13].ram          |p_ram_t_5                  |     31|
|21    |      \gen_ram[14].ram          |p_ram_t_6                  |     33|
|22    |      \gen_ram[15].ram          |p_ram_t_7                  |     37|
|23    |      \gen_ram[16].ram          |p_ram_t_8                  |     40|
|24    |      \gen_ram[17].ram          |p_ram_t_9                  |     40|
|25    |      \gen_ram[18].ram          |p_ram_t_10                 |     96|
|26    |      \gen_ram[19].ram          |p_ram_t_11                 |     79|
|27    |      \gen_ram[1].ram           |p_ram_t_12                 |     40|
|28    |      \gen_ram[20].ram          |p_ram_t_13                 |     64|
|29    |      \gen_ram[21].ram          |p_ram_t_14                 |     47|
|30    |      \gen_ram[22].ram          |p_ram_t_15                 |     24|
|31    |      \gen_ram[23].ram          |p_ram_t_16                 |     25|
|32    |      \gen_ram[24].ram          |p_ram_t_17                 |     25|
|33    |      \gen_ram[25].ram          |p_ram_t_18                 |     27|
|34    |      \gen_ram[26].ram          |p_ram_t_19                 |     26|
|35    |      \gen_ram[27].ram          |p_ram_t_20                 |     23|
|36    |      \gen_ram[28].ram          |p_ram_t_21                 |     24|
|37    |      \gen_ram[29].ram          |p_ram_t_22                 |     23|
|38    |      \gen_ram[2].ram           |p_ram_t_23                 |     40|
|39    |      \gen_ram[30].ram          |p_ram_t_24                 |     24|
|40    |      \gen_ram[31].ram          |p_ram_t_25                 |     41|
|41    |      \gen_ram[3].ram           |p_ram_t_26                 |     39|
|42    |      \gen_ram[4].ram           |p_ram_t_27                 |     43|
|43    |      \gen_ram[5].ram           |p_ram_t_28                 |     40|
|44    |      \gen_ram[6].ram           |p_ram_t_29                 |     32|
|45    |      \gen_ram[7].ram           |p_ram_t_30                 |     30|
|46    |      \gen_ram[8].ram           |p_ram_t_31                 |     32|
|47    |      \gen_ram[9].ram           |p_ram_t_32                 |     32|
|48    |    sad                         |ram_t__parameterized1      |    186|
|49    |      \gen_ram[0].ram           |p_ram_t__parameterized1    |     77|
|50    |      \gen_ram[1].ram           |p_ram_t__parameterized1_1  |    109|
+------+--------------------------------+---------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:50 ; elapsed = 00:05:41 . Memory (MB): peak = 941.324 ; gain = 720.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:50 ; elapsed = 00:05:42 . Memory (MB): peak = 941.324 ; gain = 720.613
Synthesis Optimization Complete : Time (s): cpu = 00:04:50 ; elapsed = 00:05:42 . Memory (MB): peak = 941.324 ; gain = 720.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5850 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'full_search_v1_0' is not ideal for floorplanning, since the cellview 'match_pipeline' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

419 Infos, 315 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:12 ; elapsed = 00:06:07 . Memory (MB): peak = 941.324 ; gain = 721.852
INFO: [Common 17-1381] The checkpoint 'e:/COD/full_search/full_search.tmp/full_search_v1_0_v1_0_project/full_search_v1_0_v1_0_project.runs/synth_1/full_search_v1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 941.324 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 941.324 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 02:24:17 2017...
