# Logic Playground

This repository holds FPGA projects that I have been implementing from different resources when I study them.

The projects spans RTL Design, VHDL and Vivado IPs.

## VHDL RTL Design
1. [VHDL TEMPLATE & SYNTAX NOTES](p00_vhdl_template/README.md)
2. [VHDL Notes: Behaviors, Pitfalls, and Useful Tricks](p01_vhdl_tricks/README.md)
3. [BRAM USAGE â€” Single-Port Block RAM](p02_block_ram/README.md)
4. [N-Bit Adder with VIO & ILA (CMOD A7)](p03_adder_vio_ila/README.md)
5. [DEBOUNCER](p04_debouncer/README.md)
6. [PMODDA4 Driver (DAC AD5628)](p05_pmodda4_driver/README.md)
7. [PWM GENERATOR](p06_pwm_out/README.md)
8. [rising_edge and Edge Detect Signals](p07_clock_and_edgedetect/README.md)

## DSP
1. [Sine Wave Generation using Xilinx DDS Compiler](p08_sine_dds_block/README.md)