$date
	Mon Jul 19 18:04:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module prac_tb $end
$var wire 1 ! Q $end
$var wire 3 " D [2:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % clk $end
$var reg 1 & enable $end
$scope module uut $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 % clk $end
$var wire 1 & enable $end
$var reg 3 ) D [2:0] $end
$var reg 1 ! Q $end
$var reg 4 * T1 [3:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
b1001 (
b101 '
1&
0%
b1001 $
b101 #
bx "
x!
$end
#5
0!
b100 +
b10 "
b10 )
b1100 *
1%
#10
0%
#15
b100 +
b10 "
b10 )
1%
#20
0%
