Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Mar 11 13:51:37 2022
| Host         : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ./project.rpt
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 42859 |     0 |          0 |    117120 | 36.59 |
|   LUT as Logic             | 42628 |     0 |          0 |    117120 | 36.40 |
|   LUT as Memory            |   231 |     0 |          0 |     57600 |  0.40 |
|     LUT as Distributed RAM |   188 |     0 |            |           |       |
|     LUT as Shift Register  |    43 |     0 |            |           |       |
| CLB Registers              | 27014 |     0 |          0 |    234240 | 11.53 |
|   Register as Flip Flop    | 27014 |     0 |          0 |    234240 | 11.53 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |  1070 |     0 |          0 |     14640 |  7.31 |
| F7 Muxes                   |   131 |     0 |          0 |     58560 |  0.22 |
| F8 Muxes                   |     0 |     0 |          0 |     29280 |  0.00 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 154   |          Yes |           - |          Set |
| 25777 |          Yes |           - |        Reset |
| 24    |          Yes |         Set |            - |
| 1059  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  7578 |     0 |          0 |     14640 | 51.76 |
|   CLBL                                     |  3514 |     0 |            |           |       |
|   CLBM                                     |  4064 |     0 |            |           |       |
| LUT as Logic                               | 42628 |     0 |          0 |    117120 | 36.40 |
|   using O5 output only                     |   301 |       |            |           |       |
|   using O6 output only                     | 33824 |       |            |           |       |
|   using O5 and O6                          |  8503 |       |            |           |       |
| LUT as Memory                              |   231 |     0 |          0 |     57600 |  0.40 |
|   LUT as Distributed RAM                   |   188 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |   184 |       |            |           |       |
|   LUT as Shift Register                    |    43 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    43 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 27014 |     0 |          0 |    234240 | 11.53 |
|   Register driven from within the CLB      | 24055 |       |            |           |       |
|   Register driven from outside the CLB     |  2959 |       |            |           |       |
|     LUT in front of the register is unused |  1597 |       |            |           |       |
|     LUT in front of the register is used   |  1362 |       |            |           |       |
| Unique Control Sets                        |   459 |       |          0 |     29280 |  1.57 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   54 |     0 |          0 |       144 | 37.50 |
|   RAMB36/FIFO*    |   54 |     0 |          0 |       144 | 37.50 |
|     RAMB36E2 only |   54 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       288 |  0.00 |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       352 |  0.85 |
|   BUFGCE             |    2 |     0 |          0 |       112 |  1.79 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDCE      | 25777 |            Register |
| LUT6      | 20967 |                 CLB |
| LUT3      |  9354 |                 CLB |
| LUT4      |  7518 |                 CLB |
| LUT5      |  7077 |                 CLB |
| LUT2      |  5776 |                 CLB |
| CARRY8    |  1070 |                 CLB |
| FDRE      |  1059 |            Register |
| LUT1      |   439 |                 CLB |
| RAMD32    |   362 |                 CLB |
| FDPE      |   154 |            Register |
| MUXF7     |   131 |                 CLB |
| RAMB36E2  |    54 |            BLOCKRAM |
| SRLC32E   |    33 |                 CLB |
| FDSE      |    24 |            Register |
| SRL16E    |    10 |                 CLB |
| RAMS32    |    10 |                 CLB |
| BUFGCE    |     2 |               Clock |
| PS8       |     1 |            Advanced |
| PLLE4_ADV |     1 |               Clock |
| BUFG_PS   |     1 |               Clock |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------+------+
|             Ref Name            | Used |
+---------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0    |    1 |
| design_1_rst_ps8_0_99M_0        |    1 |
| design_1_clk_wiz_0_0            |    1 |
| design_1_auto_pc_0              |    1 |
| design_1_auto_ds_0              |    1 |
| design_1_ZYNQMP_ACP_ADAPTER_0_0 |    1 |
| design_1_ArgSort_AXI_1_0        |    1 |
+---------------------------------+------+


Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Fri Mar 11 13:51:42 2022
| Host              : Jabberwock running 64-bit Ubuntu 18.04.4 LTS
| Command           : report_timing -file ./project.rpt -append
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/STM_RD/READER/CTRL/O_SIDE.O_PORT/ADJ_ALIGN.QUEUE/curr_queue_reg[0][DATA][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/curr_queue_reg[5][DATA][37]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@4.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.490ns (13.649%)  route 3.100ns (86.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.628ns = ( 8.628 - 4.000 ) 
    Source Clock Delay      (SCD):    4.765ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.768ns (routing 0.246ns, distribution 1.522ns)
  Clock Net Delay (Destination): 1.436ns (routing 0.231ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.428     2.428    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.147     2.575 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.378     2.953    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     2.997 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=27541, routed)       1.768     4.765    design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/STM_RD/READER/CTRL/O_SIDE.O_PORT/ADJ_ALIGN.QUEUE/ACLK
    SLICE_X20Y120        FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/STM_RD/READER/CTRL/O_SIDE.O_PORT/ADJ_ALIGN.QUEUE/curr_queue_reg[0][DATA][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     4.881 r  design_1_i/ArgSort_AXI_1/U0/ARGSORT_IF/STM_RD/READER/CTRL/O_SIDE.O_PORT/ADJ_ALIGN.QUEUE/curr_queue_reg[0][DATA][5]/Q
                         net (fo=19, routed)          2.963     7.844    design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/stm_in_data[37]
    SLICE_X30Y12         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     7.994 f  design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/curr_queue[5][DATA][37]_i_2/O
                         net (fo=1, routed)           0.070     8.064    design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/curr_queue[5][DATA][37]_i_2_n_0
    SLICE_X30Y12         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.224     8.288 r  design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/curr_queue[5][DATA][37]_i_1/O
                         net (fo=1, routed)           0.067     8.355    design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/curr_queue[5][DATA][37]_i_1_n_0
    SLICE_X30Y12         FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/curr_queue_reg[5][DATA][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    BUFG_PS_X0Y73        BUFG_PS                      0.000     4.000 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           2.206     6.206    design_1_i/clk_wiz_0/inst/clk_in1
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.615     6.821 r  design_1_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.332     7.153    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCE_X0Y39         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.192 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=27541, routed)       1.436     8.628    design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/ACLK
    SLICE_X30Y12         FDCE                                         r  design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/curr_queue_reg[5][DATA][37]/C
                         clock pessimism             -0.180     8.448    
                         clock uncertainty           -0.066     8.382    
    SLICE_X30Y12         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.044     8.426    design_1_i/ArgSort_AXI_1/U0/CORE/STM_INTAKE.QUEUE/SINGLE_WORD.INTAKE_QUEUE/Q__0/curr_queue_reg[5][DATA][37]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                  0.071    




