// Seed: 2793561983
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri0 id_3;
  wand id_4;
  generate
    bit id_5, id_6, id_7;
    assign id_3 = -1 - id_1 !== 1;
    tri0 id_8;
    always_comb id_3 = id_4;
  endgenerate
  assign id_7 = ~id_2;
  final id_2 <= 1;
  always id_6 <= 1;
  assign id_7 = -1;
  wire id_9;
  assign id_5 = -1;
  wire id_10, id_11;
  wire id_12, id_13;
  assign id_8 = -1;
  id_14(
      id_8, id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  timeprecision 1ps;
  tri0 id_16;
  wire id_17;
  assign id_13 = id_9;
  nor primCall (
      id_10,
      id_12,
      id_15,
      id_20,
      id_7,
      id_19,
      id_17,
      id_11,
      id_14,
      id_2,
      id_13,
      id_16,
      id_3,
      id_18,
      id_6,
      id_9,
      id_4
  );
  reg id_18 = -1, id_19;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_19
  );
  assign modCall_1.id_6 = 0;
  wire id_21 = id_11;
  final id_9 <= id_18;
endmodule
