

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
<<<<<<< HEAD
                                                                                               Fri Oct 15 13:54:02 2021
=======
                                                                                               Thu Oct 14 19:18:08 2021
>>>>>>> cd28643c24261472ab76b5bd65873cef17a92772

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F45K50
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 05/05/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F45K50 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _ANSELA	set	3931
    48  0000                     _LATA	set	3977
    49  0000                     _TRISA	set	3986
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
<<<<<<< HEAD
    54  007FBC                     __pcinit:
    55                           	callstack 0
    56  007FBC                     start_initialization:
    57                           	callstack 0
    58  007FBC                     __initialization:
    59                           	callstack 0
    60  007FBC                     end_of_initialization:
    61                           	callstack 0
    62  007FBC                     __end_of__initialization:
    63                           	callstack 0
    64  007FBC  0100               	movlb	0
    65  007FBE  EFE1  F03F         	goto	_main	;jump to C main() function
=======
    54  007FC0                     __pcinit:
    55                           	callstack 0
    56  007FC0                     start_initialization:
    57                           	callstack 0
    58  007FC0                     __initialization:
    59                           	callstack 0
    60  007FC0                     end_of_initialization:
    61                           	callstack 0
    62  007FC0                     __end_of__initialization:
    63                           	callstack 0
    64  007FC0  0100               	movlb	0
    65  007FC2  EFE3  F03F         	goto	_main	;jump to C main() function
>>>>>>> cd28643c24261472ab76b5bd65873cef17a92772
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	1
    74  000002                     main@contador:
    75                           	callstack 0
    76                           
    77                           ; 1 bytes @ 0x1
    78  000002                     	ds	1
    79                           
    80 ;;
    81 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    82 ;;
    83 ;; *************** function _main *****************
    84 ;; Defined at:
    85 ;;		line 17 in file "main.c"
    86 ;; Parameters:    Size  Location     Type
    87 ;;		None
    88 ;; Auto vars:     Size  Location     Type
    89 ;;  contador        1    1[COMRAM] unsigned char 
    90 ;; Return value:  Size  Location     Type
    91 ;;                  1    wreg      void 
    92 ;; Registers used:
    93 ;;		wreg, status,2, status,0
    94 ;; Tracked objects:
    95 ;;		On entry : 0/0
    96 ;;		On exit  : 0/0
    97 ;;		Unchanged: 0/0
    98 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    99 ;;      Params:         0       0       0       0       0       0       0       0       0
   100 ;;      Locals:         1       0       0       0       0       0       0       0       0
   101 ;;      Temps:          1       0       0       0       0       0       0       0       0
   102 ;;      Totals:         2       0       0       0       0       0       0       0       0
   103 ;;Total ram usage:        2 bytes
   104 ;; This function calls:
   105 ;;		Nothing
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
<<<<<<< HEAD
   112  007FC2                     __ptext0:
   113                           	callstack 0
   114  007FC2                     _main:
   115                           	callstack 31
   116  007FC2                     
   117                           ;main.c: 18:     TRISA = 0;
   118  007FC2  0E00               	movlw	0
   119  007FC4  6E92               	movwf	146,c	;volatile
   120                           
   121                           ;main.c: 19:     ANSELA = 0;
   122  007FC6  0E00               	movlw	0
   123  007FC8  010F               	movlb	15	; () banked
   124  007FCA  6F5B               	movwf	91,b	;volatile
   125                           
   126                           ;main.c: 20:     LATA = 0;
   127  007FCC  0E00               	movlw	0
   128  007FCE  6E89               	movwf	137,c	;volatile
   129  007FD0                     
   130                           ; BSR set to: 15
   131                           ;main.c: 22:     char contador = 0xFF;
   132  007FD0  6802               	setf	main@contador^0,c
   133  007FD2                     l697:
   134                           
   135                           ;main.c: 24:         LATA = contador;
   136  007FD2  C002  FF89         	movff	main@contador,3977	;volatile
   137  007FD6                     
   138                           ;main.c: 25:         if (--contador < 0) {
   139  007FD6  0602               	decf	main@contador^0,f,c
   140  007FD8                     
   141                           ;main.c: 28:         _delay((unsigned long)((500)*(1000000/4000.0)));
   142  007FD8  0EA3               	movlw	163
   143  007FDA  6E01               	movwf	??_main^0,c
   144  007FDC  0E55               	movlw	85
   145  007FDE                     u17:
   146  007FDE  2EE8               	decfsz	wreg,f,c
   147  007FE0  D7FE               	bra	u17
   148  007FE2  2E01               	decfsz	??_main^0,f,c
   149  007FE4  D7FC               	bra	u17
   150  007FE6  F000               	nop	
   151                           
   152                           ;main.c: 29:         _delay((unsigned long)((500)*(1000000/4000.0)));
   153  007FE8  0EA3               	movlw	163
   154  007FEA  6E01               	movwf	??_main^0,c
   155  007FEC  0E55               	movlw	85
   156  007FEE                     u27:
   157  007FEE  2EE8               	decfsz	wreg,f,c
   158  007FF0  D7FE               	bra	u27
   159  007FF2  2E01               	decfsz	??_main^0,f,c
   160  007FF4  D7FC               	bra	u27
   161  007FF6  F000               	nop	
   162  007FF8  EFE9  F03F         	goto	l697
   163  007FFC  EF00  F000         	goto	start
   164  008000                     __end_of_main:
   165                           	callstack 0
   166  0000                     
   167                           	psect	rparam
   168  0000                     
   169                           	psect	idloc
   170                           
   171                           ;Config register IDLOC0 @ 0x200000
   172                           ;	unspecified, using default values
   173  200000                     	org	2097152
   174  200000  FF                 	db	255
   175                           
   176                           ;Config register IDLOC1 @ 0x200001
   177                           ;	unspecified, using default values
   178  200001                     	org	2097153
   179  200001  FF                 	db	255
   180                           
   181                           ;Config register IDLOC2 @ 0x200002
   182                           ;	unspecified, using default values
   183  200002                     	org	2097154
   184  200002  FF                 	db	255
   185                           
   186                           ;Config register IDLOC3 @ 0x200003
   187                           ;	unspecified, using default values
   188  200003                     	org	2097155
   189  200003  FF                 	db	255
   190                           
   191                           ;Config register IDLOC4 @ 0x200004
   192                           ;	unspecified, using default values
   193  200004                     	org	2097156
   194  200004  FF                 	db	255
   195                           
   196                           ;Config register IDLOC5 @ 0x200005
   197                           ;	unspecified, using default values
   198  200005                     	org	2097157
   199  200005  FF                 	db	255
   200                           
   201                           ;Config register IDLOC6 @ 0x200006
   202                           ;	unspecified, using default values
   203  200006                     	org	2097158
   204  200006  FF                 	db	255
   205                           
   206                           ;Config register IDLOC7 @ 0x200007
   207                           ;	unspecified, using default values
   208  200007                     	org	2097159
   209  200007  FF                 	db	255
   210                           
   211                           	psect	config
   212                           
   213                           ;Config register CONFIG1L @ 0x300000
   214                           ;	unspecified, using default values
   215                           ;	PLL Selection
   216                           ;	PLLSEL = 0x0, unprogrammed default
   217                           ;	PLL Enable Configuration bit
   218                           ;	CFGPLLEN = 0x0, unprogrammed default
   219                           ;	CPU System Clock Postscaler
   220                           ;	CPUDIV = 0x0, unprogrammed default
   221                           ;	Low Speed USB mode with 48 MHz system clock
   222                           ;	LS48MHZ = 0x0, unprogrammed default
   223  300000                     	org	3145728
   224  300000  00                 	db	0
   225                           
   226                           ;Config register CONFIG1H @ 0x300001
   227                           ;	Oscillator Selection
   228                           ;	FOSC = INTOSCIO, Internal oscillator
   229                           ;	Primary Oscillator Shutdown
   230                           ;	PCLKEN = 0x1, unprogrammed default
   231                           ;	Fail-Safe Clock Monitor
   232                           ;	FCMEN = 0x0, unprogrammed default
   233                           ;	Internal/External Oscillator Switchover
   234                           ;	IESO = 0x0, unprogrammed default
   235  300001                     	org	3145729
   236  300001  28                 	db	40
   237                           
   238                           ;Config register CONFIG2L @ 0x300002
   239                           ;	unspecified, using default values
   240                           ;	Power-up Timer Enable
   241                           ;	nPWRTEN = 0x1, unprogrammed default
   242                           ;	Brown-out Reset Enable
   243                           ;	BOREN = 0x3, unprogrammed default
   244                           ;	Brown-out Reset Voltage
   245                           ;	BORV = 0x3, unprogrammed default
   246                           ;	Low-Power Brown-out Reset
   247                           ;	nLPBOR = 0x1, unprogrammed default
   248  300002                     	org	3145730
   249  300002  5F                 	db	95
   250                           
   251                           ;Config register CONFIG2H @ 0x300003
   252                           ;	Watchdog Timer Enable bits
   253                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   254                           ;	Watchdog Timer Postscaler
   255                           ;	WDTPS = 0xF, unprogrammed default
   256  300003                     	org	3145731
   257  300003  3C                 	db	60
   258                           
   259                           ; Padding undefined space
   260  300004                     	org	3145732
   261  300004  FF                 	db	255
   262                           
   263                           ;Config register CONFIG3H @ 0x300005
   264                           ;	CCP2 MUX bit
   265                           ;	CCP2MX = 0x1, unprogrammed default
   266                           ;	PORTB A/D Enable bit
   267                           ;	PBADEN = 0x1, unprogrammed default
   268                           ;	Timer3 Clock Input MUX bit
   269                           ;	T3CMX = 0x1, unprogrammed default
   270                           ;	SDO Output MUX bit
   271                           ;	SDOMX = 0x1, unprogrammed default
   272                           ;	Master Clear Reset Pin Enable
   273                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   274  300005                     	org	3145733
   275  300005  D3                 	db	211
   276                           
   277                           ;Config register CONFIG4L @ 0x300006
   278                           ;	Stack Full/Underflow Reset
   279                           ;	STVREN = 0x1, unprogrammed default
   280                           ;	Single-Supply ICSP Enable bit
   281                           ;	LVP = OFF, Single-Supply ICSP disabled
   282                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   283                           ;	ICPRT = OFF, ICPORT disabled
   284                           ;	Extended Instruction Set Enable bit
   285                           ;	XINST = 0x0, unprogrammed default
   286                           ;	Background Debugger Enable bit
   287                           ;	DEBUG = 0x1, unprogrammed default
   288  300006                     	org	3145734
   289  300006  81                 	db	129
   290                           
   291                           ; Padding undefined space
   292  300007                     	org	3145735
   293  300007  FF                 	db	255
   294                           
   295                           ;Config register CONFIG5L @ 0x300008
   296                           ;	unspecified, using default values
   297                           ;	Block 0 Code Protect
   298                           ;	CP0 = 0x1, unprogrammed default
   299                           ;	Block 1 Code Protect
   300                           ;	CP1 = 0x1, unprogrammed default
   301                           ;	Block 2 Code Protect
   302                           ;	CP2 = 0x1, unprogrammed default
   303                           ;	Block 3 Code Protect
   304                           ;	CP3 = 0x1, unprogrammed default
   305  300008                     	org	3145736
   306  300008  0F                 	db	15
   307                           
   308                           ;Config register CONFIG5H @ 0x300009
   309                           ;	unspecified, using default values
   310                           ;	Boot Block Code Protect
   311                           ;	CPB = 0x1, unprogrammed default
   312                           ;	Data EEPROM Code Protect
   313                           ;	CPD = 0x1, unprogrammed default
   314  300009                     	org	3145737
   315  300009  C0                 	db	192
   316                           
   317                           ;Config register CONFIG6L @ 0x30000A
   318                           ;	unspecified, using default values
   319                           ;	Block 0 Write Protect
   320                           ;	WRT0 = 0x1, unprogrammed default
   321                           ;	Block 1 Write Protect
   322                           ;	WRT1 = 0x1, unprogrammed default
   323                           ;	Block 2 Write Protect
   324                           ;	WRT2 = 0x1, unprogrammed default
   325                           ;	Block 3 Write Protect
   326                           ;	WRT3 = 0x1, unprogrammed default
   327  30000A                     	org	3145738
   328  30000A  0F                 	db	15
   329                           
   330                           ;Config register CONFIG6H @ 0x30000B
   331                           ;	unspecified, using default values
   332                           ;	Configuration Registers Write Protect
   333                           ;	WRTC = 0x1, unprogrammed default
   334                           ;	Boot Block Write Protect
   335                           ;	WRTB = 0x1, unprogrammed default
   336                           ;	Data EEPROM Write Protect
   337                           ;	WRTD = 0x1, unprogrammed default
   338  30000B                     	org	3145739
   339  30000B  E0                 	db	224
   340                           
   341                           ;Config register CONFIG7L @ 0x30000C
   342                           ;	unspecified, using default values
   343                           ;	Block 0 Table Read Protect
   344                           ;	EBTR0 = 0x1, unprogrammed default
   345                           ;	Block 1 Table Read Protect
   346                           ;	EBTR1 = 0x1, unprogrammed default
   347                           ;	Block 2 Table Read Protect
   348                           ;	EBTR2 = 0x1, unprogrammed default
   349                           ;	Block 3 Table Read Protect
   350                           ;	EBTR3 = 0x1, unprogrammed default
   351  30000C                     	org	3145740
   352  30000C  0F                 	db	15
   353                           
   354                           ;Config register CONFIG7H @ 0x30000D
   355                           ;	unspecified, using default values
   356                           ;	Boot Block Table Read Protect
   357                           ;	EBTRB = 0x1, unprogrammed default
   358  30000D                     	org	3145741
   359  30000D  40                 	db	64
   360                           tosu	equ	0xFFF
   361                           tosh	equ	0xFFE
   362                           tosl	equ	0xFFD
   363                           stkptr	equ	0xFFC
   364                           pclatu	equ	0xFFB
   365                           pclath	equ	0xFFA
   366                           pcl	equ	0xFF9
   367                           tblptru	equ	0xFF8
   368                           tblptrh	equ	0xFF7
   369                           tblptrl	equ	0xFF6
   370                           tablat	equ	0xFF5
   371                           prodh	equ	0xFF4
   372                           prodl	equ	0xFF3
   373                           indf0	equ	0xFEF
   374                           postinc0	equ	0xFEE
   375                           postdec0	equ	0xFED
   376                           preinc0	equ	0xFEC
   377                           plusw0	equ	0xFEB
   378                           fsr0h	equ	0xFEA
   379                           fsr0l	equ	0xFE9
   380                           wreg	equ	0xFE8
   381                           indf1	equ	0xFE7
   382                           postinc1	equ	0xFE6
   383                           postdec1	equ	0xFE5
   384                           preinc1	equ	0xFE4
   385                           plusw1	equ	0xFE3
   386                           fsr1h	equ	0xFE2
   387                           fsr1l	equ	0xFE1
   388                           bsr	equ	0xFE0
   389                           indf2	equ	0xFDF
   390                           postinc2	equ	0xFDE
   391                           postdec2	equ	0xFDD
   392                           preinc2	equ	0xFDC
   393                           plusw2	equ	0xFDB
   394                           fsr2h	equ	0xFDA
   395                           fsr2l	equ	0xFD9
   396                           status	equ	0xFD8
=======
   112  007FC6                     __ptext0:
   113                           	callstack 0
   114  007FC6                     _main:
   115                           	callstack 31
   116  007FC6                     
   117                           ;main.c: 18:     TRISA = 0;
   118  007FC6  0E00               	movlw	0
   119  007FC8  6E92               	movwf	146,c	;volatile
   120                           
   121                           ;main.c: 19:     ANSELA = 0;
   122  007FCA  0E00               	movlw	0
   123  007FCC  010F               	movlb	15	; () banked
   124  007FCE  6F5B               	movwf	91,b	;volatile
   125  007FD0                     
   126                           ; BSR set to: 15
   127                           ;main.c: 21:     char contador = 0xFF;
   128  007FD0  6802               	setf	main@contador^0,c
   129  007FD2                     l697:
   130                           
   131                           ;main.c: 23:         LATA = contador;
   132  007FD2  C002  FF89         	movff	main@contador,3977	;volatile
   133  007FD6                     
   134                           ;main.c: 24:         if (--contador < 0) {
   135  007FD6  0602               	decf	main@contador^0,f,c
   136  007FD8                     
   137                           ;main.c: 27:         _delay((unsigned long)((500)*(1000000/4000.0)));
   138  007FD8  0EA3               	movlw	163
   139  007FDA  6E01               	movwf	??_main^0,c
   140  007FDC  0E55               	movlw	85
   141  007FDE                     u17:
   142  007FDE  2EE8               	decfsz	wreg,f,c
   143  007FE0  D7FE               	bra	u17
   144  007FE2  2E01               	decfsz	??_main^0,f,c
   145  007FE4  D7FC               	bra	u17
   146  007FE6  F000               	nop	
   147                           
   148                           ;main.c: 28:         _delay((unsigned long)((500)*(1000000/4000.0)));
   149  007FE8  0EA3               	movlw	163
   150  007FEA  6E01               	movwf	??_main^0,c
   151  007FEC  0E55               	movlw	85
   152  007FEE                     u27:
   153  007FEE  2EE8               	decfsz	wreg,f,c
   154  007FF0  D7FE               	bra	u27
   155  007FF2  2E01               	decfsz	??_main^0,f,c
   156  007FF4  D7FC               	bra	u27
   157  007FF6  F000               	nop	
   158  007FF8  EFE9  F03F         	goto	l697
   159  007FFC  EF00  F000         	goto	start
   160  008000                     __end_of_main:
   161                           	callstack 0
   162  0000                     
   163                           	psect	rparam
   164  0000                     
   165                           	psect	idloc
   166                           
   167                           ;Config register IDLOC0 @ 0x200000
   168                           ;	unspecified, using default values
   169  200000                     	org	2097152
   170  200000  FF                 	db	255
   171                           
   172                           ;Config register IDLOC1 @ 0x200001
   173                           ;	unspecified, using default values
   174  200001                     	org	2097153
   175  200001  FF                 	db	255
   176                           
   177                           ;Config register IDLOC2 @ 0x200002
   178                           ;	unspecified, using default values
   179  200002                     	org	2097154
   180  200002  FF                 	db	255
   181                           
   182                           ;Config register IDLOC3 @ 0x200003
   183                           ;	unspecified, using default values
   184  200003                     	org	2097155
   185  200003  FF                 	db	255
   186                           
   187                           ;Config register IDLOC4 @ 0x200004
   188                           ;	unspecified, using default values
   189  200004                     	org	2097156
   190  200004  FF                 	db	255
   191                           
   192                           ;Config register IDLOC5 @ 0x200005
   193                           ;	unspecified, using default values
   194  200005                     	org	2097157
   195  200005  FF                 	db	255
   196                           
   197                           ;Config register IDLOC6 @ 0x200006
   198                           ;	unspecified, using default values
   199  200006                     	org	2097158
   200  200006  FF                 	db	255
   201                           
   202                           ;Config register IDLOC7 @ 0x200007
   203                           ;	unspecified, using default values
   204  200007                     	org	2097159
   205  200007  FF                 	db	255
   206                           
   207                           	psect	config
   208                           
   209                           ;Config register CONFIG1L @ 0x300000
   210                           ;	unspecified, using default values
   211                           ;	PLL Selection
   212                           ;	PLLSEL = 0x0, unprogrammed default
   213                           ;	PLL Enable Configuration bit
   214                           ;	CFGPLLEN = 0x0, unprogrammed default
   215                           ;	CPU System Clock Postscaler
   216                           ;	CPUDIV = 0x0, unprogrammed default
   217                           ;	Low Speed USB mode with 48 MHz system clock
   218                           ;	LS48MHZ = 0x0, unprogrammed default
   219  300000                     	org	3145728
   220  300000  00                 	db	0
   221                           
   222                           ;Config register CONFIG1H @ 0x300001
   223                           ;	Oscillator Selection
   224                           ;	FOSC = INTOSCIO, Internal oscillator
   225                           ;	Primary Oscillator Shutdown
   226                           ;	PCLKEN = 0x1, unprogrammed default
   227                           ;	Fail-Safe Clock Monitor
   228                           ;	FCMEN = 0x0, unprogrammed default
   229                           ;	Internal/External Oscillator Switchover
   230                           ;	IESO = 0x0, unprogrammed default
   231  300001                     	org	3145729
   232  300001  28                 	db	40
   233                           
   234                           ;Config register CONFIG2L @ 0x300002
   235                           ;	unspecified, using default values
   236                           ;	Power-up Timer Enable
   237                           ;	nPWRTEN = 0x1, unprogrammed default
   238                           ;	Brown-out Reset Enable
   239                           ;	BOREN = 0x3, unprogrammed default
   240                           ;	Brown-out Reset Voltage
   241                           ;	BORV = 0x3, unprogrammed default
   242                           ;	Low-Power Brown-out Reset
   243                           ;	nLPBOR = 0x1, unprogrammed default
   244  300002                     	org	3145730
   245  300002  5F                 	db	95
   246                           
   247                           ;Config register CONFIG2H @ 0x300003
   248                           ;	Watchdog Timer Enable bits
   249                           ;	WDTEN = OFF, WDT disabled in hardware (SWDTEN ignored)
   250                           ;	Watchdog Timer Postscaler
   251                           ;	WDTPS = 0xF, unprogrammed default
   252  300003                     	org	3145731
   253  300003  3C                 	db	60
   254                           
   255                           ; Padding undefined space
   256  300004                     	org	3145732
   257  300004  FF                 	db	255
   258                           
   259                           ;Config register CONFIG3H @ 0x300005
   260                           ;	CCP2 MUX bit
   261                           ;	CCP2MX = 0x1, unprogrammed default
   262                           ;	PORTB A/D Enable bit
   263                           ;	PBADEN = 0x1, unprogrammed default
   264                           ;	Timer3 Clock Input MUX bit
   265                           ;	T3CMX = 0x1, unprogrammed default
   266                           ;	SDO Output MUX bit
   267                           ;	SDOMX = 0x1, unprogrammed default
   268                           ;	Master Clear Reset Pin Enable
   269                           ;	MCLRE = ON, MCLR pin enabled; RE3 input disabled
   270  300005                     	org	3145733
   271  300005  D3                 	db	211
   272                           
   273                           ;Config register CONFIG4L @ 0x300006
   274                           ;	Stack Full/Underflow Reset
   275                           ;	STVREN = 0x1, unprogrammed default
   276                           ;	Single-Supply ICSP Enable bit
   277                           ;	LVP = OFF, Single-Supply ICSP disabled
   278                           ;	Dedicated In-Circuit Debug/Programming Port Enable
   279                           ;	ICPRT = OFF, ICPORT disabled
   280                           ;	Extended Instruction Set Enable bit
   281                           ;	XINST = 0x0, unprogrammed default
   282                           ;	Background Debugger Enable bit
   283                           ;	DEBUG = 0x1, unprogrammed default
   284  300006                     	org	3145734
   285  300006  81                 	db	129
   286                           
   287                           ; Padding undefined space
   288  300007                     	org	3145735
   289  300007  FF                 	db	255
   290                           
   291                           ;Config register CONFIG5L @ 0x300008
   292                           ;	unspecified, using default values
   293                           ;	Block 0 Code Protect
   294                           ;	CP0 = 0x1, unprogrammed default
   295                           ;	Block 1 Code Protect
   296                           ;	CP1 = 0x1, unprogrammed default
   297                           ;	Block 2 Code Protect
   298                           ;	CP2 = 0x1, unprogrammed default
   299                           ;	Block 3 Code Protect
   300                           ;	CP3 = 0x1, unprogrammed default
   301  300008                     	org	3145736
   302  300008  0F                 	db	15
   303                           
   304                           ;Config register CONFIG5H @ 0x300009
   305                           ;	unspecified, using default values
   306                           ;	Boot Block Code Protect
   307                           ;	CPB = 0x1, unprogrammed default
   308                           ;	Data EEPROM Code Protect
   309                           ;	CPD = 0x1, unprogrammed default
   310  300009                     	org	3145737
   311  300009  C0                 	db	192
   312                           
   313                           ;Config register CONFIG6L @ 0x30000A
   314                           ;	unspecified, using default values
   315                           ;	Block 0 Write Protect
   316                           ;	WRT0 = 0x1, unprogrammed default
   317                           ;	Block 1 Write Protect
   318                           ;	WRT1 = 0x1, unprogrammed default
   319                           ;	Block 2 Write Protect
   320                           ;	WRT2 = 0x1, unprogrammed default
   321                           ;	Block 3 Write Protect
   322                           ;	WRT3 = 0x1, unprogrammed default
   323  30000A                     	org	3145738
   324  30000A  0F                 	db	15
   325                           
   326                           ;Config register CONFIG6H @ 0x30000B
   327                           ;	unspecified, using default values
   328                           ;	Configuration Registers Write Protect
   329                           ;	WRTC = 0x1, unprogrammed default
   330                           ;	Boot Block Write Protect
   331                           ;	WRTB = 0x1, unprogrammed default
   332                           ;	Data EEPROM Write Protect
   333                           ;	WRTD = 0x1, unprogrammed default
   334  30000B                     	org	3145739
   335  30000B  E0                 	db	224
   336                           
   337                           ;Config register CONFIG7L @ 0x30000C
   338                           ;	unspecified, using default values
   339                           ;	Block 0 Table Read Protect
   340                           ;	EBTR0 = 0x1, unprogrammed default
   341                           ;	Block 1 Table Read Protect
   342                           ;	EBTR1 = 0x1, unprogrammed default
   343                           ;	Block 2 Table Read Protect
   344                           ;	EBTR2 = 0x1, unprogrammed default
   345                           ;	Block 3 Table Read Protect
   346                           ;	EBTR3 = 0x1, unprogrammed default
   347  30000C                     	org	3145740
   348  30000C  0F                 	db	15
   349                           
   350                           ;Config register CONFIG7H @ 0x30000D
   351                           ;	unspecified, using default values
   352                           ;	Boot Block Table Read Protect
   353                           ;	EBTRB = 0x1, unprogrammed default
   354  30000D                     	org	3145741
   355  30000D  40                 	db	64
   356                           tosu	equ	0xFFF
   357                           tosh	equ	0xFFE
   358                           tosl	equ	0xFFD
   359                           stkptr	equ	0xFFC
   360                           pclatu	equ	0xFFB
   361                           pclath	equ	0xFFA
   362                           pcl	equ	0xFF9
   363                           tblptru	equ	0xFF8
   364                           tblptrh	equ	0xFF7
   365                           tblptrl	equ	0xFF6
   366                           tablat	equ	0xFF5
   367                           prodh	equ	0xFF4
   368                           prodl	equ	0xFF3
   369                           indf0	equ	0xFEF
   370                           postinc0	equ	0xFEE
   371                           postdec0	equ	0xFED
   372                           preinc0	equ	0xFEC
   373                           plusw0	equ	0xFEB
   374                           fsr0h	equ	0xFEA
   375                           fsr0l	equ	0xFE9
   376                           wreg	equ	0xFE8
   377                           indf1	equ	0xFE7
   378                           postinc1	equ	0xFE6
   379                           postdec1	equ	0xFE5
   380                           preinc1	equ	0xFE4
   381                           plusw1	equ	0xFE3
   382                           fsr1h	equ	0xFE2
   383                           fsr1l	equ	0xFE1
   384                           bsr	equ	0xFE0
   385                           indf2	equ	0xFDF
   386                           postinc2	equ	0xFDE
   387                           postdec2	equ	0xFDD
   388                           preinc2	equ	0xFDC
   389                           plusw2	equ	0xFDB
   390                           fsr2h	equ	0xFDA
   391                           fsr2l	equ	0xFD9
   392                           status	equ	0xFD8
>>>>>>> cd28643c24261472ab76b5bd65873cef17a92772

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      15
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
<<<<<<< HEAD
Symbol Table                                                                                   Fri Oct 15 13:54:02 2021

                     u17 7FDE                       u27 7FEE                      l703 7FD8  
                    l693 7FC2                      l695 7FD0                      l697 7FD2  
                    l699 7FD6                      wreg 000FE8                     _LATA 000F89  
                   _main 7FC2                     start 0000             ___param_bank 000000  
           main@contador 0002                    ?_main 0001                    _TRISA 000F92  
        __initialization 7FBC             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _ANSELA 000F5B                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FBC            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FBC                  __ramtop 0800                  __ptext0 7FC2  
   end_of_initialization 7FBC      start_initialization 7FBC                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 003E                 isa$xinst 000000  
=======
Symbol Table                                                                                   Thu Oct 14 19:18:08 2021

                     u17 7FDE                       u27 7FEE                      l703 7FD8  
                    l693 7FC6                      l695 7FD0                      l697 7FD2  
                    l699 7FD6                      wreg 000FE8                     _LATA 000F89  
                   _main 7FC6                     start 0000             ___param_bank 000000  
           main@contador 0002                    ?_main 0001                    _TRISA 000F92  
        __initialization 7FC0             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _ANSELA 000F5B                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FC0            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FC0                  __ramtop 0800                  __ptext0 7FC6  
   end_of_initialization 7FC0      start_initialization 7FC0                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 003A                 isa$xinst 000000  
>>>>>>> cd28643c24261472ab76b5bd65873cef17a92772
