{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543238726793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543238726813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 21:25:26 2018 " "Processing started: Mon Nov 26 21:25:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543238726813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238726813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off count_num_5 -c count_num_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off count_num_5 -c count_num_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238726814 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543238728436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543238728437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_num_5.v 2 2 " "Found 2 design units, including 2 entities, in source file count_num_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_num_5 " "Found entity 1: count_num_5" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543238756600 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543238756600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238756600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "count_num_5 " "Elaborating entity \"count_num_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543238756723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 count_num_5.v(29) " "Verilog HDL assignment warning at count_num_5.v(29): truncated value with size 32 to match size of target (7)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543238756727 "|count_num_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_num count_num_5.v(25) " "Verilog HDL Always Construct warning at count_num_5.v(25): inferring latch(es) for variable \"count_num\", which holds its previous value in one or more paths through the always construct" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543238756727 "|count_num_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_num_5.v(50) " "Verilog HDL assignment warning at count_num_5.v(50): truncated value with size 32 to match size of target (4)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543238756730 "|count_num_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 count_num_5.v(48) " "Verilog HDL assignment warning at count_num_5.v(48): truncated value with size 32 to match size of target (4)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543238756731 "|count_num_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[0\] count_num_5.v(31) " "Inferred latch for \"count_num\[0\]\" at count_num_5.v(31)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238756736 "|count_num_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[1\] count_num_5.v(31) " "Inferred latch for \"count_num\[1\]\" at count_num_5.v(31)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238756736 "|count_num_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[2\] count_num_5.v(31) " "Inferred latch for \"count_num\[2\]\" at count_num_5.v(31)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238756736 "|count_num_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[3\] count_num_5.v(31) " "Inferred latch for \"count_num\[3\]\" at count_num_5.v(31)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238756737 "|count_num_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[4\] count_num_5.v(31) " "Inferred latch for \"count_num\[4\]\" at count_num_5.v(31)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238756737 "|count_num_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[5\] count_num_5.v(31) " "Inferred latch for \"count_num\[5\]\" at count_num_5.v(31)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238756737 "|count_num_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_num\[6\] count_num_5.v(31) " "Inferred latch for \"count_num\[6\]\" at count_num_5.v(31)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238756737 "|count_num_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "count_num_5.v" "u1" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543238756802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 count_num_5.v(107) " "Verilog HDL assignment warning at count_num_5.v(107): truncated value with size 32 to match size of target (19)" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543238756807 "|count_num_5|debounce:u1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_seg\[0\] GND " "Pin \"digit_seg\[0\]\" is stuck at GND" {  } { { "count_num_5.v" "" { Text "D:/intelFPGA_lite/18.0/count_num/count_num_5/count_num_5.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543238758503 "|count_num_5|digit_seg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543238758503 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543238758714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543238759771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543238760016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543238760016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543238760129 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543238760129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543238760129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543238760129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543238760161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 21:26:00 2018 " "Processing ended: Mon Nov 26 21:26:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543238760161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543238760161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543238760161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543238760161 ""}
