# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_0_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_gmem_1_m_axi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel_x_local.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ca50/hdl/verilog/spmv_kernel.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
