# psychic-fortnight
this repository contains my Verilog projects and links to access them. 

#Verilog-portfolio
This repository contains my Verilog projects and links to access them. 

#Verilog FPGA Portfolio
- [4-bit Full Adder Live Demo](https://edaplayground.com/x/PGKW)
  

- [Mux 2:1 Dataflow Verilog](https://edaplayground.com/x/fgJP)


- [Mux 2:1 Behavioral Verilog](https://edaplayground.com/x/udze)


- [Mux 4:1 Dataflow Verilog](https://edaplayground.com/x/AXFY)


- [Mux 4:1 Behavioral Verilog](https://edaplayground.com/x/b3pf)


- [4 bit comparator Dataflow Verilog](https://edaplayground.com/x/J392)


- [4 bit comparator Behavioral Verilog](https://edaplayground.com/x/KeUB)


- [8bit barrel shifter Behavioral Verilog](https://edaplayground.com/x/UM_n)


- [4bit ALU Behavioral Verilog](https://edaplayground.com/x/GdRA)


- [2x4 Decoder Dataflow Verilog](https://edaplayground.com/x/MYpc)
  

- [2x4 Decoder Behavioral Verilog](https://edaplayground.com/x/uSMV)


- [4x2 Encoder Dataflow Verilog](https://edaplayground.com/x/DcN9)


- [4x2 Encoder Behavioral Verilog](https://edaplayground.com/x/T7qn)


- [D Latch Dataflow Verilog](https://edaplayground.com/x/puXs)


- [D Latch Behavioral Verilog](https://edaplayground.com/x/BBac)


- [D Latch Asynchronous Reset Behavioral Verilog](https://edaplayground.com/x/UWaQ)


- [D FlipFLop Basic Verilog](https://edaplayground.com/x/DwYz)


- [positive edgeâ€“triggered D flip-flop async active high reset](https://edaplayground.com/x/Lxg_)


- [negative edge-triggered D flip-flop async active high reset](https://edaplayground.com/x/jdPD)


- [pos edge-triggered D Flip-Flop async active low reset](https://edaplayground.com/x/V7jm)


- [pos edge-triggered D Flip-Flop Async active low reset & active high reset](https://edaplayground.com/x/gT6t)


- [sync D Flip-Flop with Active High Reset](https://edaplayground.com/x/tnSz)


- [sync D Flip-Flop with Active Low Reset](https://edaplayground.com/x/6V8_)


- [sync Dff with Reset & Set](https://edaplayground.com/x/Ud3q)


- [8bit Twin Register Set](https://edaplayground.com/x/ifHs)
  

- [5bit Left to Right Shift Register](https://edaplayground.com/x/RzEL)
  

- [5bit Universal Shift Register](https://edaplayground.com/x/PzM7)


- [8bit Basic Counter Verilog](https://edaplayground.com/x/KnXq)


- [8bit Up Counter with Load Option](https://edaplayground.com/x/TQWf)


- [8bit Up Down Counter Verilog](https://edaplayground.com/x/kjq_)


- [8bit Modulus Counter Verilog](https://edaplayground.com/x/E2WS)


- [8bit Range Up Counter 10 to 40 Verilog](https://edaplayground.com/x/cASG)
  

- [Range Up or Down Counter with Load Option Verilog](https://edaplayground.com/x/dmmR)


- [Frequency Divider by 2 Verilog](https://edaplayground.com/x/snY8)


- [Frequency Divider by 4 Verilog](https://edaplayground.com/x/9DaQ)


- [Frequency Divider by 3 Verilog](https://edaplayground.com/x/Lx6f)


- [Single CLock FIFO - Verilog](https://edaplayground.com/x/cmDi)


- [Dual Clock 8x8 FIFO - Verilog](https://edaplayground.com/x/VGPk)


- [Single Port Ram - v2 - Verilog](https://edaplayground.com/x/GQsN)

<img width="1033" height="440" alt="Screenshot 2025-11-05 at 9 18 06 AM" src="https://github.com/user-attachments/assets/afdb590a-7e9a-43a5-939c-6c330e814137" />

- [Single Port Ram - v3 - Verilog](https://edaplayground.com/x/BFcS)

- [Single Port Ram v4 - Verilog](https://edaplayground.com/x/vGXy)
