$date
	Thu Sep 17 15:25:50 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! OUT_1 $end
$var wire 1 " OUT_2 $end
$var wire 1 # OUT_3 $end
$var reg 4 $ KEY [3:0] $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module ENCRIPT $end
$var wire 4 ' KEY [3:0] $end
$var wire 1 ( clk $end
$var wire 1 ) reset $end
$var reg 1 * OUT_1 $end
$var reg 1 + OUT_2 $end
$var reg 1 , OUT_3 $end
$var reg 4 - SET [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
x,
x+
x*
1)
0(
b1 '
1&
0%
b1 $
x#
x"
x!
$end
#1
b1 -
1%
1(
#2
0%
0(
#3
1%
1(
#4
b11 -
1,
1#
0+
0"
1*
1!
0&
0)
0%
0(
#5
b111 -
1%
1(
#6
0%
0(
#7
b1110 -
0,
0#
1+
1"
0*
0!
1%
1(
#8
0%
0(
#9
b1100 -
1*
1!
1%
1(
#10
0%
0(
#11
b1001 -
1,
1#
0+
0"
0*
0!
1%
1(
#12
0%
0(
#13
b10 -
0,
0#
1*
1!
1%
1(
#14
0%
0(
#15
b100 -
0*
0!
1%
1(
#16
0%
0(
#17
b1000 -
1%
1(
#18
0%
0(
#19
b1 -
1,
1#
1%
1(
#20
0%
0(
#21
b11 -
1*
1!
1%
1(
#22
0%
0(
#23
b111 -
1%
1(
#24
0%
0(
#25
b1110 -
0,
0#
1+
1"
0*
0!
1%
1(
#26
0%
0(
