ARM GAS  /tmp/cctIVEZT.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/tim.c"
  18              		.section	.text.MX_TIM2_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM2_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM2_Init:
  26              	.LFB66:
   1:Src/tim.c     **** /* USER CODE BEGIN Header */
   2:Src/tim.c     **** /**
   3:Src/tim.c     ****   ******************************************************************************
   4:Src/tim.c     ****   * @file    tim.c
   5:Src/tim.c     ****   * @brief   This file provides code for the configuration
   6:Src/tim.c     ****   *          of the TIM instances.
   7:Src/tim.c     ****   ******************************************************************************
   8:Src/tim.c     ****   * @attention
   9:Src/tim.c     ****   *
  10:Src/tim.c     ****   * Copyright (c) 2024 STMicroelectronics.
  11:Src/tim.c     ****   * All rights reserved.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Src/tim.c     ****   * in the root directory of this software component.
  15:Src/tim.c     ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Src/tim.c     ****   *
  17:Src/tim.c     ****   ******************************************************************************
  18:Src/tim.c     ****   */
  19:Src/tim.c     **** /* USER CODE END Header */
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** 
  25:Src/tim.c     **** /* USER CODE END 0 */
  26:Src/tim.c     **** 
  27:Src/tim.c     **** TIM_HandleTypeDef htim1;
  28:Src/tim.c     **** TIM_HandleTypeDef htim2;
  29:Src/tim.c     **** TIM_HandleTypeDef htim3;
  30:Src/tim.c     **** 
  31:Src/tim.c     **** /* TIM1 init function */
  32:Src/tim.c     **** void MX_TIM1_Init(void)
ARM GAS  /tmp/cctIVEZT.s 			page 2


  33:Src/tim.c     **** {
  34:Src/tim.c     **** 
  35:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 0 */
  36:Src/tim.c     **** 
  37:Src/tim.c     ****   /* USER CODE END TIM1_Init 0 */
  38:Src/tim.c     **** 
  39:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Src/tim.c     **** 
  44:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Src/tim.c     **** 
  46:Src/tim.c     ****   /* USER CODE END TIM1_Init 1 */
  47:Src/tim.c     ****   htim1.Instance = TIM1;
  48:Src/tim.c     ****   htim1.Init.Prescaler = 3;
  49:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Src/tim.c     ****   htim1.Init.Period = 1168;
  51:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
  53:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  55:Src/tim.c     ****   {
  56:Src/tim.c     ****     Error_Handler();
  57:Src/tim.c     ****   }
  58:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  59:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  60:Src/tim.c     ****   {
  61:Src/tim.c     ****     Error_Handler();
  62:Src/tim.c     ****   }
  63:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  64:Src/tim.c     ****   {
  65:Src/tim.c     ****     Error_Handler();
  66:Src/tim.c     ****   }
  67:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  68:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  69:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  70:Src/tim.c     ****   {
  71:Src/tim.c     ****     Error_Handler();
  72:Src/tim.c     ****   }
  73:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  74:Src/tim.c     ****   sConfigOC.Pulse = 0;
  75:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  76:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  77:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  78:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  79:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  80:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  81:Src/tim.c     ****   {
  82:Src/tim.c     ****     Error_Handler();
  83:Src/tim.c     ****   }
  84:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  85:Src/tim.c     ****   {
  86:Src/tim.c     ****     Error_Handler();
  87:Src/tim.c     ****   }
  88:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  89:Src/tim.c     ****   {
ARM GAS  /tmp/cctIVEZT.s 			page 3


  90:Src/tim.c     ****     Error_Handler();
  91:Src/tim.c     ****   }
  92:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  93:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  94:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  95:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 60;
  96:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
  97:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  98:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  99:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 100:Src/tim.c     ****   {
 101:Src/tim.c     ****     Error_Handler();
 102:Src/tim.c     ****   }
 103:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 2 */
 104:Src/tim.c     **** 
 105:Src/tim.c     ****   /* USER CODE END TIM1_Init 2 */
 106:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim1);
 107:Src/tim.c     **** 
 108:Src/tim.c     **** }
 109:Src/tim.c     **** /* TIM2 init function */
 110:Src/tim.c     **** void MX_TIM2_Init(void)
 111:Src/tim.c     **** {
  27              		.loc 1 111 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 87B0     		sub	sp, sp, #28
  35              		.cfi_def_cfa_offset 32
 112:Src/tim.c     **** 
 113:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 0 */
 114:Src/tim.c     **** 
 115:Src/tim.c     ****   /* USER CODE END TIM2_Init 0 */
 116:Src/tim.c     **** 
 117:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  36              		.loc 1 117 3 view .LVU1
  37              		.loc 1 117 26 is_stmt 0 view .LVU2
  38 0004 0023     		movs	r3, #0
  39 0006 0293     		str	r3, [sp, #8]
  40 0008 0393     		str	r3, [sp, #12]
  41 000a 0493     		str	r3, [sp, #16]
  42 000c 0593     		str	r3, [sp, #20]
 118:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43              		.loc 1 118 3 is_stmt 1 view .LVU3
  44              		.loc 1 118 27 is_stmt 0 view .LVU4
  45 000e 0093     		str	r3, [sp]
  46 0010 0193     		str	r3, [sp, #4]
 119:Src/tim.c     **** 
 120:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 1 */
 121:Src/tim.c     **** 
 122:Src/tim.c     ****   /* USER CODE END TIM2_Init 1 */
 123:Src/tim.c     ****   htim2.Instance = TIM2;
  47              		.loc 1 123 3 is_stmt 1 view .LVU5
  48              		.loc 1 123 18 is_stmt 0 view .LVU6
  49 0012 1648     		ldr	r0, .L9
ARM GAS  /tmp/cctIVEZT.s 			page 4


  50 0014 4FF08042 		mov	r2, #1073741824
  51 0018 0260     		str	r2, [r0]
 124:Src/tim.c     ****   htim2.Init.Prescaler = 719;
  52              		.loc 1 124 3 is_stmt 1 view .LVU7
  53              		.loc 1 124 24 is_stmt 0 view .LVU8
  54 001a 40F2CF22 		movw	r2, #719
  55 001e 4260     		str	r2, [r0, #4]
 125:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  56              		.loc 1 125 3 is_stmt 1 view .LVU9
  57              		.loc 1 125 26 is_stmt 0 view .LVU10
  58 0020 8360     		str	r3, [r0, #8]
 126:Src/tim.c     ****   htim2.Init.Period = 65535;
  59              		.loc 1 126 3 is_stmt 1 view .LVU11
  60              		.loc 1 126 21 is_stmt 0 view .LVU12
  61 0022 4FF6FF72 		movw	r2, #65535
  62 0026 C260     		str	r2, [r0, #12]
 127:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  63              		.loc 1 127 3 is_stmt 1 view .LVU13
  64              		.loc 1 127 28 is_stmt 0 view .LVU14
  65 0028 0361     		str	r3, [r0, #16]
 128:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  66              		.loc 1 128 3 is_stmt 1 view .LVU15
  67              		.loc 1 128 32 is_stmt 0 view .LVU16
  68 002a 8361     		str	r3, [r0, #24]
 129:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  69              		.loc 1 129 3 is_stmt 1 view .LVU17
  70              		.loc 1 129 7 is_stmt 0 view .LVU18
  71 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  72              	.LVL0:
  73              		.loc 1 129 6 discriminator 1 view .LVU19
  74 0030 90B9     		cbnz	r0, .L6
  75              	.L2:
 130:Src/tim.c     ****   {
 131:Src/tim.c     ****     Error_Handler();
 132:Src/tim.c     ****   }
 133:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  76              		.loc 1 133 3 is_stmt 1 view .LVU20
  77              		.loc 1 133 34 is_stmt 0 view .LVU21
  78 0032 4FF48053 		mov	r3, #4096
  79 0036 0293     		str	r3, [sp, #8]
 134:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  80              		.loc 1 134 3 is_stmt 1 view .LVU22
  81              		.loc 1 134 7 is_stmt 0 view .LVU23
  82 0038 02A9     		add	r1, sp, #8
  83 003a 0C48     		ldr	r0, .L9
  84 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  85              	.LVL1:
  86              		.loc 1 134 6 discriminator 1 view .LVU24
  87 0040 68B9     		cbnz	r0, .L7
  88              	.L3:
 135:Src/tim.c     ****   {
 136:Src/tim.c     ****     Error_Handler();
 137:Src/tim.c     ****   }
 138:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  89              		.loc 1 138 3 is_stmt 1 view .LVU25
  90              		.loc 1 138 37 is_stmt 0 view .LVU26
  91 0042 0023     		movs	r3, #0
ARM GAS  /tmp/cctIVEZT.s 			page 5


  92 0044 0093     		str	r3, [sp]
 139:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  93              		.loc 1 139 3 is_stmt 1 view .LVU27
  94              		.loc 1 139 33 is_stmt 0 view .LVU28
  95 0046 0193     		str	r3, [sp, #4]
 140:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  96              		.loc 1 140 3 is_stmt 1 view .LVU29
  97              		.loc 1 140 7 is_stmt 0 view .LVU30
  98 0048 6946     		mov	r1, sp
  99 004a 0848     		ldr	r0, .L9
 100 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 101              	.LVL2:
 102              		.loc 1 140 6 discriminator 1 view .LVU31
 103 0050 40B9     		cbnz	r0, .L8
 104              	.L1:
 141:Src/tim.c     ****   {
 142:Src/tim.c     ****     Error_Handler();
 143:Src/tim.c     ****   }
 144:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 2 */
 145:Src/tim.c     **** 
 146:Src/tim.c     ****   /* USER CODE END TIM2_Init 2 */
 147:Src/tim.c     **** 
 148:Src/tim.c     **** }
 105              		.loc 1 148 1 view .LVU32
 106 0052 07B0     		add	sp, sp, #28
 107              		.cfi_remember_state
 108              		.cfi_def_cfa_offset 4
 109              		@ sp needed
 110 0054 5DF804FB 		ldr	pc, [sp], #4
 111              	.L6:
 112              		.cfi_restore_state
 131:Src/tim.c     ****   }
 113              		.loc 1 131 5 is_stmt 1 view .LVU33
 114 0058 FFF7FEFF 		bl	Error_Handler
 115              	.LVL3:
 116 005c E9E7     		b	.L2
 117              	.L7:
 136:Src/tim.c     ****   }
 118              		.loc 1 136 5 view .LVU34
 119 005e FFF7FEFF 		bl	Error_Handler
 120              	.LVL4:
 121 0062 EEE7     		b	.L3
 122              	.L8:
 142:Src/tim.c     ****   }
 123              		.loc 1 142 5 view .LVU35
 124 0064 FFF7FEFF 		bl	Error_Handler
 125              	.LVL5:
 126              		.loc 1 148 1 is_stmt 0 view .LVU36
 127 0068 F3E7     		b	.L1
 128              	.L10:
 129 006a 00BF     		.align	2
 130              	.L9:
 131 006c 00000000 		.word	htim2
 132              		.cfi_endproc
 133              	.LFE66:
 135              		.section	.text.MX_TIM3_Init,"ax",%progbits
 136              		.align	1
ARM GAS  /tmp/cctIVEZT.s 			page 6


 137              		.global	MX_TIM3_Init
 138              		.syntax unified
 139              		.thumb
 140              		.thumb_func
 142              	MX_TIM3_Init:
 143              	.LFB67:
 149:Src/tim.c     **** /* TIM3 init function */
 150:Src/tim.c     **** void MX_TIM3_Init(void)
 151:Src/tim.c     **** {
 144              		.loc 1 151 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ args = 0, pretend = 0, frame = 24
 147              		@ frame_needed = 0, uses_anonymous_args = 0
 148 0000 00B5     		push	{lr}
 149              		.cfi_def_cfa_offset 4
 150              		.cfi_offset 14, -4
 151 0002 87B0     		sub	sp, sp, #28
 152              		.cfi_def_cfa_offset 32
 152:Src/tim.c     **** 
 153:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 0 */
 154:Src/tim.c     **** 
 155:Src/tim.c     ****   /* USER CODE END TIM3_Init 0 */
 156:Src/tim.c     **** 
 157:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 153              		.loc 1 157 3 view .LVU38
 154              		.loc 1 157 26 is_stmt 0 view .LVU39
 155 0004 0023     		movs	r3, #0
 156 0006 0293     		str	r3, [sp, #8]
 157 0008 0393     		str	r3, [sp, #12]
 158 000a 0493     		str	r3, [sp, #16]
 159 000c 0593     		str	r3, [sp, #20]
 158:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 160              		.loc 1 158 3 is_stmt 1 view .LVU40
 161              		.loc 1 158 27 is_stmt 0 view .LVU41
 162 000e 0093     		str	r3, [sp]
 163 0010 0193     		str	r3, [sp, #4]
 159:Src/tim.c     **** 
 160:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 1 */
 161:Src/tim.c     **** 
 162:Src/tim.c     ****   /* USER CODE END TIM3_Init 1 */
 163:Src/tim.c     ****   htim3.Instance = TIM3;
 164              		.loc 1 163 3 is_stmt 1 view .LVU42
 165              		.loc 1 163 18 is_stmt 0 view .LVU43
 166 0012 1548     		ldr	r0, .L19
 167 0014 154A     		ldr	r2, .L19+4
 168 0016 0260     		str	r2, [r0]
 164:Src/tim.c     ****   htim3.Init.Prescaler = 7199;
 169              		.loc 1 164 3 is_stmt 1 view .LVU44
 170              		.loc 1 164 24 is_stmt 0 view .LVU45
 171 0018 41F61F42 		movw	r2, #7199
 172 001c 4260     		str	r2, [r0, #4]
 165:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 173              		.loc 1 165 3 is_stmt 1 view .LVU46
 174              		.loc 1 165 26 is_stmt 0 view .LVU47
 175 001e 8360     		str	r3, [r0, #8]
 166:Src/tim.c     ****   htim3.Init.Period = 199;
 176              		.loc 1 166 3 is_stmt 1 view .LVU48
ARM GAS  /tmp/cctIVEZT.s 			page 7


 177              		.loc 1 166 21 is_stmt 0 view .LVU49
 178 0020 C722     		movs	r2, #199
 179 0022 C260     		str	r2, [r0, #12]
 167:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 180              		.loc 1 167 3 is_stmt 1 view .LVU50
 181              		.loc 1 167 28 is_stmt 0 view .LVU51
 182 0024 0361     		str	r3, [r0, #16]
 168:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 183              		.loc 1 168 3 is_stmt 1 view .LVU52
 184              		.loc 1 168 32 is_stmt 0 view .LVU53
 185 0026 8361     		str	r3, [r0, #24]
 169:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 186              		.loc 1 169 3 is_stmt 1 view .LVU54
 187              		.loc 1 169 7 is_stmt 0 view .LVU55
 188 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 189              	.LVL6:
 190              		.loc 1 169 6 discriminator 1 view .LVU56
 191 002c 90B9     		cbnz	r0, .L16
 192              	.L12:
 170:Src/tim.c     ****   {
 171:Src/tim.c     ****     Error_Handler();
 172:Src/tim.c     ****   }
 173:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 193              		.loc 1 173 3 is_stmt 1 view .LVU57
 194              		.loc 1 173 34 is_stmt 0 view .LVU58
 195 002e 4FF48053 		mov	r3, #4096
 196 0032 0293     		str	r3, [sp, #8]
 174:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 197              		.loc 1 174 3 is_stmt 1 view .LVU59
 198              		.loc 1 174 7 is_stmt 0 view .LVU60
 199 0034 02A9     		add	r1, sp, #8
 200 0036 0C48     		ldr	r0, .L19
 201 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 202              	.LVL7:
 203              		.loc 1 174 6 discriminator 1 view .LVU61
 204 003c 68B9     		cbnz	r0, .L17
 205              	.L13:
 175:Src/tim.c     ****   {
 176:Src/tim.c     ****     Error_Handler();
 177:Src/tim.c     ****   }
 178:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 206              		.loc 1 178 3 is_stmt 1 view .LVU62
 207              		.loc 1 178 37 is_stmt 0 view .LVU63
 208 003e 0023     		movs	r3, #0
 209 0040 0093     		str	r3, [sp]
 179:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 210              		.loc 1 179 3 is_stmt 1 view .LVU64
 211              		.loc 1 179 33 is_stmt 0 view .LVU65
 212 0042 0193     		str	r3, [sp, #4]
 180:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 213              		.loc 1 180 3 is_stmt 1 view .LVU66
 214              		.loc 1 180 7 is_stmt 0 view .LVU67
 215 0044 6946     		mov	r1, sp
 216 0046 0848     		ldr	r0, .L19
 217 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 218              	.LVL8:
 219              		.loc 1 180 6 discriminator 1 view .LVU68
ARM GAS  /tmp/cctIVEZT.s 			page 8


 220 004c 40B9     		cbnz	r0, .L18
 221              	.L11:
 181:Src/tim.c     ****   {
 182:Src/tim.c     ****     Error_Handler();
 183:Src/tim.c     ****   }
 184:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 2 */
 185:Src/tim.c     **** 
 186:Src/tim.c     ****   /* USER CODE END TIM3_Init 2 */
 187:Src/tim.c     **** 
 188:Src/tim.c     **** }
 222              		.loc 1 188 1 view .LVU69
 223 004e 07B0     		add	sp, sp, #28
 224              		.cfi_remember_state
 225              		.cfi_def_cfa_offset 4
 226              		@ sp needed
 227 0050 5DF804FB 		ldr	pc, [sp], #4
 228              	.L16:
 229              		.cfi_restore_state
 171:Src/tim.c     ****   }
 230              		.loc 1 171 5 is_stmt 1 view .LVU70
 231 0054 FFF7FEFF 		bl	Error_Handler
 232              	.LVL9:
 233 0058 E9E7     		b	.L12
 234              	.L17:
 176:Src/tim.c     ****   }
 235              		.loc 1 176 5 view .LVU71
 236 005a FFF7FEFF 		bl	Error_Handler
 237              	.LVL10:
 238 005e EEE7     		b	.L13
 239              	.L18:
 182:Src/tim.c     ****   }
 240              		.loc 1 182 5 view .LVU72
 241 0060 FFF7FEFF 		bl	Error_Handler
 242              	.LVL11:
 243              		.loc 1 188 1 is_stmt 0 view .LVU73
 244 0064 F3E7     		b	.L11
 245              	.L20:
 246 0066 00BF     		.align	2
 247              	.L19:
 248 0068 00000000 		.word	htim3
 249 006c 00040040 		.word	1073742848
 250              		.cfi_endproc
 251              	.LFE67:
 253              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 254              		.align	1
 255              		.global	HAL_TIM_Base_MspInit
 256              		.syntax unified
 257              		.thumb
 258              		.thumb_func
 260              	HAL_TIM_Base_MspInit:
 261              	.LVL12:
 262              	.LFB68:
 189:Src/tim.c     **** 
 190:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 191:Src/tim.c     **** {
 263              		.loc 1 191 1 is_stmt 1 view -0
 264              		.cfi_startproc
ARM GAS  /tmp/cctIVEZT.s 			page 9


 265              		@ args = 0, pretend = 0, frame = 32
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267              		.loc 1 191 1 is_stmt 0 view .LVU75
 268 0000 00B5     		push	{lr}
 269              		.cfi_def_cfa_offset 4
 270              		.cfi_offset 14, -4
 271 0002 89B0     		sub	sp, sp, #36
 272              		.cfi_def_cfa_offset 40
 192:Src/tim.c     **** 
 193:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 273              		.loc 1 193 3 is_stmt 1 view .LVU76
 274              		.loc 1 193 20 is_stmt 0 view .LVU77
 275 0004 0023     		movs	r3, #0
 276 0006 0493     		str	r3, [sp, #16]
 277 0008 0593     		str	r3, [sp, #20]
 278 000a 0693     		str	r3, [sp, #24]
 279 000c 0793     		str	r3, [sp, #28]
 194:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 280              		.loc 1 194 3 is_stmt 1 view .LVU78
 281              		.loc 1 194 20 is_stmt 0 view .LVU79
 282 000e 0368     		ldr	r3, [r0]
 283              		.loc 1 194 5 view .LVU80
 284 0010 264A     		ldr	r2, .L29
 285 0012 9342     		cmp	r3, r2
 286 0014 08D0     		beq	.L26
 195:Src/tim.c     ****   {
 196:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 197:Src/tim.c     **** 
 198:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 0 */
 199:Src/tim.c     ****     /* TIM1 clock enable */
 200:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_ENABLE();
 201:Src/tim.c     **** 
 202:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 203:Src/tim.c     ****     /**TIM1 GPIO Configuration
 204:Src/tim.c     ****     PB12     ------> TIM1_BKIN
 205:Src/tim.c     ****     */
 206:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 207:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 208:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 210:Src/tim.c     **** 
 211:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 212:Src/tim.c     **** 
 213:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 1 */
 214:Src/tim.c     ****   }
 215:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM2)
 287              		.loc 1 215 8 is_stmt 1 view .LVU81
 288              		.loc 1 215 10 is_stmt 0 view .LVU82
 289 0016 B3F1804F 		cmp	r3, #1073741824
 290 001a 20D0     		beq	.L27
 216:Src/tim.c     ****   {
 217:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 218:Src/tim.c     **** 
 219:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 0 */
 220:Src/tim.c     ****     /* TIM2 clock enable */
 221:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 222:Src/tim.c     **** 
ARM GAS  /tmp/cctIVEZT.s 			page 10


 223:Src/tim.c     ****     /* TIM2 interrupt Init */
 224:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 225:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 226:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 227:Src/tim.c     **** 
 228:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 1 */
 229:Src/tim.c     ****   }
 230:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 291              		.loc 1 230 8 is_stmt 1 view .LVU83
 292              		.loc 1 230 10 is_stmt 0 view .LVU84
 293 001c 244A     		ldr	r2, .L29+4
 294 001e 9342     		cmp	r3, r2
 295 0020 31D0     		beq	.L28
 296              	.LVL13:
 297              	.L21:
 231:Src/tim.c     ****   {
 232:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 233:Src/tim.c     **** 
 234:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 0 */
 235:Src/tim.c     ****     /* TIM3 clock enable */
 236:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 237:Src/tim.c     **** 
 238:Src/tim.c     ****     /* TIM3 interrupt Init */
 239:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 240:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 241:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 242:Src/tim.c     **** 
 243:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 1 */
 244:Src/tim.c     ****   }
 245:Src/tim.c     **** }
 298              		.loc 1 245 1 view .LVU85
 299 0022 09B0     		add	sp, sp, #36
 300              		.cfi_remember_state
 301              		.cfi_def_cfa_offset 4
 302              		@ sp needed
 303 0024 5DF804FB 		ldr	pc, [sp], #4
 304              	.LVL14:
 305              	.L26:
 306              		.cfi_restore_state
 200:Src/tim.c     **** 
 307              		.loc 1 200 5 is_stmt 1 view .LVU86
 308              	.LBB2:
 200:Src/tim.c     **** 
 309              		.loc 1 200 5 view .LVU87
 200:Src/tim.c     **** 
 310              		.loc 1 200 5 view .LVU88
 311 0028 224B     		ldr	r3, .L29+8
 312 002a 9A69     		ldr	r2, [r3, #24]
 313 002c 42F40062 		orr	r2, r2, #2048
 314 0030 9A61     		str	r2, [r3, #24]
 200:Src/tim.c     **** 
 315              		.loc 1 200 5 view .LVU89
 316 0032 9A69     		ldr	r2, [r3, #24]
 317 0034 02F40062 		and	r2, r2, #2048
 318 0038 0092     		str	r2, [sp]
 200:Src/tim.c     **** 
 319              		.loc 1 200 5 view .LVU90
ARM GAS  /tmp/cctIVEZT.s 			page 11


 320 003a 009A     		ldr	r2, [sp]
 321              	.LBE2:
 200:Src/tim.c     **** 
 322              		.loc 1 200 5 view .LVU91
 202:Src/tim.c     ****     /**TIM1 GPIO Configuration
 323              		.loc 1 202 5 view .LVU92
 324              	.LBB3:
 202:Src/tim.c     ****     /**TIM1 GPIO Configuration
 325              		.loc 1 202 5 view .LVU93
 202:Src/tim.c     ****     /**TIM1 GPIO Configuration
 326              		.loc 1 202 5 view .LVU94
 327 003c 9A69     		ldr	r2, [r3, #24]
 328 003e 42F00802 		orr	r2, r2, #8
 329 0042 9A61     		str	r2, [r3, #24]
 202:Src/tim.c     ****     /**TIM1 GPIO Configuration
 330              		.loc 1 202 5 view .LVU95
 331 0044 9B69     		ldr	r3, [r3, #24]
 332 0046 03F00803 		and	r3, r3, #8
 333 004a 0193     		str	r3, [sp, #4]
 202:Src/tim.c     ****     /**TIM1 GPIO Configuration
 334              		.loc 1 202 5 view .LVU96
 335 004c 019B     		ldr	r3, [sp, #4]
 336              	.LBE3:
 202:Src/tim.c     ****     /**TIM1 GPIO Configuration
 337              		.loc 1 202 5 view .LVU97
 206:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 338              		.loc 1 206 5 view .LVU98
 206:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 339              		.loc 1 206 25 is_stmt 0 view .LVU99
 340 004e 4FF48053 		mov	r3, #4096
 341 0052 0493     		str	r3, [sp, #16]
 207:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 207 5 is_stmt 1 view .LVU100
 208:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 343              		.loc 1 208 5 view .LVU101
 209:Src/tim.c     **** 
 344              		.loc 1 209 5 view .LVU102
 345 0054 04A9     		add	r1, sp, #16
 346 0056 1848     		ldr	r0, .L29+12
 347              	.LVL15:
 209:Src/tim.c     **** 
 348              		.loc 1 209 5 is_stmt 0 view .LVU103
 349 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 350              	.LVL16:
 351 005c E1E7     		b	.L21
 352              	.LVL17:
 353              	.L27:
 221:Src/tim.c     **** 
 354              		.loc 1 221 5 is_stmt 1 view .LVU104
 355              	.LBB4:
 221:Src/tim.c     **** 
 356              		.loc 1 221 5 view .LVU105
 221:Src/tim.c     **** 
 357              		.loc 1 221 5 view .LVU106
 358 005e 03F50433 		add	r3, r3, #135168
 359 0062 DA69     		ldr	r2, [r3, #28]
 360 0064 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/cctIVEZT.s 			page 12


 361 0068 DA61     		str	r2, [r3, #28]
 221:Src/tim.c     **** 
 362              		.loc 1 221 5 view .LVU107
 363 006a DB69     		ldr	r3, [r3, #28]
 364 006c 03F00103 		and	r3, r3, #1
 365 0070 0293     		str	r3, [sp, #8]
 221:Src/tim.c     **** 
 366              		.loc 1 221 5 view .LVU108
 367 0072 029B     		ldr	r3, [sp, #8]
 368              	.LBE4:
 221:Src/tim.c     **** 
 369              		.loc 1 221 5 view .LVU109
 224:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 370              		.loc 1 224 5 view .LVU110
 371 0074 0022     		movs	r2, #0
 372 0076 1146     		mov	r1, r2
 373 0078 1C20     		movs	r0, #28
 374              	.LVL18:
 224:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 375              		.loc 1 224 5 is_stmt 0 view .LVU111
 376 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 377              	.LVL19:
 225:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 378              		.loc 1 225 5 is_stmt 1 view .LVU112
 379 007e 1C20     		movs	r0, #28
 380 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 381              	.LVL20:
 382 0084 CDE7     		b	.L21
 383              	.LVL21:
 384              	.L28:
 236:Src/tim.c     **** 
 385              		.loc 1 236 5 view .LVU113
 386              	.LBB5:
 236:Src/tim.c     **** 
 387              		.loc 1 236 5 view .LVU114
 236:Src/tim.c     **** 
 388              		.loc 1 236 5 view .LVU115
 389 0086 0B4B     		ldr	r3, .L29+8
 390 0088 DA69     		ldr	r2, [r3, #28]
 391 008a 42F00202 		orr	r2, r2, #2
 392 008e DA61     		str	r2, [r3, #28]
 236:Src/tim.c     **** 
 393              		.loc 1 236 5 view .LVU116
 394 0090 DB69     		ldr	r3, [r3, #28]
 395 0092 03F00203 		and	r3, r3, #2
 396 0096 0393     		str	r3, [sp, #12]
 236:Src/tim.c     **** 
 397              		.loc 1 236 5 view .LVU117
 398 0098 039B     		ldr	r3, [sp, #12]
 399              	.LBE5:
 236:Src/tim.c     **** 
 400              		.loc 1 236 5 view .LVU118
 239:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 401              		.loc 1 239 5 view .LVU119
 402 009a 0022     		movs	r2, #0
 403 009c 1146     		mov	r1, r2
 404 009e 1D20     		movs	r0, #29
ARM GAS  /tmp/cctIVEZT.s 			page 13


 405              	.LVL22:
 239:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 406              		.loc 1 239 5 is_stmt 0 view .LVU120
 407 00a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 408              	.LVL23:
 240:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 409              		.loc 1 240 5 is_stmt 1 view .LVU121
 410 00a4 1D20     		movs	r0, #29
 411 00a6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 412              	.LVL24:
 413              		.loc 1 245 1 is_stmt 0 view .LVU122
 414 00aa BAE7     		b	.L21
 415              	.L30:
 416              		.align	2
 417              	.L29:
 418 00ac 002C0140 		.word	1073818624
 419 00b0 00040040 		.word	1073742848
 420 00b4 00100240 		.word	1073876992
 421 00b8 000C0140 		.word	1073810432
 422              		.cfi_endproc
 423              	.LFE68:
 425              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_TIM_MspPostInit
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	HAL_TIM_MspPostInit:
 433              	.LVL25:
 434              	.LFB69:
 246:Src/tim.c     **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 247:Src/tim.c     **** {
 435              		.loc 1 247 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 24
 438              		@ frame_needed = 0, uses_anonymous_args = 0
 439              		.loc 1 247 1 is_stmt 0 view .LVU124
 440 0000 10B5     		push	{r4, lr}
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 4, -8
 443              		.cfi_offset 14, -4
 444 0002 86B0     		sub	sp, sp, #24
 445              		.cfi_def_cfa_offset 32
 248:Src/tim.c     **** 
 249:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 446              		.loc 1 249 3 is_stmt 1 view .LVU125
 447              		.loc 1 249 20 is_stmt 0 view .LVU126
 448 0004 0023     		movs	r3, #0
 449 0006 0293     		str	r3, [sp, #8]
 450 0008 0393     		str	r3, [sp, #12]
 451 000a 0493     		str	r3, [sp, #16]
 452 000c 0593     		str	r3, [sp, #20]
 250:Src/tim.c     ****   if(timHandle->Instance==TIM1)
 453              		.loc 1 250 3 is_stmt 1 view .LVU127
 454              		.loc 1 250 15 is_stmt 0 view .LVU128
 455 000e 0268     		ldr	r2, [r0]
 456              		.loc 1 250 5 view .LVU129
ARM GAS  /tmp/cctIVEZT.s 			page 14


 457 0010 164B     		ldr	r3, .L35
 458 0012 9A42     		cmp	r2, r3
 459 0014 01D0     		beq	.L34
 460              	.LVL26:
 461              	.L31:
 251:Src/tim.c     ****   {
 252:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 253:Src/tim.c     **** 
 254:Src/tim.c     ****   /* USER CODE END TIM1_MspPostInit 0 */
 255:Src/tim.c     **** 
 256:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 257:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 258:Src/tim.c     ****     /**TIM1 GPIO Configuration
 259:Src/tim.c     ****     PB13     ------> TIM1_CH1N
 260:Src/tim.c     ****     PB14     ------> TIM1_CH2N
 261:Src/tim.c     ****     PB15     ------> TIM1_CH3N
 262:Src/tim.c     ****     PA8     ------> TIM1_CH1
 263:Src/tim.c     ****     PA9     ------> TIM1_CH2
 264:Src/tim.c     ****     PA10     ------> TIM1_CH3
 265:Src/tim.c     ****     */
 266:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 267:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 268:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 269:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 270:Src/tim.c     **** 
 271:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 272:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 273:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 274:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 275:Src/tim.c     **** 
 276:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 277:Src/tim.c     **** 
 278:Src/tim.c     ****   /* USER CODE END TIM1_MspPostInit 1 */
 279:Src/tim.c     ****   }
 280:Src/tim.c     **** 
 281:Src/tim.c     **** }
 462              		.loc 1 281 1 view .LVU130
 463 0016 06B0     		add	sp, sp, #24
 464              		.cfi_remember_state
 465              		.cfi_def_cfa_offset 8
 466              		@ sp needed
 467 0018 10BD     		pop	{r4, pc}
 468              	.LVL27:
 469              	.L34:
 470              		.cfi_restore_state
 256:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 471              		.loc 1 256 5 is_stmt 1 view .LVU131
 472              	.LBB6:
 256:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 473              		.loc 1 256 5 view .LVU132
 256:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 474              		.loc 1 256 5 view .LVU133
 475 001a 03F56443 		add	r3, r3, #58368
 476 001e 9A69     		ldr	r2, [r3, #24]
 477 0020 42F00802 		orr	r2, r2, #8
 478 0024 9A61     		str	r2, [r3, #24]
 256:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/cctIVEZT.s 			page 15


 479              		.loc 1 256 5 view .LVU134
 480 0026 9A69     		ldr	r2, [r3, #24]
 481 0028 02F00802 		and	r2, r2, #8
 482 002c 0092     		str	r2, [sp]
 256:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 483              		.loc 1 256 5 view .LVU135
 484 002e 009A     		ldr	r2, [sp]
 485              	.LBE6:
 256:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 486              		.loc 1 256 5 view .LVU136
 257:Src/tim.c     ****     /**TIM1 GPIO Configuration
 487              		.loc 1 257 5 view .LVU137
 488              	.LBB7:
 257:Src/tim.c     ****     /**TIM1 GPIO Configuration
 489              		.loc 1 257 5 view .LVU138
 257:Src/tim.c     ****     /**TIM1 GPIO Configuration
 490              		.loc 1 257 5 view .LVU139
 491 0030 9A69     		ldr	r2, [r3, #24]
 492 0032 42F00402 		orr	r2, r2, #4
 493 0036 9A61     		str	r2, [r3, #24]
 257:Src/tim.c     ****     /**TIM1 GPIO Configuration
 494              		.loc 1 257 5 view .LVU140
 495 0038 9B69     		ldr	r3, [r3, #24]
 496 003a 03F00403 		and	r3, r3, #4
 497 003e 0193     		str	r3, [sp, #4]
 257:Src/tim.c     ****     /**TIM1 GPIO Configuration
 498              		.loc 1 257 5 view .LVU141
 499 0040 019B     		ldr	r3, [sp, #4]
 500              	.LBE7:
 257:Src/tim.c     ****     /**TIM1 GPIO Configuration
 501              		.loc 1 257 5 view .LVU142
 266:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 502              		.loc 1 266 5 view .LVU143
 266:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 503              		.loc 1 266 25 is_stmt 0 view .LVU144
 504 0042 4FF46043 		mov	r3, #57344
 505 0046 0293     		str	r3, [sp, #8]
 267:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 506              		.loc 1 267 5 is_stmt 1 view .LVU145
 267:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 507              		.loc 1 267 26 is_stmt 0 view .LVU146
 508 0048 0224     		movs	r4, #2
 509 004a 0394     		str	r4, [sp, #12]
 268:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 510              		.loc 1 268 5 is_stmt 1 view .LVU147
 268:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 511              		.loc 1 268 27 is_stmt 0 view .LVU148
 512 004c 0594     		str	r4, [sp, #20]
 269:Src/tim.c     **** 
 513              		.loc 1 269 5 is_stmt 1 view .LVU149
 514 004e 02A9     		add	r1, sp, #8
 515 0050 0748     		ldr	r0, .L35+4
 516              	.LVL28:
 269:Src/tim.c     **** 
 517              		.loc 1 269 5 is_stmt 0 view .LVU150
 518 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 519              	.LVL29:
ARM GAS  /tmp/cctIVEZT.s 			page 16


 271:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 520              		.loc 1 271 5 is_stmt 1 view .LVU151
 271:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 521              		.loc 1 271 25 is_stmt 0 view .LVU152
 522 0056 4FF4E063 		mov	r3, #1792
 523 005a 0293     		str	r3, [sp, #8]
 272:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 524              		.loc 1 272 5 is_stmt 1 view .LVU153
 272:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 525              		.loc 1 272 26 is_stmt 0 view .LVU154
 526 005c 0394     		str	r4, [sp, #12]
 273:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 527              		.loc 1 273 5 is_stmt 1 view .LVU155
 273:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 528              		.loc 1 273 27 is_stmt 0 view .LVU156
 529 005e 0594     		str	r4, [sp, #20]
 274:Src/tim.c     **** 
 530              		.loc 1 274 5 is_stmt 1 view .LVU157
 531 0060 02A9     		add	r1, sp, #8
 532 0062 0448     		ldr	r0, .L35+8
 533 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 534              	.LVL30:
 535              		.loc 1 281 1 is_stmt 0 view .LVU158
 536 0068 D5E7     		b	.L31
 537              	.L36:
 538 006a 00BF     		.align	2
 539              	.L35:
 540 006c 002C0140 		.word	1073818624
 541 0070 000C0140 		.word	1073810432
 542 0074 00080140 		.word	1073809408
 543              		.cfi_endproc
 544              	.LFE69:
 546              		.section	.text.MX_TIM1_Init,"ax",%progbits
 547              		.align	1
 548              		.global	MX_TIM1_Init
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 553              	MX_TIM1_Init:
 554              	.LFB65:
  33:Src/tim.c     **** 
 555              		.loc 1 33 1 is_stmt 1 view -0
 556              		.cfi_startproc
 557              		@ args = 0, pretend = 0, frame = 88
 558              		@ frame_needed = 0, uses_anonymous_args = 0
 559 0000 10B5     		push	{r4, lr}
 560              		.cfi_def_cfa_offset 8
 561              		.cfi_offset 4, -8
 562              		.cfi_offset 14, -4
 563 0002 96B0     		sub	sp, sp, #88
 564              		.cfi_def_cfa_offset 96
  39:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 565              		.loc 1 39 3 view .LVU160
  39:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 566              		.loc 1 39 26 is_stmt 0 view .LVU161
 567 0004 0024     		movs	r4, #0
 568 0006 1294     		str	r4, [sp, #72]
ARM GAS  /tmp/cctIVEZT.s 			page 17


 569 0008 1394     		str	r4, [sp, #76]
 570 000a 1494     		str	r4, [sp, #80]
 571 000c 1594     		str	r4, [sp, #84]
  40:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 572              		.loc 1 40 3 is_stmt 1 view .LVU162
  40:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 573              		.loc 1 40 27 is_stmt 0 view .LVU163
 574 000e 1094     		str	r4, [sp, #64]
 575 0010 1194     		str	r4, [sp, #68]
  41:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 576              		.loc 1 41 3 is_stmt 1 view .LVU164
  41:Src/tim.c     ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 577              		.loc 1 41 22 is_stmt 0 view .LVU165
 578 0012 0994     		str	r4, [sp, #36]
 579 0014 0A94     		str	r4, [sp, #40]
 580 0016 0B94     		str	r4, [sp, #44]
 581 0018 0C94     		str	r4, [sp, #48]
 582 001a 0D94     		str	r4, [sp, #52]
 583 001c 0E94     		str	r4, [sp, #56]
 584 001e 0F94     		str	r4, [sp, #60]
  42:Src/tim.c     **** 
 585              		.loc 1 42 3 is_stmt 1 view .LVU166
  42:Src/tim.c     **** 
 586              		.loc 1 42 34 is_stmt 0 view .LVU167
 587 0020 2022     		movs	r2, #32
 588 0022 2146     		mov	r1, r4
 589 0024 01A8     		add	r0, sp, #4
 590 0026 FFF7FEFF 		bl	memset
 591              	.LVL31:
  47:Src/tim.c     ****   htim1.Init.Prescaler = 3;
 592              		.loc 1 47 3 is_stmt 1 view .LVU168
  47:Src/tim.c     ****   htim1.Init.Prescaler = 3;
 593              		.loc 1 47 18 is_stmt 0 view .LVU169
 594 002a 3848     		ldr	r0, .L55
 595 002c 384B     		ldr	r3, .L55+4
 596 002e 0360     		str	r3, [r0]
  48:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 597              		.loc 1 48 3 is_stmt 1 view .LVU170
  48:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 598              		.loc 1 48 24 is_stmt 0 view .LVU171
 599 0030 0323     		movs	r3, #3
 600 0032 4360     		str	r3, [r0, #4]
  49:Src/tim.c     ****   htim1.Init.Period = 1168;
 601              		.loc 1 49 3 is_stmt 1 view .LVU172
  49:Src/tim.c     ****   htim1.Init.Period = 1168;
 602              		.loc 1 49 26 is_stmt 0 view .LVU173
 603 0034 8460     		str	r4, [r0, #8]
  50:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 604              		.loc 1 50 3 is_stmt 1 view .LVU174
  50:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 605              		.loc 1 50 21 is_stmt 0 view .LVU175
 606 0036 4FF49263 		mov	r3, #1168
 607 003a C360     		str	r3, [r0, #12]
  51:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
 608              		.loc 1 51 3 is_stmt 1 view .LVU176
  51:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
 609              		.loc 1 51 28 is_stmt 0 view .LVU177
ARM GAS  /tmp/cctIVEZT.s 			page 18


 610 003c 0461     		str	r4, [r0, #16]
  52:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 611              		.loc 1 52 3 is_stmt 1 view .LVU178
  52:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 612              		.loc 1 52 32 is_stmt 0 view .LVU179
 613 003e 4461     		str	r4, [r0, #20]
  53:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 614              		.loc 1 53 3 is_stmt 1 view .LVU180
  53:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 615              		.loc 1 53 32 is_stmt 0 view .LVU181
 616 0040 8461     		str	r4, [r0, #24]
  54:Src/tim.c     ****   {
 617              		.loc 1 54 3 is_stmt 1 view .LVU182
  54:Src/tim.c     ****   {
 618              		.loc 1 54 7 is_stmt 0 view .LVU183
 619 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 620              	.LVL32:
  54:Src/tim.c     ****   {
 621              		.loc 1 54 6 discriminator 1 view .LVU184
 622 0046 0028     		cmp	r0, #0
 623 0048 47D1     		bne	.L47
 624              	.L38:
  58:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 625              		.loc 1 58 3 is_stmt 1 view .LVU185
  58:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 626              		.loc 1 58 34 is_stmt 0 view .LVU186
 627 004a 4FF48053 		mov	r3, #4096
 628 004e 1293     		str	r3, [sp, #72]
  59:Src/tim.c     ****   {
 629              		.loc 1 59 3 is_stmt 1 view .LVU187
  59:Src/tim.c     ****   {
 630              		.loc 1 59 7 is_stmt 0 view .LVU188
 631 0050 12A9     		add	r1, sp, #72
 632 0052 2E48     		ldr	r0, .L55
 633 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 634              	.LVL33:
  59:Src/tim.c     ****   {
 635              		.loc 1 59 6 discriminator 1 view .LVU189
 636 0058 0028     		cmp	r0, #0
 637 005a 41D1     		bne	.L48
 638              	.L39:
  63:Src/tim.c     ****   {
 639              		.loc 1 63 3 is_stmt 1 view .LVU190
  63:Src/tim.c     ****   {
 640              		.loc 1 63 7 is_stmt 0 view .LVU191
 641 005c 2B48     		ldr	r0, .L55
 642 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 643              	.LVL34:
  63:Src/tim.c     ****   {
 644              		.loc 1 63 6 discriminator 1 view .LVU192
 645 0062 0028     		cmp	r0, #0
 646 0064 3FD1     		bne	.L49
 647              	.L40:
  67:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 648              		.loc 1 67 3 is_stmt 1 view .LVU193
  67:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 649              		.loc 1 67 37 is_stmt 0 view .LVU194
ARM GAS  /tmp/cctIVEZT.s 			page 19


 650 0066 0023     		movs	r3, #0
 651 0068 1093     		str	r3, [sp, #64]
  68:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 652              		.loc 1 68 3 is_stmt 1 view .LVU195
  68:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 653              		.loc 1 68 33 is_stmt 0 view .LVU196
 654 006a 1193     		str	r3, [sp, #68]
  69:Src/tim.c     ****   {
 655              		.loc 1 69 3 is_stmt 1 view .LVU197
  69:Src/tim.c     ****   {
 656              		.loc 1 69 7 is_stmt 0 view .LVU198
 657 006c 10A9     		add	r1, sp, #64
 658 006e 2748     		ldr	r0, .L55
 659 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 660              	.LVL35:
  69:Src/tim.c     ****   {
 661              		.loc 1 69 6 discriminator 1 view .LVU199
 662 0074 0028     		cmp	r0, #0
 663 0076 39D1     		bne	.L50
 664              	.L41:
  73:Src/tim.c     ****   sConfigOC.Pulse = 0;
 665              		.loc 1 73 3 is_stmt 1 view .LVU200
  73:Src/tim.c     ****   sConfigOC.Pulse = 0;
 666              		.loc 1 73 20 is_stmt 0 view .LVU201
 667 0078 6023     		movs	r3, #96
 668 007a 0993     		str	r3, [sp, #36]
  74:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 669              		.loc 1 74 3 is_stmt 1 view .LVU202
  74:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 670              		.loc 1 74 19 is_stmt 0 view .LVU203
 671 007c 0022     		movs	r2, #0
 672 007e 0A92     		str	r2, [sp, #40]
  75:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 673              		.loc 1 75 3 is_stmt 1 view .LVU204
  75:Src/tim.c     ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 674              		.loc 1 75 24 is_stmt 0 view .LVU205
 675 0080 0B92     		str	r2, [sp, #44]
  76:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 676              		.loc 1 76 3 is_stmt 1 view .LVU206
  76:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 677              		.loc 1 76 25 is_stmt 0 view .LVU207
 678 0082 0C92     		str	r2, [sp, #48]
  77:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 679              		.loc 1 77 3 is_stmt 1 view .LVU208
  77:Src/tim.c     ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 680              		.loc 1 77 24 is_stmt 0 view .LVU209
 681 0084 0D92     		str	r2, [sp, #52]
  78:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 682              		.loc 1 78 3 is_stmt 1 view .LVU210
  78:Src/tim.c     ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 683              		.loc 1 78 25 is_stmt 0 view .LVU211
 684 0086 0E92     		str	r2, [sp, #56]
  79:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 685              		.loc 1 79 3 is_stmt 1 view .LVU212
  79:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 686              		.loc 1 79 26 is_stmt 0 view .LVU213
 687 0088 0F92     		str	r2, [sp, #60]
ARM GAS  /tmp/cctIVEZT.s 			page 20


  80:Src/tim.c     ****   {
 688              		.loc 1 80 3 is_stmt 1 view .LVU214
  80:Src/tim.c     ****   {
 689              		.loc 1 80 7 is_stmt 0 view .LVU215
 690 008a 09A9     		add	r1, sp, #36
 691 008c 1F48     		ldr	r0, .L55
 692 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 693              	.LVL36:
  80:Src/tim.c     ****   {
 694              		.loc 1 80 6 discriminator 1 view .LVU216
 695 0092 70BB     		cbnz	r0, .L51
 696              	.L42:
  84:Src/tim.c     ****   {
 697              		.loc 1 84 3 is_stmt 1 view .LVU217
  84:Src/tim.c     ****   {
 698              		.loc 1 84 7 is_stmt 0 view .LVU218
 699 0094 0422     		movs	r2, #4
 700 0096 09A9     		add	r1, sp, #36
 701 0098 1C48     		ldr	r0, .L55
 702 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 703              	.LVL37:
  84:Src/tim.c     ****   {
 704              		.loc 1 84 6 discriminator 1 view .LVU219
 705 009e 58BB     		cbnz	r0, .L52
 706              	.L43:
  88:Src/tim.c     ****   {
 707              		.loc 1 88 3 is_stmt 1 view .LVU220
  88:Src/tim.c     ****   {
 708              		.loc 1 88 7 is_stmt 0 view .LVU221
 709 00a0 0822     		movs	r2, #8
 710 00a2 09A9     		add	r1, sp, #36
 711 00a4 1948     		ldr	r0, .L55
 712 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 713              	.LVL38:
  88:Src/tim.c     ****   {
 714              		.loc 1 88 6 discriminator 1 view .LVU222
 715 00aa 40BB     		cbnz	r0, .L53
 716              	.L44:
  92:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 717              		.loc 1 92 3 is_stmt 1 view .LVU223
  92:Src/tim.c     ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 718              		.loc 1 92 40 is_stmt 0 view .LVU224
 719 00ac 0023     		movs	r3, #0
 720 00ae 0193     		str	r3, [sp, #4]
  93:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 721              		.loc 1 93 3 is_stmt 1 view .LVU225
  93:Src/tim.c     ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 722              		.loc 1 93 41 is_stmt 0 view .LVU226
 723 00b0 0293     		str	r3, [sp, #8]
  94:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 60;
 724              		.loc 1 94 3 is_stmt 1 view .LVU227
  94:Src/tim.c     ****   sBreakDeadTimeConfig.DeadTime = 60;
 725              		.loc 1 94 34 is_stmt 0 view .LVU228
 726 00b2 0393     		str	r3, [sp, #12]
  95:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 727              		.loc 1 95 3 is_stmt 1 view .LVU229
  95:Src/tim.c     ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
ARM GAS  /tmp/cctIVEZT.s 			page 21


 728              		.loc 1 95 33 is_stmt 0 view .LVU230
 729 00b4 3C22     		movs	r2, #60
 730 00b6 0492     		str	r2, [sp, #16]
  96:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 731              		.loc 1 96 3 is_stmt 1 view .LVU231
  96:Src/tim.c     ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 732              		.loc 1 96 35 is_stmt 0 view .LVU232
 733 00b8 4FF48052 		mov	r2, #4096
 734 00bc 0592     		str	r2, [sp, #20]
  97:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 735              		.loc 1 97 3 is_stmt 1 view .LVU233
  97:Src/tim.c     ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 736              		.loc 1 97 38 is_stmt 0 view .LVU234
 737 00be 4FF40052 		mov	r2, #8192
 738 00c2 0692     		str	r2, [sp, #24]
  98:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 739              		.loc 1 98 3 is_stmt 1 view .LVU235
  98:Src/tim.c     ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 740              		.loc 1 98 40 is_stmt 0 view .LVU236
 741 00c4 0893     		str	r3, [sp, #32]
  99:Src/tim.c     ****   {
 742              		.loc 1 99 3 is_stmt 1 view .LVU237
  99:Src/tim.c     ****   {
 743              		.loc 1 99 7 is_stmt 0 view .LVU238
 744 00c6 01A9     		add	r1, sp, #4
 745 00c8 1048     		ldr	r0, .L55
 746 00ca FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 747              	.LVL39:
  99:Src/tim.c     ****   {
 748              		.loc 1 99 6 discriminator 1 view .LVU239
 749 00ce C8B9     		cbnz	r0, .L54
 750              	.L45:
 106:Src/tim.c     **** 
 751              		.loc 1 106 3 is_stmt 1 view .LVU240
 752 00d0 0E48     		ldr	r0, .L55
 753 00d2 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 754              	.LVL40:
 108:Src/tim.c     **** /* TIM2 init function */
 755              		.loc 1 108 1 is_stmt 0 view .LVU241
 756 00d6 16B0     		add	sp, sp, #88
 757              		.cfi_remember_state
 758              		.cfi_def_cfa_offset 8
 759              		@ sp needed
 760 00d8 10BD     		pop	{r4, pc}
 761              	.L47:
 762              		.cfi_restore_state
  56:Src/tim.c     ****   }
 763              		.loc 1 56 5 is_stmt 1 view .LVU242
 764 00da FFF7FEFF 		bl	Error_Handler
 765              	.LVL41:
 766 00de B4E7     		b	.L38
 767              	.L48:
  61:Src/tim.c     ****   }
 768              		.loc 1 61 5 view .LVU243
 769 00e0 FFF7FEFF 		bl	Error_Handler
 770              	.LVL42:
 771 00e4 BAE7     		b	.L39
ARM GAS  /tmp/cctIVEZT.s 			page 22


 772              	.L49:
  65:Src/tim.c     ****   }
 773              		.loc 1 65 5 view .LVU244
 774 00e6 FFF7FEFF 		bl	Error_Handler
 775              	.LVL43:
 776 00ea BCE7     		b	.L40
 777              	.L50:
  71:Src/tim.c     ****   }
 778              		.loc 1 71 5 view .LVU245
 779 00ec FFF7FEFF 		bl	Error_Handler
 780              	.LVL44:
 781 00f0 C2E7     		b	.L41
 782              	.L51:
  82:Src/tim.c     ****   }
 783              		.loc 1 82 5 view .LVU246
 784 00f2 FFF7FEFF 		bl	Error_Handler
 785              	.LVL45:
 786 00f6 CDE7     		b	.L42
 787              	.L52:
  86:Src/tim.c     ****   }
 788              		.loc 1 86 5 view .LVU247
 789 00f8 FFF7FEFF 		bl	Error_Handler
 790              	.LVL46:
 791 00fc D0E7     		b	.L43
 792              	.L53:
  90:Src/tim.c     ****   }
 793              		.loc 1 90 5 view .LVU248
 794 00fe FFF7FEFF 		bl	Error_Handler
 795              	.LVL47:
 796 0102 D3E7     		b	.L44
 797              	.L54:
 101:Src/tim.c     ****   }
 798              		.loc 1 101 5 view .LVU249
 799 0104 FFF7FEFF 		bl	Error_Handler
 800              	.LVL48:
 801 0108 E2E7     		b	.L45
 802              	.L56:
 803 010a 00BF     		.align	2
 804              	.L55:
 805 010c 00000000 		.word	htim1
 806 0110 002C0140 		.word	1073818624
 807              		.cfi_endproc
 808              	.LFE65:
 810              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 811              		.align	1
 812              		.global	HAL_TIM_Base_MspDeInit
 813              		.syntax unified
 814              		.thumb
 815              		.thumb_func
 817              	HAL_TIM_Base_MspDeInit:
 818              	.LVL49:
 819              	.LFB70:
 282:Src/tim.c     **** 
 283:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 284:Src/tim.c     **** {
 820              		.loc 1 284 1 view -0
 821              		.cfi_startproc
ARM GAS  /tmp/cctIVEZT.s 			page 23


 822              		@ args = 0, pretend = 0, frame = 0
 823              		@ frame_needed = 0, uses_anonymous_args = 0
 824              		.loc 1 284 1 is_stmt 0 view .LVU251
 825 0000 08B5     		push	{r3, lr}
 826              		.cfi_def_cfa_offset 8
 827              		.cfi_offset 3, -8
 828              		.cfi_offset 14, -4
 285:Src/tim.c     **** 
 286:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 829              		.loc 1 286 3 is_stmt 1 view .LVU252
 830              		.loc 1 286 20 is_stmt 0 view .LVU253
 831 0002 0368     		ldr	r3, [r0]
 832              		.loc 1 286 5 view .LVU254
 833 0004 164A     		ldr	r2, .L65
 834 0006 9342     		cmp	r3, r2
 835 0008 06D0     		beq	.L62
 287:Src/tim.c     ****   {
 288:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 289:Src/tim.c     **** 
 290:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 0 */
 291:Src/tim.c     ****     /* Peripheral clock disable */
 292:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_DISABLE();
 293:Src/tim.c     **** 
 294:Src/tim.c     ****     /**TIM1 GPIO Configuration
 295:Src/tim.c     ****     PB12     ------> TIM1_BKIN
 296:Src/tim.c     ****     PB13     ------> TIM1_CH1N
 297:Src/tim.c     ****     PB14     ------> TIM1_CH2N
 298:Src/tim.c     ****     PB15     ------> TIM1_CH3N
 299:Src/tim.c     ****     PA8     ------> TIM1_CH1
 300:Src/tim.c     ****     PA9     ------> TIM1_CH2
 301:Src/tim.c     ****     PA10     ------> TIM1_CH3
 302:Src/tim.c     ****     */
 303:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15);
 304:Src/tim.c     **** 
 305:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10);
 306:Src/tim.c     **** 
 307:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 308:Src/tim.c     **** 
 309:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 1 */
 310:Src/tim.c     ****   }
 311:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM2)
 836              		.loc 1 311 8 is_stmt 1 view .LVU255
 837              		.loc 1 311 10 is_stmt 0 view .LVU256
 838 000a B3F1804F 		cmp	r3, #1073741824
 839 000e 14D0     		beq	.L63
 312:Src/tim.c     ****   {
 313:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 314:Src/tim.c     **** 
 315:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
 316:Src/tim.c     ****     /* Peripheral clock disable */
 317:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 318:Src/tim.c     **** 
 319:Src/tim.c     ****     /* TIM2 interrupt Deinit */
 320:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 321:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 322:Src/tim.c     **** 
 323:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
ARM GAS  /tmp/cctIVEZT.s 			page 24


 324:Src/tim.c     ****   }
 325:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 840              		.loc 1 325 8 is_stmt 1 view .LVU257
 841              		.loc 1 325 10 is_stmt 0 view .LVU258
 842 0010 144A     		ldr	r2, .L65+4
 843 0012 9342     		cmp	r3, r2
 844 0014 1AD0     		beq	.L64
 845              	.LVL50:
 846              	.L57:
 326:Src/tim.c     ****   {
 327:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 328:Src/tim.c     **** 
 329:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 0 */
 330:Src/tim.c     ****     /* Peripheral clock disable */
 331:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
 332:Src/tim.c     **** 
 333:Src/tim.c     ****     /* TIM3 interrupt Deinit */
 334:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 335:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 336:Src/tim.c     **** 
 337:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 1 */
 338:Src/tim.c     ****   }
 339:Src/tim.c     **** }
 847              		.loc 1 339 1 view .LVU259
 848 0016 08BD     		pop	{r3, pc}
 849              	.LVL51:
 850              	.L62:
 292:Src/tim.c     **** 
 851              		.loc 1 292 5 is_stmt 1 view .LVU260
 852 0018 02F56442 		add	r2, r2, #58368
 853 001c 9369     		ldr	r3, [r2, #24]
 854 001e 23F40063 		bic	r3, r3, #2048
 855 0022 9361     		str	r3, [r2, #24]
 303:Src/tim.c     **** 
 856              		.loc 1 303 5 view .LVU261
 857 0024 4FF47041 		mov	r1, #61440
 858 0028 0F48     		ldr	r0, .L65+8
 859              	.LVL52:
 303:Src/tim.c     **** 
 860              		.loc 1 303 5 is_stmt 0 view .LVU262
 861 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 862              	.LVL53:
 305:Src/tim.c     **** 
 863              		.loc 1 305 5 is_stmt 1 view .LVU263
 864 002e 4FF4E061 		mov	r1, #1792
 865 0032 0E48     		ldr	r0, .L65+12
 866 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 867              	.LVL54:
 868 0038 EDE7     		b	.L57
 869              	.LVL55:
 870              	.L63:
 317:Src/tim.c     **** 
 871              		.loc 1 317 5 view .LVU264
 872 003a 0D4A     		ldr	r2, .L65+16
 873 003c D369     		ldr	r3, [r2, #28]
 874 003e 23F00103 		bic	r3, r3, #1
 875 0042 D361     		str	r3, [r2, #28]
ARM GAS  /tmp/cctIVEZT.s 			page 25


 320:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 876              		.loc 1 320 5 view .LVU265
 877 0044 1C20     		movs	r0, #28
 878              	.LVL56:
 320:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 879              		.loc 1 320 5 is_stmt 0 view .LVU266
 880 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 881              	.LVL57:
 882 004a E4E7     		b	.L57
 883              	.LVL58:
 884              	.L64:
 331:Src/tim.c     **** 
 885              		.loc 1 331 5 is_stmt 1 view .LVU267
 886 004c 02F50332 		add	r2, r2, #134144
 887 0050 D369     		ldr	r3, [r2, #28]
 888 0052 23F00203 		bic	r3, r3, #2
 889 0056 D361     		str	r3, [r2, #28]
 334:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 890              		.loc 1 334 5 view .LVU268
 891 0058 1D20     		movs	r0, #29
 892              	.LVL59:
 334:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 893              		.loc 1 334 5 is_stmt 0 view .LVU269
 894 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 895              	.LVL60:
 896              		.loc 1 339 1 view .LVU270
 897 005e DAE7     		b	.L57
 898              	.L66:
 899              		.align	2
 900              	.L65:
 901 0060 002C0140 		.word	1073818624
 902 0064 00040040 		.word	1073742848
 903 0068 000C0140 		.word	1073810432
 904 006c 00080140 		.word	1073809408
 905 0070 00100240 		.word	1073876992
 906              		.cfi_endproc
 907              	.LFE70:
 909              		.global	htim3
 910              		.section	.bss.htim3,"aw",%nobits
 911              		.align	2
 914              	htim3:
 915 0000 00000000 		.space	72
 915      00000000 
 915      00000000 
 915      00000000 
 915      00000000 
 916              		.global	htim2
 917              		.section	.bss.htim2,"aw",%nobits
 918              		.align	2
 921              	htim2:
 922 0000 00000000 		.space	72
 922      00000000 
 922      00000000 
 922      00000000 
 922      00000000 
 923              		.global	htim1
 924              		.section	.bss.htim1,"aw",%nobits
ARM GAS  /tmp/cctIVEZT.s 			page 26


 925              		.align	2
 928              	htim1:
 929 0000 00000000 		.space	72
 929      00000000 
 929      00000000 
 929      00000000 
 929      00000000 
 930              		.text
 931              	.Letext0:
 932              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 933              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.3.1/include/stdint.h"
 934              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 935              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 936              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 937              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 938              		.file 8 "Inc/tim.h"
 939              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 940              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 941              		.file 11 "Inc/main.h"
 942              		.file 12 "<built-in>"
ARM GAS  /tmp/cctIVEZT.s 			page 27


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/cctIVEZT.s:19     .text.MX_TIM2_Init:00000000 $t
     /tmp/cctIVEZT.s:25     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
     /tmp/cctIVEZT.s:131    .text.MX_TIM2_Init:0000006c $d
     /tmp/cctIVEZT.s:921    .bss.htim2:00000000 htim2
     /tmp/cctIVEZT.s:136    .text.MX_TIM3_Init:00000000 $t
     /tmp/cctIVEZT.s:142    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/cctIVEZT.s:248    .text.MX_TIM3_Init:00000068 $d
     /tmp/cctIVEZT.s:914    .bss.htim3:00000000 htim3
     /tmp/cctIVEZT.s:254    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cctIVEZT.s:260    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cctIVEZT.s:418    .text.HAL_TIM_Base_MspInit:000000ac $d
     /tmp/cctIVEZT.s:426    .text.HAL_TIM_MspPostInit:00000000 $t
     /tmp/cctIVEZT.s:432    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
     /tmp/cctIVEZT.s:540    .text.HAL_TIM_MspPostInit:0000006c $d
     /tmp/cctIVEZT.s:547    .text.MX_TIM1_Init:00000000 $t
     /tmp/cctIVEZT.s:553    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/cctIVEZT.s:805    .text.MX_TIM1_Init:0000010c $d
     /tmp/cctIVEZT.s:928    .bss.htim1:00000000 htim1
     /tmp/cctIVEZT.s:811    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cctIVEZT.s:817    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cctIVEZT.s:901    .text.HAL_TIM_Base_MspDeInit:00000060 $d
     /tmp/cctIVEZT.s:911    .bss.htim3:00000000 $d
     /tmp/cctIVEZT.s:918    .bss.htim2:00000000 $d
     /tmp/cctIVEZT.s:925    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
