#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 16 11:16:20 2023
# Process ID: 1036
# Current directory: E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.runs/synth_1
# Command line: vivado.exe -log uart_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl
# Log file: E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.runs/synth_1/uart_top.vds
# Journal file: E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
Command: synth_design -top uart_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11564 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 473.848 ; gain = 93.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart_top' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_top.vhd:37]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.runs/synth_1/.Xil/Vivado-1036-DESKTOP-AKM15S5/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk0' of component 'clk_wiz_0' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_top.vhd:66]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.runs/synth_1/.Xil/Vivado-1036-DESKTOP-AKM15S5/realtime/clk_wiz_0_stub.vhdl:15]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_led' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_led.vhd:28' bound to instance 'U0' of component 'uart_led' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_top.vhd:73]
INFO: [Synth 8-638] synthesizing module 'uart_led' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_led.vhd:43]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/meta_harden.vhd:27' bound to instance 'meta_harden_rst_i0' of component 'meta_harden' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_led.vhd:98]
INFO: [Synth 8-638] synthesizing module 'meta_harden' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/meta_harden.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/meta_harden.vhd:36]
INFO: [Synth 8-3491] module 'meta_harden' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/meta_harden.vhd:27' bound to instance 'meta_harden_btn_i0' of component 'meta_harden' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_led.vhd:107]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx.vhd:38' bound to instance 'uart_rx_i0' of component 'uart_rx' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_led.vhd:115]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx.vhd:58]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'meta_harden' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/meta_harden.vhd:27' bound to instance 'meta_harden_rxd_i0' of component 'meta_harden' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx.vhd:108]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'uart_baud_gen' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_baud_gen.vhd:36' bound to instance 'uart_baud_gen_rx_i0' of component 'uart_baud_gen' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx.vhd:116]
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_baud_gen.vhd:50]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (2#1) [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_baud_gen.vhd:50]
INFO: [Synth 8-3491] module 'uart_rx_ctl' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx_ctl.vhd:53' bound to instance 'uart_rx_ctl_i0' of component 'uart_rx_ctl' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx.vhd:127]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx_ctl.vhd:70]
INFO: [Synth 8-226] default block is never used [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx_ctl.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (3#1) [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx_ctl.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_rx.vhd:58]
INFO: [Synth 8-3491] module 'led_ctl' declared at 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/led_ctl.vhd:27' bound to instance 'led_ctl_i0' of component 'led_ctl' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_led.vhd:132]
INFO: [Synth 8-638] synthesizing module 'led_ctl' [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/led_ctl.vhd:39]
WARNING: [Synth 8-614] signal 'led_pipeline_reg' is read in the process but is not in the sensitivity list [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/led_ctl.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element led_o_reg was removed.  [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/led_ctl.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'led_ctl' (5#1) [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/led_ctl.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'uart_led' (6#1) [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_led.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'uart_top' (7#1) [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/imports/Lab04/uart_top.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 530.305 ; gain = 149.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 530.305 ; gain = 149.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 530.305 ; gain = 149.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk0'
Finished Parsing XDC File [e:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk0'
Parsing XDC File [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/constrs_1/imports/Lab04/uart_led_pins_ArtyZ7.xdc]
Finished Parsing XDC File [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/constrs_1/imports/Lab04/uart_led_pins_ArtyZ7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/constrs_1/imports/Lab04/uart_led_pins_ArtyZ7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/constrs_1/imports/Lab04/uart_led_timing_ArtyZ7.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_pin' already exists, overwriting the previous clock with the same name. [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/constrs_1/imports/Lab04/uart_led_timing_ArtyZ7.xdc:4]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/constrs_1/imports/Lab04/uart_led_timing_ArtyZ7.xdc:7]
Finished Parsing XDC File [E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/constrs_1/imports/Lab04/uart_led_timing_ArtyZ7.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 869.223 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 869.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 869.254 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 869.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 869.254 ; gain = 488.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 869.254 ; gain = 488.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin. (constraint file  {e:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin. (constraint file  {e:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for clk0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 869.254 ; gain = 488.895
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "baud_x16_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "over_sample_cnt_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 869.254 ; gain = 488.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module led_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "U0/uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "U0/uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 869.254 ; gain = 488.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk0/clk_out1' to pin 'clk0/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk_pin'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 869.254 ; gain = 488.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 870.016 ; gain = 489.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 879.551 ; gain = 499.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 879.551 ; gain = 499.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 879.551 ; gain = 499.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 879.551 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 879.551 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 879.551 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 879.551 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |LUT1             |     1|
|3     |LUT2             |     3|
|4     |LUT3             |     7|
|5     |LUT4             |     2|
|6     |LUT5             |    27|
|7     |LUT6             |    10|
|8     |FDRE             |    42|
|9     |FDSE             |     3|
|10    |IBUF             |     3|
|11    |OBUF             |     5|
+------+-----------------+------+

Report Instance Areas: 
+------+--------------------------+--------------+------+
|      |Instance                  |Module        |Cells |
+------+--------------------------+--------------+------+
|1     |top                       |              |   105|
|2     |  U0                      |uart_led      |    95|
|3     |    led_ctl_i0            |led_ctl       |    17|
|4     |    meta_harden_btn_i0    |meta_harden   |     2|
|5     |    meta_harden_rst_i0    |meta_harden_0 |     3|
|6     |    uart_rx_i0            |uart_rx       |    73|
|7     |      meta_harden_rxd_i0  |meta_harden_1 |     2|
|8     |      uart_baud_gen_rx_i0 |uart_baud_gen |    12|
|9     |      uart_rx_ctl_i0      |uart_rx_ctl   |    59|
+------+--------------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 879.551 ; gain = 499.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 879.551 ; gain = 160.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 879.551 ; gain = 499.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 879.551 ; gain = 510.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 879.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Facultad/Sistemas Digitales/Practicas/Practica04/Practica04.runs/synth_1/uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 11:17:17 2023...
