
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000192                       # Number of seconds simulated
sim_ticks                                   192492000                       # Number of ticks simulated
final_tick                                  192492000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 178688                       # Simulator instruction rate (inst/s)
host_op_rate                                   180426                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7895584                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741152                       # Number of bytes of host memory used
host_seconds                                    24.38                       # Real time elapsed on the host
sim_insts                                     4356362                       # Number of instructions simulated
sim_ops                                       4398724                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         31936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        117056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             155584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst            499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           1829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2431                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        165908194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        608108389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          3324813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          3324813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          3657295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          1994888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           664963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           332481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           332481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          1662407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           332481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          1329925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             808262162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    165908194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      3324813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      3324813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      3657295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       664963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       332481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       332481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1329925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       332481                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        179207448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       165908194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       608108389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         3324813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         3324813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         3657295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         1994888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          664963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          332481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          332481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         1662407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          332481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         1329925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            808262162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2431                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2431                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 155584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  155584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     192448500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2431                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    422.681319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   222.212534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.249683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          144     39.56%     39.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50     13.74%     53.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      8.52%     61.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      2.47%     64.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      1.65%     65.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      2.47%     68.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.10%     69.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      3.02%     72.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          100     27.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          364                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     21791750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                67373000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8964.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27714.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       808.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    808.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2057                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      79164.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2018520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1101375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10147800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             55494630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             63590250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              144558015                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            772.557247                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    106466250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      75722250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   680400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   371250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8353800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             60654555                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             59064000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              141329445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            755.302893                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     99971250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      83335750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 40513                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           37955                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1331                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              37775                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 34108                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.292522                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   988                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                327                       # Number of system calls
system.cpu00.numCycles                         384985                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            65765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       444525                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     40513                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            35096                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      276576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2815                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   51932                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 674                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           343752                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.389996                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.654838                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 254846     74.14%     74.14% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   7595      2.21%     76.35% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   8751      2.55%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   6433      1.87%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  11656      3.39%     84.15% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   4265      1.24%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  11429      3.32%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  13321      3.88%     92.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  25456      7.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             343752                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.105233                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.154655                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  34038                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              248219                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   17247                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               43150                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1098                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1120                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 320                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               454674                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1185                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1098                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  48518                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 12299                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14589                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   45619                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              221629                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               451461                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                94702                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2180                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               119827                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            544505                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             2247703                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         731616                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              495347                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  49158                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              165                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          165                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  213219                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              77657                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             49445                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            1035                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            422                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   447233                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               305                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  414972                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            2748                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         38394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       161869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       343752                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.207184                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.965179                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            131882     38.37%     38.37% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              8768      2.55%     40.92% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            203102     59.08%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        343752                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              238526     57.48%     57.48% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              57519     13.86%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.34% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              72366     17.44%     88.78% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             46558     11.22%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               414972                       # Type of FU issued
system.cpu00.iq.rate                         1.077891                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          1176388                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          485940                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       413314                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               414944                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads             86                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         7209                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         3243                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           40                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1098                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  5197                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 492                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            447545                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts              99                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               77657                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              49445                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              154                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 466                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          506                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          557                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1063                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              414266                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               71928                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             706                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                     118357                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  32871                       # Number of branches executed
system.cpu00.iew.exec_stores                    46429                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.076058                       # Inst execution rate
system.cpu00.iew.wb_sent                       413541                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      413342                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  327610                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  673308                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     1.073657                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.486568                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         38404                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           219                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1022                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       338256                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.209569                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.017709                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       187366     55.39%     55.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        47367     14.00%     69.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        66311     19.60%     89.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         8342      2.47%     91.47% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1102      0.33%     91.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         1406      0.42%     92.21% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         8705      2.57%     94.78% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          795      0.24%     95.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        16862      4.98%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       338256                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             379965                       # Number of instructions committed
system.cpu00.commit.committedOps               409144                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       116650                       # Number of memory references committed
system.cpu00.commit.loads                       70448                       # Number of loads committed
system.cpu00.commit.membars                       116                       # Number of memory barriers committed
system.cpu00.commit.branches                    32185                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  377577                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                349                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         235106     57.46%     57.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         57385     14.03%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         70448     17.22%     88.71% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46202     11.29%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          409144                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               16862                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     768330                       # The number of ROB reads
system.cpu00.rob.rob_writes                    900600                       # The number of ROB writes
system.cpu00.timesIdled                           410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         41233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    379965                       # Number of Instructions Simulated
system.cpu00.committedOps                      409144                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.013212                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.013212                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.986961                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.986961                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 654841                       # number of integer regfile reads
system.cpu00.int_regfile_writes                322446                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1456424                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 177511                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                123329                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2562                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         809.141510                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             77685                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3582                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           21.687605                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        67845250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   809.141510                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.790177                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.790177                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          963                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          239069                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         239069                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        68323                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         68323                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         9226                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         9226                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        77549                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          77549                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        77552                       # number of overall hits
system.cpu00.dcache.overall_hits::total         77552                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         3248                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         3248                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        36824                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        36824                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        40072                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        40072                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        40072                       # number of overall misses
system.cpu00.dcache.overall_misses::total        40072                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     46335722                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     46335722                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   1984688273                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   1984688273                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   2031023995                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   2031023995                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   2031023995                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   2031023995                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        71571                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        71571                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46050                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46050                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       117621                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       117621                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       117624                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       117624                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.045382                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.045382                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.799653                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.799653                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.340687                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.340687                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.340679                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.340679                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 14265.924261                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 14265.924261                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 53896.596595                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 53896.596595                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 50684.368013                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 50684.368013                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 50684.368013                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 50684.368013                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          741                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              21                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    35.285714                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2301                       # number of writebacks
system.cpu00.dcache.writebacks::total            2301                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         2582                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         2582                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        33871                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        33871                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        36453                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        36453                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        36453                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        36453                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          666                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          666                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2953                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2953                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3619                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3619                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3619                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3619                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     16742515                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     16742515                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    143681729                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    143681729                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    160424244                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    160424244                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    160424244                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    160424244                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.009305                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.009305                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.064126                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.064126                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.030768                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.030768                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.030768                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.030768                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 25138.911411                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 25138.911411                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 48656.189976                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 48656.189976                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 44328.334899                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 44328.334899                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 44328.334899                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 44328.334899                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             229                       # number of replacements
system.cpu00.icache.tags.tagsinuse         308.319102                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             51131                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             611                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           83.684124                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   308.319102                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.602186                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.602186                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          104475                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         104475                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        51131                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         51131                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        51131                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          51131                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        51131                       # number of overall hits
system.cpu00.icache.overall_hits::total         51131                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          801                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          801                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          801                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          801                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          801                       # number of overall misses
system.cpu00.icache.overall_misses::total          801                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     52264707                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     52264707                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     52264707                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     52264707                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     52264707                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     52264707                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        51932                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        51932                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        51932                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        51932                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        51932                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        51932                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.015424                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.015424                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.015424                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.015424                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.015424                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.015424                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 65249.322097                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 65249.322097                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 65249.322097                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 65249.322097                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 65249.322097                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 65249.322097                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          188                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          188                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          188                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          613                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          613                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          613                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          613                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          613                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          613                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     40805539                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     40805539                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     40805539                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     40805539                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     40805539                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     40805539                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.011804                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.011804                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.011804                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.011804                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.011804                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.011804                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 66566.947798                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 66566.947798                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 66566.947798                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 66566.947798                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 66566.947798                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 66566.947798                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 24561                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           24052                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             392                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              22770                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 21381                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           93.899868                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   193                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                         146793                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            38898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       301179                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     24561                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            21574                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                      104416                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   847                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   37523                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           143745                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.110411                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.064130                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  88579     61.62%     61.62% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   5381      3.74%     65.37% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3642      2.53%     67.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5511      3.83%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   4277      2.98%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   3700      2.57%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   4844      3.37%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  12997      9.04%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  14814     10.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             143745                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.167317                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.051726                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14208                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               92063                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    4843                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles               32236                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  395                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                242                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               291557                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  395                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  23994                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  9959                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1513                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   27158                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles               80726                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               290113                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                76988                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  482                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            394076                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             1428985                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         474126                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              367836                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  26236                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               56                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                  155025                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              74194                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1753                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             784                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            128                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   288335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  273525                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            1372                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         18258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        85019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       143745                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.902849                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.416956                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              6191      4.31%      4.31% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              1583      1.10%      5.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            135971     94.59%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        143745                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              151120     55.25%     55.25% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              49156     17.97%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.22% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              71909     26.29%     99.51% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1340      0.49%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               273525                       # Type of FU issued
system.cpu01.iq.rate                         1.863338                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           692165                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          306689                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       271150                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               273525                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4692                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          470                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1660                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  395                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  2202                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                  11                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            288425                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              49                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               74194                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1753                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               41                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                   3                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          293                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                374                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              273189                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               71608                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             334                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      72935                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  21709                       # Number of branches executed
system.cpu01.iew.exec_stores                     1327                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.861049                       # Inst execution rate
system.cpu01.iew.wb_sent                       271188                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      271150                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  246837                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  413380                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.847159                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.597119                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         18199                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             364                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples       141220                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.913072                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.438693                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        42502     30.10%     30.10% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        44788     31.72%     61.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2        24725     17.51%     79.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         9274      6.57%     85.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          729      0.52%     86.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         2500      1.77%     88.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          189      0.13%     88.31% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          550      0.39%     88.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        15963     11.30%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total       141220                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             269148                       # Number of instructions committed
system.cpu01.commit.committedOps               270164                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        70785                       # Number of memory references committed
system.cpu01.commit.loads                       69502                       # Number of loads committed
system.cpu01.commit.membars                        33                       # Number of memory barriers committed
system.cpu01.commit.branches                    21618                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  248679                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 83                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         150224     55.60%     55.60% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         49155     18.19%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.80% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         69502     25.73%     99.53% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         1283      0.47%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          270164                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               15963                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     413321                       # The number of ROB reads
system.cpu01.rob.rob_writes                    579318                       # The number of ROB writes
system.cpu01.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     238191                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    269148                       # Number of Instructions Simulated
system.cpu01.committedOps                      270164                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.545399                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.545399                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.833521                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.833521                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 446195                       # number of integer regfile reads
system.cpu01.int_regfile_writes                241065                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                 1028400                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 127982                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 77982                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             724                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         181.828605                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             67869                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1292                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           52.530186                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   181.828605                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.177567                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.177567                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          143724                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         143724                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        67115                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         67115                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          747                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          747                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data        67862                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          67862                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        67864                       # number of overall hits
system.cpu01.dcache.overall_hits::total         67864                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2802                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2802                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          523                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           10                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3325                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3325                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3326                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3326                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     28239213                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     28239213                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      9421748                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      9421748                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        47500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        47500                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     37660961                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     37660961                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     37660961                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     37660961                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        69917                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        69917                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         1270                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         1270                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        71187                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        71187                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        71190                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        71190                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.040076                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.040076                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.411811                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.411811                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.046708                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.046708                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.046720                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.046720                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 10078.234475                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 10078.234475                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 18014.814532                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 18014.814532                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         4750                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         4750                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         4000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 11326.604812                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 11326.604812                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 11323.199339                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 11323.199339                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         1808                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             186                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     9.720430                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          261                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          333                       # number of writebacks
system.cpu01.dcache.writebacks::total             333                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1755                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1755                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          264                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          264                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2019                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2019                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2019                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2019                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1047                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1047                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          259                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          259                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1306                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1306                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1307                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1307                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      9270021                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      9270021                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      3784001                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      3784001                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        32500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        32500                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     13054022                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     13054022                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     13065522                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     13065522                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.014975                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.014975                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.203937                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.203937                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.018346                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.018346                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.018359                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.018359                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data  8853.888252                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total  8853.888252                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 14610.042471                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 14610.042471                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         3250                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3250                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         2500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data  9995.422665                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total  9995.422665                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data  9996.573833                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total  9996.573833                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          17.888059                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             37447                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          720.134615                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    17.888059                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.034938                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.034938                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           75098                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          75098                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        37447                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         37447                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        37447                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          37447                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        37447                       # number of overall hits
system.cpu01.icache.overall_hits::total         37447                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           76                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           76                       # number of overall misses
system.cpu01.icache.overall_misses::total           76                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      4823166                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      4823166                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      4823166                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      4823166                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      4823166                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      4823166                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        37523                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        37523                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        37523                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        37523                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        37523                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        37523                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.002025                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002025                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.002025                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002025                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.002025                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002025                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 63462.710526                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 63462.710526                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 63462.710526                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 63462.710526                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 63462.710526                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 63462.710526                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           24                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           24                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3165303                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3165303                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3165303                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3165303                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3165303                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3165303                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.001386                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.001386                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.001386                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.001386                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.001386                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.001386                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 60871.211538                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 60871.211538                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 60871.211538                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 60871.211538                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 60871.211538                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 60871.211538                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 24380                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           23914                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             382                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              22882                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 21262                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           92.920199                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   176                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                         146243                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            38506                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       300263                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     24380                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            21438                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                      104755                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   827                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                   37293                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           143682                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.103945                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.081698                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  89626     62.38%     62.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   4889      3.40%     65.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   3272      2.28%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   5370      3.74%     71.80% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   4355      3.03%     74.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   3223      2.24%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   5347      3.72%     80.79% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  11661      8.12%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  15939     11.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             143682                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.166709                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.053179                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  14137                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               92013                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    4504                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles               32642                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  386                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                223                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               291363                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 103                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  386                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  24335                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  9564                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1803                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   26707                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles               80887                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               289735                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                77133                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  279                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            393628                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             1427099                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         473715                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              367505                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  26123                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                  157731                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              74165                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1729                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             744                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            110                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   288196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                85                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  272763                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            1449                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         18300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        86069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       143682                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.898380                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.426805                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              6528      4.54%      4.54% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1545      1.08%      5.62% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            135609     94.38%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        143682                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              150821     55.29%     55.29% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              49156     18.02%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.32% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              71447     26.19%     99.51% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1339      0.49%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               272763                       # Type of FU issued
system.cpu02.iq.rate                         1.865135                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           690657                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          306589                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       270820                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               272763                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         4692                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          445                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1243                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  386                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2314                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                  32                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            288284                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              16                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               74165                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1729                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          291                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                363                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              272432                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               71143                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             331                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      72470                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  21656                       # Number of branches executed
system.cpu02.iew.exec_stores                     1327                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.862872                       # Inst execution rate
system.cpu02.iew.wb_sent                       270858                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      270820                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  246763                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  413340                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.851849                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.596998                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         18233                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            71                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             355                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples       141146                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.912778                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.431315                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        41929     29.71%     29.71% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        45165     32.00%     61.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2        24964     17.69%     79.39% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         9426      6.68%     86.07% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          687      0.49%     86.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2393      1.70%     88.25% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          114      0.08%     88.33% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          531      0.38%     88.71% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        15937     11.29%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total       141146                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             268974                       # Number of instructions committed
system.cpu02.commit.committedOps               269981                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        70757                       # Number of memory references committed
system.cpu02.commit.loads                       69473                       # Number of loads committed
system.cpu02.commit.membars                        32                       # Number of memory barriers committed
system.cpu02.commit.branches                    21574                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  248539                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 82                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         150069     55.59%     55.59% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         49155     18.21%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.79% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         69473     25.73%     99.52% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         1284      0.48%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          269981                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               15937                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     413124                       # The number of ROB reads
system.cpu02.rob.rob_writes                    579034                       # The number of ROB writes
system.cpu02.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     238741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    268974                       # Number of Instructions Simulated
system.cpu02.committedOps                      269981                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.543707                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.543707                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.839226                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.839226                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 445136                       # number of integer regfile reads
system.cpu02.int_regfile_writes                240866                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                 1026042                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 127695                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 77947                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             723                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         182.851302                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             68278                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1292                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           52.846749                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   182.851302                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.178566                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.178566                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          143626                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         143626                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        67530                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         67530                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          738                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          738                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            2                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data        68268                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          68268                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        68270                       # number of overall hits
system.cpu02.dcache.overall_hits::total         68270                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2334                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2334                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          527                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          527                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           15                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            5                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2861                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2861                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2862                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2862                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     22945923                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     22945923                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      9004000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      9004000                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        64500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        64500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        41501                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        39500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        39500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     31949923                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     31949923                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     31949923                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     31949923                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        69864                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        69864                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         1265                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         1265                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        71129                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        71129                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        71132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        71132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.033408                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.033408                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.416601                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.416601                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.040223                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.040223                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.040235                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.040235                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data  9831.158098                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total  9831.158098                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 17085.388994                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 17085.388994                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         4300                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         4300                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  8300.200000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  8300.200000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 11167.397064                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 11167.397064                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 11163.495108                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 11163.495108                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         1377                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          355                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             137                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    10.051095                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          355                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          289                       # number of writebacks
system.cpu02.dcache.writebacks::total             289                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1294                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1294                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          266                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1560                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1560                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1560                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1560                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1040                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1040                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          261                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           15                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            5                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1301                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1301                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1302                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1302                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      7885542                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      7885542                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      3610000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      3610000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        42000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        36500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        36500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     11495542                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     11495542                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     11498542                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     11498542                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.014886                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.014886                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.206324                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.206324                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.018291                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.018291                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.018304                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.018304                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data  7582.251923                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total  7582.251923                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 13831.417625                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 13831.417625                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         2800                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2800                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  7399.800000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  7399.800000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data  8835.927748                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total  8835.927748                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data  8831.445469                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total  8831.445469                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          17.879287                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             37222                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          715.807692                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    17.879287                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.034920                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.034920                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           74638                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          74638                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        37222                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         37222                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        37222                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          37222                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        37222                       # number of overall hits
system.cpu02.icache.overall_hits::total         37222                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           71                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           71                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           71                       # number of overall misses
system.cpu02.icache.overall_misses::total           71                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      4146179                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      4146179                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      4146179                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      4146179                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      4146179                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      4146179                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        37293                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        37293                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        37293                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        37293                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        37293                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        37293                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.001904                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.001904                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.001904                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.001904                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.001904                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.001904                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 58396.887324                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 58396.887324                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 58396.887324                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 58396.887324                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 58396.887324                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 58396.887324                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           19                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           19                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           19                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2648793                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2648793                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2648793                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2648793                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2648793                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2648793                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.001394                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.001394                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.001394                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.001394                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 50938.326923                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 50938.326923                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 50938.326923                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 50938.326923                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 50938.326923                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 50938.326923                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 24684                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           24206                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             384                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              22808                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 21403                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           93.839881                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   185                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                         145883                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            38471                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       301509                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     24684                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            21588                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                      104865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   831                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                   37345                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           143759                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.111944                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.081537                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  89256     62.09%     62.09% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   5057      3.52%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3397      2.36%     67.97% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   5383      3.74%     71.71% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   4353      3.03%     74.74% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   3267      2.27%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   5259      3.66%     80.67% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  11986      8.34%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  15801     10.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             143759                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.169204                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.066786                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  14123                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               91985                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    4695                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles               32568                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  388                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                223                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               292443                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  388                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  24308                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  9355                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1500                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   26848                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles               81360                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               290932                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                77543                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  263                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            395811                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             1432957                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         475342                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              369562                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  26248                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               48                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                  158068                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              74334                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1727                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             770                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            136                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   289375                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                76                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  274135                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            1422                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         18353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        86141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       143759                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.906907                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.408704                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              5938      4.13%      4.13% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              1507      1.05%      5.18% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            136314     94.82%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        143759                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              151807     55.38%     55.38% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              49156     17.93%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.31% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              71821     26.20%     99.51% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1351      0.49%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               274135                       # Type of FU issued
system.cpu03.iq.rate                         1.879143                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           693449                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          307811                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       271975                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               274135                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4714                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          435                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         1460                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  388                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  2247                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                   9                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            289454                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               74334                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1727                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               37                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          292                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                366                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              273809                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               71518                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             324                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      72859                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  21926                       # Number of branches executed
system.cpu03.iew.exec_stores                     1341                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.876908                       # Inst execution rate
system.cpu03.iew.wb_sent                       272013                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      271975                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  247596                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  415047                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.864336                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.596549                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         18350                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             357                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples       141213                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.919781                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.429001                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        41417     29.33%     29.33% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        45439     32.18%     61.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2        25113     17.78%     79.29% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         9531      6.75%     86.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          680      0.48%     86.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         2476      1.75%     88.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          124      0.09%     88.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          468      0.33%     88.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        15965     11.31%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total       141213                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             270062                       # Number of instructions committed
system.cpu03.commit.committedOps               271098                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        70912                       # Number of memory references committed
system.cpu03.commit.loads                       69620                       # Number of loads committed
system.cpu03.commit.membars                        33                       # Number of memory barriers committed
system.cpu03.commit.branches                    21846                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  249389                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 85                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         151031     55.71%     55.71% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         49155     18.13%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         69620     25.68%     99.52% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         1292      0.48%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          271098                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               15965                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     414384                       # The number of ROB reads
system.cpu03.rob.rob_writes                    581454                       # The number of ROB writes
system.cpu03.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     239101                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    270062                       # Number of Instructions Simulated
system.cpu03.committedOps                      271098                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.540183                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.540183                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.851223                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.851223                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 447028                       # number of integer regfile reads
system.cpu03.int_regfile_writes                241338                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                 1030596                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 129299                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 78089                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   27                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             695                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         182.150665                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             68560                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1263                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           54.283452                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   182.150665                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.177882                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.177882                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          143941                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         143941                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        67807                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         67807                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          749                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          749                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            2                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        68556                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          68556                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        68558                       # number of overall hits
system.cpu03.dcache.overall_hits::total         68558                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2226                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2226                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          534                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2760                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2760                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2761                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2761                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     21805729                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     21805729                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      9357500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      9357500                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        16500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data         6500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total         6500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        10000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        10000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     31163229                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     31163229                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     31163229                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     31163229                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        70033                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        70033                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         1283                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         1283                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        71316                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        71316                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        71319                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        71319                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.031785                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.031785                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.416212                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.416212                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.038701                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.038701                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.038713                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.038713                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data  9795.924978                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total  9795.924978                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 17523.408240                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 17523.408240                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         4125                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  2166.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  2166.666667                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 11291.025000                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 11291.025000                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 11286.935531                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 11286.935531                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         1646                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          163                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             177                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     9.299435                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          163                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          271                       # number of writebacks
system.cpu03.dcache.writebacks::total             271                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1214                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1214                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          271                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1485                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1485                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1485                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1485                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1012                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1012                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          263                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1275                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1275                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1276                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1276                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      8231012                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      8231012                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      3709500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      3709500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total         7000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     11940512                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     11940512                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     11943012                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     11943012                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.014450                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.014450                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.204988                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.204988                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.017878                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.017878                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.017891                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.017891                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data  8133.411067                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total  8133.411067                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 14104.562738                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 14104.562738                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data  9365.107451                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total  9365.107451                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data  9359.727273                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total  9359.727273                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          18.243778                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             37269                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          703.188679                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    18.243778                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.035632                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.035632                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           74743                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          74743                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        37269                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         37269                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        37269                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          37269                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        37269                       # number of overall hits
system.cpu03.icache.overall_hits::total         37269                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           76                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           76                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           76                       # number of overall misses
system.cpu03.icache.overall_misses::total           76                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      4140667                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      4140667                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      4140667                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      4140667                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      4140667                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      4140667                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        37345                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        37345                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        37345                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        37345                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        37345                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        37345                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.002035                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.002035                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.002035                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.002035                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.002035                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.002035                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 54482.460526                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 54482.460526                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 54482.460526                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 54482.460526                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 54482.460526                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 54482.460526                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           23                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           23                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           23                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           53                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           53                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2570810                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2570810                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2570810                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2570810                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2570810                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2570810                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.001419                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.001419                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.001419                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.001419                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.001419                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.001419                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 48505.849057                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 48505.849057                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 48505.849057                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 48505.849057                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 48505.849057                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 48505.849057                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 24715                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           24209                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             389                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              22850                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 21406                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           93.680525                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   194                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                         145303                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            38217                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       301520                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     24715                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            21600                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                      105075                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   841                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                   37293                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           143720                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.113185                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.094568                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  89814     62.49%     62.49% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   4746      3.30%     65.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3091      2.15%     67.95% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   5361      3.73%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   4382      3.05%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   3038      2.11%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   5565      3.87%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  11196      7.79%     88.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  16527     11.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             143720                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.170093                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.075112                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  14182                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               91782                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    4443                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles               32922                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  391                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                240                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               292764                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  391                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  24577                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  8946                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         1743                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   26707                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles               81356                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               291155                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   6                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                77635                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  183                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            396038                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             1433933                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         475530                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              369632                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  26403                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                  159319                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              74380                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1785                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             787                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            143                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   289579                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                88                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  274001                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            1497                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         18498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        86949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       143720                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.906492                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.409942                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              5985      4.16%      4.16% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              1469      1.02%      5.19% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            136266     94.81%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        143720                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              151820     55.41%     55.41% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              49156     17.94%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.35% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              71657     26.15%     99.50% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1368      0.50%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               274001                       # Type of FU issued
system.cpu04.iq.rate                         1.885722                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           693217                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          308172                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       272014                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               274001                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4740                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          480                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         1273                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  391                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  2223                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                   5                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            289670                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               74380                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1785                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               46                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          294                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                371                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              273662                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               71347                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             337                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      72704                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  21950                       # Number of branches executed
system.cpu04.iew.exec_stores                     1357                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.883389                       # Inst execution rate
system.cpu04.iew.wb_sent                       272052                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      272014                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  247693                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  415251                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.872047                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.596490                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         18434                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             360                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples       141167                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.920909                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.425137                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        41010     29.05%     29.05% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        45704     32.38%     61.43% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2        25270     17.90%     79.33% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         9608      6.81%     86.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          688      0.49%     86.62% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         2360      1.67%     88.29% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           71      0.05%     88.34% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          525      0.37%     88.71% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        15931     11.29%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total       141167                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             270124                       # Number of instructions committed
system.cpu04.commit.committedOps               271169                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        70945                       # Number of memory references committed
system.cpu04.commit.loads                       69640                       # Number of loads committed
system.cpu04.commit.membars                        34                       # Number of memory barriers committed
system.cpu04.commit.branches                    21858                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  249449                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 86                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         151069     55.71%     55.71% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         49155     18.13%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         69640     25.68%     99.52% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         1305      0.48%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          271169                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               15931                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     414527                       # The number of ROB reads
system.cpu04.rob.rob_writes                    581828                       # The number of ROB writes
system.cpu04.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     239681                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    270124                       # Number of Instructions Simulated
system.cpu04.committedOps                      271169                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.537912                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.537912                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.859039                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.859039                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 446753                       # number of integer regfile reads
system.cpu04.int_regfile_writes                241341                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                 1030230                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 129345                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 78165                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             701                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         182.749780                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             68729                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1271                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           54.074744                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   182.749780                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.178467                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.178467                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          144002                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         144002                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        67972                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         67972                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          754                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          754                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data        68726                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          68726                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        68728                       # number of overall hits
system.cpu04.dcache.overall_hits::total         68728                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2071                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2071                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          534                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           15                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            4                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2605                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2605                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2606                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2606                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     18685454                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     18685454                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      8824750                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      8824750                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        62500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        62500                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data         6498                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total         6498                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     27510204                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     27510204                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     27510204                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     27510204                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        70043                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        70043                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         1288                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1288                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        71331                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        71331                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        71334                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        71334                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.029568                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.029568                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.414596                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.414596                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.036520                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.036520                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.036532                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.036532                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data  9022.430710                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total  9022.430710                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 16525.749064                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 16525.749064                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         3000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 10560.538964                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 10560.538964                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 10556.486569                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 10556.486569                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         1435                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           68                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             147                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     9.761905                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          257                       # number of writebacks
system.cpu04.dcache.writebacks::total             257                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1054                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1054                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          271                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1325                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1325                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1325                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1325                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1017                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1017                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          263                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1280                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1280                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1281                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1281                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      7703523                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      7703523                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      3568250                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      3568250                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        40000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        40000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data         4002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total         4002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     11271773                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     11271773                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     11274273                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     11274273                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.014520                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.014520                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.204193                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.204193                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.017945                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.017945                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.017958                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.017958                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data  7574.752212                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total  7574.752212                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 13567.490494                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 13567.490494                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         1875                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data  8806.072656                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total  8806.072656                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data  8801.149883                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total  8801.149883                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          18.222529                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             37220                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          702.264151                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    18.222529                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.035591                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.035591                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           74639                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          74639                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        37220                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         37220                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        37220                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          37220                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        37220                       # number of overall hits
system.cpu04.icache.overall_hits::total         37220                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           73                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           73                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           73                       # number of overall misses
system.cpu04.icache.overall_misses::total           73                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3796203                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3796203                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3796203                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3796203                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3796203                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3796203                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        37293                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        37293                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        37293                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        37293                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        37293                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        37293                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.001957                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.001957                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.001957                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.001957                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.001957                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.001957                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 52002.780822                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 52002.780822                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 52002.780822                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 52002.780822                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 52002.780822                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 52002.780822                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           20                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           20                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           20                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           53                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           53                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2443538                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2443538                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2443538                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2443538                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2443538                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2443538                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.001421                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.001421                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.001421                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.001421                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.001421                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.001421                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 46104.490566                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 46104.490566                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 46104.490566                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 46104.490566                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 46104.490566                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 46104.490566                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 24127                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           23640                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             380                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              22454                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 21077                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           93.867462                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   165                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                         144757                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            38053                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       299065                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     24127                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            21242                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                      104861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   819                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   37196                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           143331                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.101157                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.087837                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  89796     62.65%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   4685      3.27%     65.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   3245      2.26%     68.18% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   5144      3.59%     71.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   4458      3.11%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   3100      2.16%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   5425      3.78%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  11152      7.78%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  16326     11.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             143331                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.166672                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.065980                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  13886                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               92002                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    4672                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles               32390                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  381                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                224                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               290445                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  381                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  24238                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  9263                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1724                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   26429                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles               81296                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               288811                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                77448                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  298                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            391896                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             1422605                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         472433                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              366124                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  25769                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               57                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           57                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                  158418                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              74028                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1716                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             749                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   287245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                77                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  273332                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            1449                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         18124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        85491                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       143331                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.906998                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.408743                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              5928      4.14%      4.14% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1474      1.03%      5.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            135929     94.84%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        143331                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              150108     54.92%     54.92% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              49156     17.98%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.90% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              72738     26.61%     99.51% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              1330      0.49%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               273332                       # Type of FU issued
system.cpu05.iq.rate                         1.888213                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           691442                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          305454                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       269983                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               273332                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4665                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          453                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         2651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  381                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2385                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                  14                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            287325                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              13                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               74028                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1716                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               42                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          289                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                361                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              273005                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               72435                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             325                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      73757                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  21464                       # Number of branches executed
system.cpu05.iew.exec_stores                     1322                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.885954                       # Inst execution rate
system.cpu05.iew.wb_sent                       270020                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      269983                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  246211                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  412225                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.865077                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.597273                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         18062                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             352                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples       140829                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.911524                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.425847                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        41582     29.53%     29.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        45138     32.05%     61.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2        25222     17.91%     79.49% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         9415      6.69%     86.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          721      0.51%     86.69% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         2271      1.61%     88.30% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           71      0.05%     88.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          566      0.40%     88.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        15843     11.25%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total       140829                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             268220                       # Number of instructions committed
system.cpu05.commit.committedOps               269198                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        70626                       # Number of memory references committed
system.cpu05.commit.loads                       69363                       # Number of loads committed
system.cpu05.commit.membars                        31                       # Number of memory barriers committed
system.cpu05.commit.branches                    21389                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  247936                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 79                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         149417     55.50%     55.50% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         49155     18.26%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.76% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         69363     25.77%     99.53% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         1263      0.47%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          269198                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               15843                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     411960                       # The number of ROB reads
system.cpu05.rob.rob_writes                    577087                       # The number of ROB writes
system.cpu05.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     240227                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    268220                       # Number of Instructions Simulated
system.cpu05.committedOps                      269198                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.539695                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.539695                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.852898                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.852898                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 445682                       # number of integer regfile reads
system.cpu05.int_regfile_writes                240479                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                 1027389                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 126592                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 77805                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             693                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         181.456991                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             68361                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1263                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           54.125891                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   181.456991                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.177204                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.177204                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          143330                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         143330                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        67646                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         67646                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          713                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          713                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            2                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data        68359                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          68359                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        68361                       # number of overall hits
system.cpu05.dcache.overall_hits::total         68361                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2105                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2105                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          534                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           12                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            5                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2639                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2639                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2640                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2640                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     25061460                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     25061460                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      9657750                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      9657750                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        49500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        49500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     34719210                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     34719210                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     34719210                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     34719210                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        69751                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        69751                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         1247                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         1247                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        70998                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        70998                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        71001                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        71001                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.030179                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.030179                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.428228                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.428228                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.037170                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.037170                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.037183                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.037183                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 11905.681710                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 11905.681710                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 18085.674157                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 18085.674157                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         4125                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         2400                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 13156.199318                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 13156.199318                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 13151.215909                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 13151.215909                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2976                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             375                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     7.936000                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          263                       # number of writebacks
system.cpu05.dcache.writebacks::total             263                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1092                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          271                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1363                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1363                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1363                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1363                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1013                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1013                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          263                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           12                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            5                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1276                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1276                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1277                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1277                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     10754523                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     10754523                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      3827750                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      3827750                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        31500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        31500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     14582273                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     14582273                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     14584773                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     14584773                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.014523                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.014523                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.210906                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.210906                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.017972                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.017972                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.017986                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.017986                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 10616.508391                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 10616.508391                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 14554.182510                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 14554.182510                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         1500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 11428.113636                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 11428.113636                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 11421.122161                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 11421.122161                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          18.213549                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             37130                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          687.592593                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    18.213549                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.035573                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.035573                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           74446                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          74446                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        37130                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         37130                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        37130                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          37130                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        37130                       # number of overall hits
system.cpu05.icache.overall_hits::total         37130                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           66                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           66                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           66                       # number of overall misses
system.cpu05.icache.overall_misses::total           66                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1658967                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1658967                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1658967                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1658967                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1658967                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1658967                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        37196                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        37196                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        37196                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        37196                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        37196                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        37196                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.001774                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001774                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.001774                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001774                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.001774                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001774                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 25135.863636                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 25135.863636                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 25135.863636                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 25135.863636                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 25135.863636                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 25135.863636                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           12                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           12                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           12                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           54                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           54                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1491533                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1491533                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1491533                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1491533                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1491533                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1491533                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.001452                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.001452                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.001452                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.001452                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.001452                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.001452                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 27620.981481                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 27620.981481                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 27620.981481                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 27620.981481                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 27620.981481                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 27620.981481                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 24230                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           23727                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             388                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              22436                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 21168                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           94.348369                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   168                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                         144211                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            38342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       299781                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     24230                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            21336                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                      104088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   835                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   37377                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           142855                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.113472                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.078839                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  88569     62.00%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   5091      3.56%     65.56% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   3226      2.26%     67.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   5550      3.89%     71.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   4308      3.02%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   3272      2.29%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   5267      3.69%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  12043      8.43%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  15529     10.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             142855                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.168018                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.078767                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  13989                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               91451                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    4415                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles               32612                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  388                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                232                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               290691                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  388                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  24055                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  9370                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         1634                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   26758                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles               80650                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               289135                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                76866                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  289                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            392274                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             1424227                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         472884                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              366069                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  26194                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               55                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                  156466                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              74093                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1730                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             768                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            128                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   287466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                79                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  272381                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            1424                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         18397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        86123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       142855                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.906696                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.409039                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              5908      4.14%      4.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1513      1.06%      5.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            135434     94.81%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        142855                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              150205     55.15%     55.15% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              49156     18.05%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.19% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              71703     26.32%     99.52% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              1317      0.48%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               272381                       # Type of FU issued
system.cpu06.iq.rate                         1.888767                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           689039                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          305950                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       270063                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               272381                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         4741                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          482                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  388                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2226                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                  15                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            287548                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               74093                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1730                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   3                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          292                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                370                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              272051                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               71406                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             328                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      72709                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  21471                       # Number of branches executed
system.cpu06.iew.exec_stores                     1303                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.886479                       # Inst execution rate
system.cpu06.iew.wb_sent                       270100                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      270063                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  246192                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  412131                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.872693                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.597363                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts         18335                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             359                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples       140314                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.918184                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.431936                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        41281     29.42%     29.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        45073     32.12%     61.54% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2        25052     17.85%     79.40% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         9409      6.71%     86.10% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          633      0.45%     86.55% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         2361      1.68%     88.24% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           95      0.07%     88.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          443      0.32%     88.62% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        15967     11.38%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total       140314                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             268190                       # Number of instructions committed
system.cpu06.commit.committedOps               269148                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        70600                       # Number of memory references committed
system.cpu06.commit.loads                       69352                       # Number of loads committed
system.cpu06.commit.membars                        31                       # Number of memory barriers committed
system.cpu06.commit.branches                    21384                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  247887                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 77                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         149393     55.51%     55.51% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         49155     18.26%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         69352     25.77%     99.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         1248      0.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          269148                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               15967                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     411557                       # The number of ROB reads
system.cpu06.rob.rob_writes                    577573                       # The number of ROB writes
system.cpu06.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1356                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     240773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    268190                       # Number of Instructions Simulated
system.cpu06.committedOps                      269148                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.537720                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.537720                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.859706                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.859706                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 444612                       # number of integer regfile reads
system.cpu06.int_regfile_writes                240558                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                 1024542                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 126638                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 77793                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             698                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         182.250403                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             68270                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1268                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           53.840694                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   182.250403                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.177979                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.177979                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          143315                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         143315                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        67568                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         67568                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          700                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          700                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data        68268                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          68268                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        68270                       # number of overall hits
system.cpu06.dcache.overall_hits::total         68270                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2192                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2192                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          534                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           11                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2726                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2726                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2727                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2727                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     20646719                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     20646719                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      9012500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      9012500                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        46000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        46000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     29659219                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     29659219                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     29659219                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     29659219                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        69760                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        69760                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         1234                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         1234                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        70994                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        70994                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        70997                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        70997                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.031422                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.031422                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.432739                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.432739                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.038398                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.038398                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.038410                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.038410                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data  9419.123631                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total  9419.123631                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 16877.340824                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 16877.340824                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  4181.818182                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  4181.818182                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         4000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 10880.124358                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 10880.124358                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 10876.134580                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 10876.134580                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         1768                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             184                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     9.608696                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          271                       # number of writebacks
system.cpu06.dcache.writebacks::total             271                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1175                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1175                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          271                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1446                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1446                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1446                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1446                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1017                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1017                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          263                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           11                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1280                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1280                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1281                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1281                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      8367018                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      8367018                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      3621750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      3621750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        29500                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     11988768                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     11988768                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     11991268                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     11991268                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.014579                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.014579                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.213128                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.213128                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.018030                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.018030                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.018043                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.018043                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data  8227.156342                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total  8227.156342                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 13770.912548                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 13770.912548                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  2681.818182                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2681.818182                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data  9366.225000                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total  9366.225000                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data  9360.864949                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total  9360.864949                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          18.498270                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             37311                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          690.944444                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    18.498270                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.036129                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.036129                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           74808                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          74808                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        37311                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         37311                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        37311                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          37311                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        37311                       # number of overall hits
system.cpu06.icache.overall_hits::total         37311                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           66                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           66                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           66                       # number of overall misses
system.cpu06.icache.overall_misses::total           66                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      1925459                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      1925459                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      1925459                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      1925459                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      1925459                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      1925459                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        37377                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        37377                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        37377                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        37377                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        37377                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        37377                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.001766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.001766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.001766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001766                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 29173.621212                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 29173.621212                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 29173.621212                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 29173.621212                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 29173.621212                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 29173.621212                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           12                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           12                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           12                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           54                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           54                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1498541                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1498541                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1498541                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1498541                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1498541                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1498541                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.001445                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.001445                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.001445                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.001445                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 27750.759259                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 27750.759259                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 27750.759259                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 27750.759259                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 27750.759259                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 27750.759259                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 23631                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           23150                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             380                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              21932                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 20834                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           94.993617                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   152                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                         143493                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            38168                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       297253                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     23631                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            20986                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                      103448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   813                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                   37282                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples           142030                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.107379                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.071603                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  87991     61.95%     61.95% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   5119      3.60%     65.56% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3385      2.38%     67.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   5421      3.82%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   4335      3.05%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   3354      2.36%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   5088      3.58%     80.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  12175      8.57%     89.32% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  15162     10.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total             142030                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.164684                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.071551                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  13811                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               91154                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    4589                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles               32098                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  378                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                223                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               288135                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  378                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  23706                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9668                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         1463                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   26581                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles               80234                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               286560                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                76503                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  300                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            387755                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             1411758                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         469361                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              362262                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  25490                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               50                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                  155074                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              73704                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1700                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             724                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            102                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   284944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                72                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  271326                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            1411                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         17994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        84243                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples       142030                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.910343                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.401385                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              5645      3.97%      3.97% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1444      1.02%      4.99% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            134941     95.01%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total        142030                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              148391     54.69%     54.69% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              49156     18.12%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.81% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              72516     26.73%     99.53% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              1263      0.47%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               271326                       # Type of FU issued
system.cpu07.iq.rate                         1.890866                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           686091                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          303017                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       267920                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               271326                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4642                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          495                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         2685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  378                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2172                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 128                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            285019                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               73704                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1700                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 118                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          284                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                363                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              271000                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               72217                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             324                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      73468                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  20956                       # Number of branches executed
system.cpu07.iew.exec_stores                     1251                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.888594                       # Inst execution rate
system.cpu07.iew.wb_sent                       267960                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      267920                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  244655                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  409055                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.867129                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.598098                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         17929                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             352                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples       139546                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.913505                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.433608                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        41409     29.67%     29.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        44528     31.91%     61.58% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2        25041     17.94%     79.53% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         9250      6.63%     86.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          675      0.48%     86.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2174      1.56%     88.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           94      0.07%     88.27% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          472      0.34%     88.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        15903     11.40%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total       139546                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             266122                       # Number of instructions committed
system.cpu07.commit.committedOps               267022                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        70267                       # Number of memory references committed
system.cpu07.commit.loads                       69062                       # Number of loads committed
system.cpu07.commit.membars                        29                       # Number of memory barriers committed
system.cpu07.commit.branches                    20875                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  246260                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 71                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         147600     55.28%     55.28% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         49155     18.41%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.68% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         69062     25.86%     99.55% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         1205      0.45%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          267022                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               15903                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     408347                       # The number of ROB reads
system.cpu07.rob.rob_writes                    572456                       # The number of ROB writes
system.cpu07.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     241491                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    266122                       # Number of Instructions Simulated
system.cpu07.committedOps                      267022                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.539200                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.539200                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.854599                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.854599                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 443019                       # number of integer regfile reads
system.cpu07.int_regfile_writes                239700                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                 1020522                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 123661                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 77412                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             692                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         181.073147                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             67945                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1258                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           54.010334                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   181.073147                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.176829                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.176829                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          566                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.552734                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          142708                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         142708                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        67279                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         67279                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          664                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          664                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data        67943                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          67943                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        67945                       # number of overall hits
system.cpu07.dcache.overall_hits::total         67945                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2228                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2228                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          534                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            5                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2762                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2762                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2763                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2763                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     25802971                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     25802971                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      9955750                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      9955750                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        21500                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        21500                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     35758721                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     35758721                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     35758721                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     35758721                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        69507                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        69507                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         1198                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         1198                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        70705                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        70705                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        70708                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        70708                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.032054                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.032054                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.445743                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.445743                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.039064                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.039064                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.039076                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.039076                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 11581.225763                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 11581.225763                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 18643.726592                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 18643.726592                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         4300                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         4300                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         4000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 12946.676684                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 12946.676684                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 12941.990952                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 12941.990952                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2805                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             370                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     7.581081                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          194                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          277                       # number of writebacks
system.cpu07.dcache.writebacks::total             277                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1220                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1220                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          271                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1491                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1491                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1491                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1491                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1008                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1008                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          263                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            5                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1271                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1271                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1272                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1272                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     10645014                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     10645014                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      3911250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      3911250                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     14556264                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     14556264                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     14558764                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     14558764                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.014502                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.014502                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.219533                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.219533                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.017976                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.017976                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.017989                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.017989                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 10560.529762                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 10560.529762                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 14871.673004                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 14871.673004                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         2800                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2800                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         2500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 11452.607396                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 11452.607396                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 11445.569182                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 11445.569182                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          18.407479                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             37219                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          702.245283                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    18.407479                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.035952                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.035952                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           74617                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          74617                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        37219                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         37219                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        37219                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          37219                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        37219                       # number of overall hits
system.cpu07.icache.overall_hits::total         37219                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           63                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           63                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           63                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           63                       # number of overall misses
system.cpu07.icache.overall_misses::total           63                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1761455                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1761455                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1761455                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1761455                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1761455                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1761455                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        37282                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        37282                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        37282                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        37282                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        37282                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        37282                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.001690                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.001690                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.001690                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.001690                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.001690                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.001690                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 27959.603175                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 27959.603175                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 27959.603175                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 27959.603175                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 27959.603175                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 27959.603175                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           10                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           10                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           53                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           53                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1600545                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1600545                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1600545                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1600545                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1600545                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1600545                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.001422                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.001422                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.001422                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.001422                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.001422                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.001422                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 30198.962264                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 30198.962264                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 30198.962264                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 30198.962264                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 30198.962264                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 30198.962264                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 23430                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           22960                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             378                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              21692                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 20728                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.555965                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   156                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                         142949                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            38185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       296548                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     23430                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            20884                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                      102899                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   809                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   37295                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           141496                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.110081                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.077244                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  87867     62.10%     62.10% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   4944      3.49%     65.59% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   3159      2.23%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   5561      3.93%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   4265      3.01%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   3182      2.25%     77.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   5337      3.77%     80.79% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  11817      8.35%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  15364     10.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             141496                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.163905                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.074502                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  13758                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               90739                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    4386                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles               32237                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  376                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                220                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               287566                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  376                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  23755                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  9415                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         1480                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   26414                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles               80056                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               286023                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                76302                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  415                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            386681                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             1409141                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         468695                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              361073                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  25608                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           50                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                  155455                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              73663                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1688                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             727                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            117                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   284420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  270266                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            1392                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         18097                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        84879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       141496                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.910061                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.401800                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              5631      3.98%      3.98% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              1464      1.03%      5.01% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            134401     94.99%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        141496                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              147800     54.69%     54.69% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              49156     18.19%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.87% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              72029     26.65%     99.53% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              1281      0.47%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               270266                       # Type of FU issued
system.cpu08.iq.rate                         1.890646                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           683420                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          302593                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       267268                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               270266                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         4687                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          476                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         2300                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  376                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2215                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                  25                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            284492                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               73663                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1688                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    2                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                  19                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          284                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                359                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              269944                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               71729                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             322                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      73001                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  20789                       # Number of branches executed
system.cpu08.iew.exec_stores                     1272                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.888394                       # Inst execution rate
system.cpu08.iew.wb_sent                       267306                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      267268                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  244144                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  407979                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.869674                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.598423                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts         18099                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             350                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples       138990                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.916627                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.438774                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        41341     29.74%     29.74% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        44251     31.84%     61.58% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2        24880     17.90%     79.48% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         9188      6.61%     86.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          659      0.47%     86.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2138      1.54%     88.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          127      0.09%     88.20% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          519      0.37%     88.57% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        15887     11.43%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total       138990                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             265484                       # Number of instructions committed
system.cpu08.commit.committedOps               266392                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        70188                       # Number of memory references committed
system.cpu08.commit.loads                       68976                       # Number of loads committed
system.cpu08.commit.membars                        28                       # Number of memory barriers committed
system.cpu08.commit.branches                    20715                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  245792                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 72                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         147049     55.20%     55.20% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         49155     18.45%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         68976     25.89%     99.55% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         1212      0.45%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          266392                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               15887                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     407346                       # The number of ROB reads
system.cpu08.rob.rob_writes                    571489                       # The number of ROB writes
system.cpu08.timesIdled                            19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     242035                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    265484                       # Number of Instructions Simulated
system.cpu08.committedOps                      266392                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.538447                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.538447                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.857194                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.857194                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 441652                       # number of integer regfile reads
system.cpu08.int_regfile_writes                239448                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                 1017093                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 122653                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 77350                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             695                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         181.070742                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             67691                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1264                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           53.553006                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   181.070742                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.176827                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.176827                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          142522                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         142522                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        67017                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         67017                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          672                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          672                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data        67689                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          67689                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        67691                       # number of overall hits
system.cpu08.dcache.overall_hits::total         67691                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2390                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2390                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          534                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            3                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2924                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2924                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2925                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2925                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     25797450                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     25797450                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      9822500                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      9822500                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        12500                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        12500                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     35619950                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     35619950                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     35619950                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     35619950                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        69407                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        69407                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         1206                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         1206                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        70613                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        70613                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        70616                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        70616                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.034435                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.034435                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.442786                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.442786                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.041409                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.041409                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.041421                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.041421                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 10793.912134                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 10793.912134                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 18394.194757                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 18394.194757                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         4000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 12181.925445                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 12181.925445                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 12177.760684                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 12177.760684                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2347                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             302                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     7.771523                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          294                       # number of writebacks
system.cpu08.dcache.writebacks::total             294                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1378                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1378                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          271                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1649                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1649                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1649                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1649                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1012                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1012                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          263                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            3                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1275                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1275                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1276                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1276                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      9753524                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      9753524                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      3863500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      3863500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     13617024                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     13617024                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     13619524                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     13619524                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.014581                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.014581                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.218076                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.218076                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.018056                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.018056                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.018070                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.018070                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data  9637.869565                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total  9637.869565                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 14690.114068                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 14690.114068                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         2500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 10680.018824                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 10680.018824                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 10673.608150                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 10673.608150                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          18.367568                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             37231                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          689.462963                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    18.367568                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.035874                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.035874                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           74644                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          74644                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        37231                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         37231                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        37231                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          37231                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        37231                       # number of overall hits
system.cpu08.icache.overall_hits::total         37231                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           64                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           64                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           64                       # number of overall misses
system.cpu08.icache.overall_misses::total           64                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1777959                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1777959                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1777959                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1777959                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1777959                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1777959                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        37295                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        37295                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        37295                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        37295                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        37295                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        37295                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001716                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001716                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001716                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001716                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001716                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001716                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 27780.609375                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 27780.609375                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 27780.609375                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 27780.609375                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 27780.609375                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 27780.609375                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           10                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           10                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           10                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           54                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           54                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1615541                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1615541                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1615541                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1615541                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1615541                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1615541                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.001448                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.001448                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.001448                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.001448                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.001448                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 29917.425926                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 29917.425926                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 29917.425926                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 29917.425926                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 29917.425926                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 29917.425926                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 23405                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           22946                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             379                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              21822                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 20730                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           94.995876                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   153                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                         142405                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            38256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       296404                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     23405                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            20883                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                      102355                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   811                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                   37284                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           141024                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.115732                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.074663                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  87145     61.79%     61.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   5134      3.64%     65.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3361      2.38%     67.82% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   5378      3.81%     71.63% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   4317      3.06%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   3338      2.37%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   5138      3.64%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  12111      8.59%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  15102     10.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             141024                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.164355                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      2.081416                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  13809                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               90230                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    4602                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles               32006                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  377                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                212                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               287410                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  377                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  23761                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  9345                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1363                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   26442                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles               79736                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               285856                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                75956                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  241                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            386509                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             1408293                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         468493                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              360822                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  25684                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                  154943                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              73651                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1635                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             709                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             91                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   284232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                65                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  269206                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            1371                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         18055                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        84987                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       141024                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.908937                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.404205                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              5684      4.03%      4.03% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1474      1.05%      5.08% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            133866     94.92%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        141024                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              147663     54.85%     54.85% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              49156     18.26%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.11% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              71144     26.43%     99.54% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              1243      0.46%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               269206                       # Type of FU issued
system.cpu09.iq.rate                         1.890425                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           680805                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          302359                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       267048                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               269206                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         4695                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          434                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         1457                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  377                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2169                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                  14                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            284300                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               73651                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1635                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               32                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   9                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          285                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                359                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              268878                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               70848                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             326                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      72078                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  20754                       # Number of branches executed
system.cpu09.iew.exec_stores                     1230                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.888122                       # Inst execution rate
system.cpu09.iew.wb_sent                       267081                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      267048                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  244029                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  407805                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.875271                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.598396                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts         17990                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             351                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples       138529                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.921922                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.441534                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        40905     29.53%     29.53% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        44284     31.97%     61.50% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2        24891     17.97%     79.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         9169      6.62%     86.08% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          684      0.49%     86.58% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2065      1.49%     88.07% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           76      0.05%     88.12% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          488      0.35%     88.47% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        15967     11.53%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total       138529                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             265351                       # Number of instructions committed
system.cpu09.commit.committedOps               266242                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        70157                       # Number of memory references committed
system.cpu09.commit.loads                       68956                       # Number of loads committed
system.cpu09.commit.membars                        28                       # Number of memory barriers committed
system.cpu09.commit.branches                    20683                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  245671                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 70                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         146930     55.19%     55.19% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         49155     18.46%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         68956     25.90%     99.55% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         1201      0.45%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          266242                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               15967                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     406547                       # The number of ROB reads
system.cpu09.rob.rob_writes                    571029                       # The number of ROB writes
system.cpu09.timesIdled                            20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     242579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    265351                       # Number of Instructions Simulated
system.cpu09.committedOps                      266242                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.536667                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.536667                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.863355                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.863355                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 440383                       # number of integer regfile reads
system.cpu09.int_regfile_writes                239327                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                 1013793                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 122508                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 77284                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   23                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             687                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         182.279679                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             67849                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1255                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           54.062948                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   182.279679                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.178007                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.178007                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          142421                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         142421                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        67187                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         67187                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          659                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          659                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data        67846                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          67846                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        67848                       # number of overall hits
system.cpu09.dcache.overall_hits::total         67848                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2183                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2183                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          534                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            6                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2717                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2717                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2718                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2718                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     20864482                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     20864482                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      8956000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      8956000                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        25500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        25500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     29820482                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     29820482                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     29820482                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     29820482                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        69370                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        69370                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         1193                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         1193                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        70563                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        70563                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        70566                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        70566                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.031469                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.031469                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.447611                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.447611                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.038505                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.038505                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.038517                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.038517                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data  9557.710490                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total  9557.710490                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 16771.535581                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 16771.535581                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         4250                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         4250                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 10975.517851                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 10975.517851                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 10971.479765                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 10971.479765                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         1558                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             165                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     9.442424                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          271                       # number of writebacks
system.cpu09.dcache.writebacks::total             271                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1181                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1181                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          271                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1452                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1452                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1452                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1452                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1002                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1002                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          263                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1265                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1265                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1266                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1266                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      7944009                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      7944009                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      3578000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      3578000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        16500                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     11522009                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     11522009                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     11524509                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     11524509                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.014444                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.014444                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.220453                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.220453                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.017927                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.017927                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.017941                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.017941                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data  7928.152695                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total  7928.152695                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 13604.562738                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 13604.562738                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         2750                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2750                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data  9108.307510                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total  9108.307510                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data  9103.087678                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total  9103.087678                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          18.328427                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             37215                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          676.636364                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    18.328427                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.035798                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.035798                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           74623                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          74623                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        37215                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         37215                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        37215                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          37215                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        37215                       # number of overall hits
system.cpu09.icache.overall_hits::total         37215                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           69                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           69                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           69                       # number of overall misses
system.cpu09.icache.overall_misses::total           69                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      2082951                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      2082951                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      2082951                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      2082951                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      2082951                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      2082951                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        37284                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        37284                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        37284                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        37284                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        37284                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        37284                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.001851                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.001851                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.001851                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.001851                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.001851                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.001851                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 30187.695652                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 30187.695652                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 30187.695652                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 30187.695652                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 30187.695652                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 30187.695652                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           14                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           14                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           14                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           55                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           55                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1514043                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1514043                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1514043                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1514043                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1514043                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1514043                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.001475                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.001475                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.001475                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.001475                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.001475                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.001475                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 27528.054545                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 27528.054545                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 27528.054545                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 27528.054545                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 27528.054545                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 27528.054545                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 22687                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           22249                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             376                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              21179                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 20356                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.114075                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   139                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                         141861                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            38208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       293488                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     22687                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            20495                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                      101860                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   799                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   37259                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           140475                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.102452                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.060504                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  86871     61.84%     61.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   5163      3.68%     65.52% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   3235      2.30%     67.82% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   5644      4.02%     71.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   4268      3.04%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   3329      2.37%     77.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   5223      3.72%     80.96% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  12214      8.69%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  14528     10.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             140475                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.159924                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.068842                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  13655                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               90248                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    4446                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles               31756                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  370                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                208                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               284467                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  370                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  23453                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9797                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1533                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   26215                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles               79107                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               283006                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                75377                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  448                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            381273                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             1394446                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         464575                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              355911                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  25362                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                  153276                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              73271                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1618                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             681                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             59                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   281388                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                67                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  267355                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            1373                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         17975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        84059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       140475                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.903221                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.416713                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              6057      4.31%      4.31% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1481      1.05%      5.37% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            132937     94.63%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        140475                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              145407     54.39%     54.39% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              49156     18.39%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.77% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              71593     26.78%     99.55% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1199      0.45%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               267355                       # Type of FU issued
system.cpu10.iq.rate                         1.884627                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           676558                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          299441                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       264403                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               267355                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         4701                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          479                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         2247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  370                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2173                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 415                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            281458                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               73271                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1618                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 406                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          282                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                356                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              267040                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               71303                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             315                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      72488                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  20111                       # Number of branches executed
system.cpu10.iew.exec_stores                     1185                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.882406                       # Inst execution rate
system.cpu10.iew.wb_sent                       264441                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      264403                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  242098                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  403823                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.863817                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.599515                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts         17908                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             347                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples       137989                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.909428                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.451516                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        42168     30.56%     30.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        43251     31.34%     61.90% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2        24393     17.68%     79.58% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         8892      6.44%     86.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          662      0.48%     86.50% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1949      1.41%     87.92% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          180      0.13%     88.05% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          658      0.48%     88.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        15836     11.48%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total       137989                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             262705                       # Number of instructions committed
system.cpu10.commit.committedOps               263480                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        69709                       # Number of memory references committed
system.cpu10.commit.loads                       68570                       # Number of loads committed
system.cpu10.commit.membars                        24                       # Number of memory barriers committed
system.cpu10.commit.branches                    20031                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  243541                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 58                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         144616     54.89%     54.89% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         49155     18.66%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         68570     26.02%     99.57% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         1139      0.43%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          263480                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               15836                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     403346                       # The number of ROB reads
system.cpu10.rob.rob_writes                    565332                       # The number of ROB writes
system.cpu10.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     243123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    262705                       # Number of Instructions Simulated
system.cpu10.committedOps                      263480                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.540001                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.540001                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.851848                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.851848                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 437769                       # number of integer regfile reads
system.cpu10.int_regfile_writes                238281                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                 1007253                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 118750                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 76882                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             694                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         181.095398                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             66805                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1262                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           52.935816                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   181.095398                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.176851                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.176851                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          141621                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         141621                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        66216                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         66216                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          587                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          587                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            2                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data        66803                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          66803                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        66805                       # number of overall hits
system.cpu10.dcache.overall_hits::total         66805                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2803                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2803                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          534                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           14                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3337                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3337                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3338                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3338                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     30756958                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     30756958                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     10342500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     10342500                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        59500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        59500                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        41501                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        12001                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        12001                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     41099458                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     41099458                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     41099458                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     41099458                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        69019                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        69019                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         1121                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         1121                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        70140                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        70140                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        70143                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        70143                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.040612                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.040612                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.476360                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.476360                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.047576                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.047576                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.047588                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.047588                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 10972.871209                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 10972.871209                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 19367.977528                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 19367.977528                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         4250                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         4250                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  8300.200000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  8300.200000                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 12316.289482                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 12316.289482                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 12312.599760                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 12312.599760                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2430                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             350                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     6.942857                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          198                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          335                       # number of writebacks
system.cpu10.dcache.writebacks::total             335                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1789                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1789                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          271                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         2060                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         2060                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         2060                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         2060                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1014                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1014                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          263                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           14                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1277                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1278                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1278                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     10664525                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     10664525                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      4036000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      4036000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        38500                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data         8999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total         8999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     14700525                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     14700525                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     14703025                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     14703025                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.014692                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.014692                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.234612                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.234612                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.018206                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.018206                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.018220                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.018220                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 10517.283037                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 10517.283037                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 15346.007605                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 15346.007605                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         2750                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2750                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  7399.800000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  7399.800000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 11511.765857                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 11511.765857                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 11504.714397                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 11504.714397                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          17.942229                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             37193                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          664.160714                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    17.942229                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.035043                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.035043                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           74574                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          74574                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        37193                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         37193                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        37193                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          37193                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        37193                       # number of overall hits
system.cpu10.icache.overall_hits::total         37193                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           66                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           66                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           66                       # number of overall misses
system.cpu10.icache.overall_misses::total           66                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      1597990                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      1597990                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      1597990                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      1597990                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      1597990                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      1597990                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        37259                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        37259                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        37259                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        37259                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        37259                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        37259                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.001771                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.001771                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.001771                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.001771                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.001771                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.001771                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 24211.969697                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 24211.969697                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 24211.969697                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 24211.969697                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 24211.969697                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 24211.969697                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           10                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           10                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1439509                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1439509                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1439509                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1439509                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1439509                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1439509                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.001503                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.001503                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.001503                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.001503                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.001503                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.001503                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 25705.517857                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 25705.517857                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 25705.517857                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 25705.517857                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 25705.517857                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 25705.517857                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 22527                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           22082                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             378                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              20964                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 20320                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.928067                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   139                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                         141317                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            38516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       293156                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     22527                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            20459                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                      101068                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   801                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   37452                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples           139992                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.107478                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.039427                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  85382     60.99%     60.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   5708      4.08%     65.07% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3786      2.70%     67.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   5588      3.99%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   4176      2.98%     74.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   3881      2.77%     77.52% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   4629      3.31%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  13633      9.74%     90.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  13209      9.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total             139992                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.159408                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.074457                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  13632                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               90000                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    4723                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles               31266                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  371                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                212                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               283493                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  371                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  22889                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                 10701                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1361                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   26635                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles               78035                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               282129                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                74322                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  384                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            379491                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             1390278                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         463433                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              353915                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  25575                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                  149234                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              73131                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1610                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             671                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             68                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   280344                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                63                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  266125                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            1283                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         18004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        83534                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples       139992                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.901001                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.420752                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              6148      4.39%      4.39% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1563      1.12%      5.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            132281     94.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total        139992                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              144596     54.33%     54.33% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              49156     18.47%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.80% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              71184     26.75%     99.55% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              1189      0.45%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               266125                       # Type of FU issued
system.cpu11.iq.rate                         1.883178                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           673523                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          298418                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       263448                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               266125                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         4699                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          478                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         1976                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  371                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  2230                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 511                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            280410                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               73131                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1610                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    5                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 498                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          281                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                357                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              265805                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               70893                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             318                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      72070                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  19848                       # Number of branches executed
system.cpu11.iew.exec_stores                     1177                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.880913                       # Inst execution rate
system.cpu11.iew.wb_sent                       263484                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      263448                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  241253                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  402105                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.864234                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.599975                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts         17942                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             349                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples       137507                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.908288                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.454289                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        42099     30.62%     30.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        43072     31.32%     61.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2        24393     17.74%     79.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         8763      6.37%     86.05% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          659      0.48%     86.53% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1920      1.40%     87.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          157      0.11%     88.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          474      0.34%     88.39% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        15970     11.61%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total       137507                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             261628                       # Number of instructions committed
system.cpu11.commit.committedOps               262403                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        69564                       # Number of memory references committed
system.cpu11.commit.loads                       68432                       # Number of loads committed
system.cpu11.commit.membars                        24                       # Number of memory barriers committed
system.cpu11.commit.branches                    19764                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  242731                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 58                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         143684     54.76%     54.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         49155     18.73%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         68432     26.08%     99.57% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         1132      0.43%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          262403                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               15970                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     401687                       # The number of ROB reads
system.cpu11.rob.rob_writes                    563242                       # The number of ROB writes
system.cpu11.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     243667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    261628                       # Number of Instructions Simulated
system.cpu11.committedOps                      262403                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.540145                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.540145                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.851355                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.851355                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 436173                       # number of integer regfile reads
system.cpu11.int_regfile_writes                237976                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                 1003134                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 117208                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 76725                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             683                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         181.063886                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             66823                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1251                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           53.415667                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   181.063886                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.176820                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.176820                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          568                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          141319                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         141319                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        66234                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         66234                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          587                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          587                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data            1                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu11.dcache.demand_hits::cpu11.data        66821                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          66821                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        66823                       # number of overall hits
system.cpu11.dcache.overall_hits::total         66823                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2652                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2652                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          534                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            8                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3186                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3186                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3187                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3187                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     28885451                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     28885451                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     10478248                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     10478248                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        34999                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        34999                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     39363699                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     39363699                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     39363699                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     39363699                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        68886                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        68886                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         1121                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         1121                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        70007                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        70007                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        70010                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        70010                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.038498                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038498                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.476360                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.476360                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.045510                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.045510                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.045522                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.045522                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 10891.949849                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 10891.949849                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 19622.187266                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 19622.187266                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  4374.875000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  4374.875000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         3000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 12355.209981                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 12355.209981                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 12351.333229                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 12351.333229                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2147                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             314                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     6.837580                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          327                       # number of writebacks
system.cpu11.dcache.writebacks::total             327                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1651                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1651                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          271                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1922                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1922                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1922                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1922                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1001                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1001                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          263                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            8                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1264                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1264                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1265                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1265                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     10020531                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     10020531                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      4080251                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      4080251                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        22001                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        22001                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     14100782                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     14100782                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     14103282                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     14103282                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.014531                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.014531                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.234612                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.234612                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.018055                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.018055                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.018069                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.018069                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 10010.520480                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 10010.520480                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 15514.262357                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 15514.262357                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  2750.125000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2750.125000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         1875                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 11155.681962                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 11155.681962                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 11148.839526                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 11148.839526                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          17.889479                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             37387                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          667.625000                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    17.889479                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.034940                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.034940                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           74960                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          74960                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        37387                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         37387                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        37387                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          37387                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        37387                       # number of overall hits
system.cpu11.icache.overall_hits::total         37387                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           65                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           65                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           65                       # number of overall misses
system.cpu11.icache.overall_misses::total           65                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1528497                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1528497                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1528497                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1528497                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1528497                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1528497                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        37452                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        37452                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        37452                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        37452                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        37452                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        37452                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.001736                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.001736                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.001736                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.001736                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.001736                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.001736                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 23515.338462                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 23515.338462                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 23515.338462                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 23515.338462                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 23515.338462                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 23515.338462                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst            9                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst            9                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst            9                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           56                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           56                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1374502                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1374502                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1374502                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1374502                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1374502                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1374502                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.001495                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.001495                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.001495                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.001495                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.001495                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.001495                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 24544.678571                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 24544.678571                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 24544.678571                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 24544.678571                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 24544.678571                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 24544.678571                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 22316                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           21902                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             385                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              20729                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 20230                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           97.592744                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   134                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                         140771                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            38634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       292705                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     22316                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            20364                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                      100393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   813                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   37497                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           139441                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.112148                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.039386                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  84775     60.80%     60.80% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   5906      4.24%     65.03% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   3735      2.68%     67.71% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   5592      4.01%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   4112      2.95%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   3894      2.79%     77.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   4522      3.24%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  13922      9.98%     90.69% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  12983      9.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             139441                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.158527                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.079299                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  13680                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               89478                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    4445                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles               31461                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  377                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                197                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               282982                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  377                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  22826                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 10605                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1204                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   26667                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles               77762                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               281595                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   8                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                74258                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  200                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            378319                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             1387768                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         462873                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              352578                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  25740                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               43                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           43                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                  148306                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              73073                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1617                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             668                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             58                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   279759                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                59                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  265885                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            1294                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         18169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        84809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       139441                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.906792                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.407840                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              5704      4.09%      4.09% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1589      1.14%      5.23% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            132148     94.77%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        139441                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              143926     54.13%     54.13% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              49156     18.49%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.62% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              71647     26.95%     99.57% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              1156      0.43%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               265885                       # Type of FU issued
system.cpu12.iq.rate                         1.888777                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           672503                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          297994                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       262617                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               265885                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4747                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          504                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         2587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  377                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2209                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                   6                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            279821                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               73073                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1617                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          280                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                365                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              265572                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               71361                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             311                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      72506                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  19661                       # Number of branches executed
system.cpu12.iew.exec_stores                     1145                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.886553                       # Inst execution rate
system.cpu12.iew.wb_sent                       262646                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      262617                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  240574                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  400614                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.865562                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.600513                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts         18107                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             356                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples       136931                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.910809                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.440780                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        40846     29.83%     29.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        43482     31.75%     61.58% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2        24940     18.21%     79.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         8944      6.53%     86.33% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          633      0.46%     86.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1783      1.30%     88.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           58      0.04%     88.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          300      0.22%     88.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        15945     11.64%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total       136931                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             260903                       # Number of instructions committed
system.cpu12.commit.committedOps               261649                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        69439                       # Number of memory references committed
system.cpu12.commit.loads                       68326                       # Number of loads committed
system.cpu12.commit.membars                        23                       # Number of memory barriers committed
system.cpu12.commit.branches                    19586                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  242150                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 55                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         143055     54.67%     54.67% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         49155     18.79%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.46% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         68326     26.11%     99.57% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         1113      0.43%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          261649                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               15945                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     400560                       # The number of ROB reads
system.cpu12.rob.rob_writes                    562089                       # The number of ROB writes
system.cpu12.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     244213                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    260903                       # Number of Instructions Simulated
system.cpu12.committedOps                      261649                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.539553                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.539553                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.853386                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.853386                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 435821                       # number of integer regfile reads
system.cpu12.int_regfile_writes                237611                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                 1002033                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 116140                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 76557                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             685                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         181.974388                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             67315                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1254                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           53.680223                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   181.974388                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.177709                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.177709                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          141008                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         141008                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        66741                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         66741                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          569                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          569                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            1                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data        67310                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          67310                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        67312                       # number of overall hits
system.cpu12.dcache.overall_hits::total         67312                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2010                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2010                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          534                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            7                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2544                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2544                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2545                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2545                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     22988456                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     22988456                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      8708500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      8708500                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        32000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        32000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     31696956                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     31696956                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     31696956                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     31696956                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        68751                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        68751                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         1103                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         1103                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        69854                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        69854                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        69857                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        69857                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.029236                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.029236                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.484134                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.484134                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.036419                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.036419                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.036432                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.036432                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 11437.042786                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 11437.042786                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 16308.052434                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 16308.052434                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  4571.428571                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  4571.428571                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         4000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 12459.495283                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 12459.495283                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 12454.599607                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 12454.599607                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2842                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             345                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     8.237681                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          255                       # number of writebacks
system.cpu12.dcache.writebacks::total             255                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1008                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1008                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          271                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1279                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1279                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1279                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1279                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1002                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1002                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          263                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            7                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1265                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1265                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1266                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1266                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     10521527                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     10521527                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      3538000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      3538000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     14059527                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     14059527                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     14062027                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     14062027                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.014574                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.014574                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.238441                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.238441                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.018109                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.018109                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.018123                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.018123                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 10500.525948                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 10500.525948                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 13452.471483                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 13452.471483                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  3071.428571                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3071.428571                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         2500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 11114.250593                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 11114.250593                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 11107.446288                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 11107.446288                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          18.193388                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             37427                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          656.614035                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    18.193388                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.035534                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.035534                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           75051                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          75051                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        37427                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         37427                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        37427                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          37427                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        37427                       # number of overall hits
system.cpu12.icache.overall_hits::total         37427                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           70                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           70                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           70                       # number of overall misses
system.cpu12.icache.overall_misses::total           70                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      2066401                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      2066401                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      2066401                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      2066401                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      2066401                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      2066401                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        37497                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        37497                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        37497                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        37497                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        37497                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        37497                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.001867                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001867                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.001867                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001867                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.001867                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001867                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 29520.014286                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 29520.014286                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 29520.014286                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 29520.014286                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 29520.014286                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 29520.014286                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           13                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           13                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           13                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           57                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           57                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1575320                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1575320                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1575320                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1575320                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1575320                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1575320                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.001520                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.001520                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.001520                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.001520                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.001520                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.001520                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 27637.192982                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 27637.192982                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 27637.192982                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 27637.192982                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 27637.192982                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 27637.192982                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 22053                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           21645                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             391                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              20425                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 20052                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           98.173807                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   127                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                         140227                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            38522                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       292087                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     22053                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            20179                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       99661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   823                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                   37466                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           138602                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.119854                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.051848                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  84475     60.95%     60.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   5684      4.10%     65.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3637      2.62%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5440      3.92%     71.60% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   4050      2.92%     74.52% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   3825      2.76%     77.28% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   4715      3.40%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  13285      9.58%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  13491      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             138602                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.157266                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.082958                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  13649                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               88593                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    4835                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles               31143                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  382                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                189                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               283172                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  382                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  23065                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                 10040                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         1211                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   26433                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles               77471                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               281143                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                73805                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  188                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            377107                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             1385623                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         462367                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              350726                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  26375                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                  148646                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              73120                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1599                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             694                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             76                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   279189                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  264539                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            1355                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         18599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        86865                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       138602                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.908623                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.403462                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              5527      3.99%      3.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1611      1.16%      5.15% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            131464     94.85%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        138602                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              143041     54.07%     54.07% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              49156     18.58%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.65% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              71191     26.91%     99.56% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              1151      0.44%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               264539                       # Type of FU issued
system.cpu13.iq.rate                         1.886505                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           669033                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          297850                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       261638                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               264539                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4923                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          494                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         2223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  382                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2254                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                  27                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            279247                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              16                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               73120                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1599                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    4                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  15                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          279                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                370                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              264232                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               70908                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             305                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      72048                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  19414                       # Number of branches executed
system.cpu13.iew.exec_stores                     1140                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.884316                       # Inst execution rate
system.cpu13.iew.wb_sent                       261679                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      261638                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  239919                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  399346                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.865818                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.600780                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts         18538                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             362                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples       136029                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.916099                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.446107                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        40503     29.78%     29.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        43205     31.76%     61.54% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2        24795     18.23%     79.76% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         8804      6.47%     86.24% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          688      0.51%     86.74% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         1694      1.25%     87.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           79      0.06%     88.05% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          346      0.25%     88.30% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        15915     11.70%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total       136029                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             259915                       # Number of instructions committed
system.cpu13.commit.committedOps               260645                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        69302                       # Number of memory references committed
system.cpu13.commit.loads                       68197                       # Number of loads committed
system.cpu13.commit.membars                        23                       # Number of memory barriers committed
system.cpu13.commit.branches                    19337                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  241391                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 53                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         142188     54.55%     54.55% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         49155     18.86%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         68197     26.16%     99.58% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         1105      0.42%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          260645                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               15915                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     399115                       # The number of ROB reads
system.cpu13.rob.rob_writes                    561005                       # The number of ROB writes
system.cpu13.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     244757                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    259915                       # Number of Instructions Simulated
system.cpu13.committedOps                      260645                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.539511                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.539511                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.853530                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.853530                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 434016                       # number of integer regfile reads
system.cpu13.int_regfile_writes                237241                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  997761                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 114705                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 76480                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             672                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         181.795074                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             67149                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1246                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           53.891653                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   181.795074                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.177534                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.177534                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          574                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          560                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          140794                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         140794                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        66584                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         66584                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          560                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          560                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data        67144                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          67144                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        67146                       # number of overall hits
system.cpu13.dcache.overall_hits::total         67146                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2073                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2073                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          535                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          535                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            7                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2608                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2608                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2609                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2609                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     22682475                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     22682475                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      9790000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      9790000                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        28500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        28500                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     32472475                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     32472475                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     32472475                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     32472475                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        68657                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        68657                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         1095                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         1095                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        69752                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        69752                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        69755                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        69755                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.030194                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.030194                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.488584                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.488584                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.037390                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037390                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.037402                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037402                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 10941.859624                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 10941.859624                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 18299.065421                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 18299.065421                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  4071.428571                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  4071.428571                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  4166.666667                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 12451.102377                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 12451.102377                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 12446.330011                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 12446.330011                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2388                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             339                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     7.044248                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu13.dcache.writebacks::total             262                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1081                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1081                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          271                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1352                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1352                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1352                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1352                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          992                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          992                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          264                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          264                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            7                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1256                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1256                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1257                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1257                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      9729517                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      9729517                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      3892500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      3892500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        18000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     13622017                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     13622017                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     13624517                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     13624517                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.014449                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.014449                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.241096                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.241096                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.018007                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.018007                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.018020                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.018020                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data  9807.980847                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total  9807.980847                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 14744.318182                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 14744.318182                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  2571.428571                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2571.428571                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 10845.554936                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 10845.554936                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 10838.915672                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 10838.915672                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          17.510657                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             37396                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              60                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          623.266667                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    17.510657                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.034201                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.034201                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.117188                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           74992                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          74992                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        37396                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         37396                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        37396                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          37396                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        37396                       # number of overall hits
system.cpu13.icache.overall_hits::total         37396                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           70                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           70                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           70                       # number of overall misses
system.cpu13.icache.overall_misses::total           70                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      2137418                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      2137418                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      2137418                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      2137418                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      2137418                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      2137418                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        37466                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        37466                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        37466                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        37466                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        37466                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        37466                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001868                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001868                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001868                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001868                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001868                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001868                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 30534.542857                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 30534.542857                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 30534.542857                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 30534.542857                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 30534.542857                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 30534.542857                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           10                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           10                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           60                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           60                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           60                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1724566                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1724566                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1724566                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1724566                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1724566                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1724566                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.001601                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.001601                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.001601                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.001601                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.001601                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.001601                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28742.766667                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28742.766667                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28742.766667                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28742.766667                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28742.766667                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28742.766667                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 21896                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           21572                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             397                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              20262                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 19992                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           98.667456                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   119                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                         139681                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            38291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       291940                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     21896                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            20111                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       99577                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   833                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                   37361                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           138292                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.122140                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.064751                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  84843     61.35%     61.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   5266      3.81%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   3367      2.43%     67.59% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   5510      3.98%     71.58% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   4159      3.01%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   3413      2.47%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   4986      3.61%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  12656      9.15%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  14092     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             138292                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.156757                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.090048                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  13620                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               88342                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    4523                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles               31421                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  386                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                152                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               282654                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  386                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  23114                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  9975                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1064                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   26292                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles               77461                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               281144                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                73910                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  113                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            376980                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             1385769                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         462510                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              350209                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  26760                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                  149478                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              73181                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1608                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             746                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             86                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   279088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                53                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  263799                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            1439                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         18816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        88105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       138292                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.907551                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.406193                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              5607      4.05%      4.05% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1571      1.14%      5.19% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            131114     94.81%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        138292                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              142790     54.13%     54.13% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              49156     18.63%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.76% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              70741     26.82%     99.58% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              1112      0.42%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               263799                       # Type of FU issued
system.cpu14.iq.rate                         1.888582                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           667327                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          297964                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       261309                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               263799                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         5036                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          528                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1801                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  386                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2276                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 330                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            279144                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               73181                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1608                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               23                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 313                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          281                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                378                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              263497                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               70460                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             300                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      71563                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  19336                       # Number of branches executed
system.cpu14.iew.exec_stores                     1103                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.886420                       # Inst execution rate
system.cpu14.iew.wb_sent                       261353                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      261309                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  239783                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  399168                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.870756                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.600707                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts         18754                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            39                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             367                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples       135698                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.918414                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.447337                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        40302     29.70%     29.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        43159     31.81%     61.50% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2        24741     18.23%     79.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         8832      6.51%     86.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          647      0.48%     86.72% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1668      1.23%     87.95% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           72      0.05%     88.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          388      0.29%     88.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        15889     11.71%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total       135698                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             259628                       # Number of instructions committed
system.cpu14.commit.committedOps               260325                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        69225                       # Number of memory references committed
system.cpu14.commit.loads                       68145                       # Number of loads committed
system.cpu14.commit.membars                        22                       # Number of memory barriers committed
system.cpu14.commit.branches                    19272                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  241131                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 50                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         141945     54.53%     54.53% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         49155     18.88%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.41% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         68145     26.18%     99.59% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         1080      0.41%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          260325                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               15889                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     398732                       # The number of ROB reads
system.cpu14.rob.rob_writes                    560817                       # The number of ROB writes
system.cpu14.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1389                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     245303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    259628                       # Number of Instructions Simulated
system.cpu14.committedOps                      260325                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.538004                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.538004                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.858721                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.858721                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 433131                       # number of integer regfile reads
system.cpu14.int_regfile_writes                237059                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  995433                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 114421                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 76350                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             683                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         180.600359                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             67080                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1252                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           53.578275                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   180.600359                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.176368                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.176368                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          140709                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         140709                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        66540                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         66540                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          538                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          538                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            1                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data        67078                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          67078                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        67080                       # number of overall hits
system.cpu14.dcache.overall_hits::total         67080                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2094                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2094                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          534                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2628                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2628                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2629                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2629                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     21413968                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     21413968                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      9922750                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      9922750                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        27999                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        27999                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     31336718                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     31336718                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     31336718                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     31336718                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        68634                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        68634                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         1072                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         1072                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        69706                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        69706                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        69709                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        69709                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.030510                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.030510                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.498134                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.498134                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.037701                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.037701                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.037714                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.037714                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 10226.345750                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 10226.345750                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 18581.928839                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 18581.928839                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  5599.800000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  5599.800000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 11924.169711                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 11924.169711                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 11919.634081                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 11919.634081                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         1970                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             282                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     6.985816                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu14.dcache.writebacks::total             262                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1089                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1089                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          271                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1360                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1360                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1360                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1360                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1005                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1005                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          263                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          263                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            5                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1268                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1268                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1269                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1269                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      8823022                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      8823022                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      3944500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      3944500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        19501                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        19501                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     12767522                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     12767522                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     12770022                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     12770022                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.014643                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.014643                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.245336                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.245336                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.018191                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.018191                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.018204                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.018204                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data  8779.126368                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total  8779.126368                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 14998.098859                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 14998.098859                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  3900.200000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3900.200000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 10069.023659                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 10069.023659                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 10063.059102                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 10063.059102                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          16.350785                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             37296                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          690.666667                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    16.350785                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.031935                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.031935                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           74776                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          74776                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        37296                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         37296                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        37296                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          37296                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        37296                       # number of overall hits
system.cpu14.icache.overall_hits::total         37296                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           65                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           65                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           65                       # number of overall misses
system.cpu14.icache.overall_misses::total           65                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1812739                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1812739                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1812739                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1812739                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1812739                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1812739                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        37361                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        37361                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        37361                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        37361                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        37361                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        37361                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.001740                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001740                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.001740                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001740                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.001740                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001740                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 27888.292308                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 27888.292308                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 27888.292308                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 27888.292308                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 27888.292308                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 27888.292308                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           11                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           11                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           54                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           54                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1512262                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1512262                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1512262                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1512262                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1512262                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1512262                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.001445                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.001445                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.001445                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.001445                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.001445                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 28004.851852                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 28004.851852                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 28004.851852                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 28004.851852                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 28004.851852                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 28004.851852                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 21870                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           21478                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             383                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              21539                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 19902                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           92.399833                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   163                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                         139285                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            38062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       290457                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     21870                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            20065                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       99328                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   809                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   37203                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 114                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           137802                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.119389                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.080248                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  85334     61.93%     61.93% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   4922      3.57%     65.50% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   2945      2.14%     67.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   5448      3.95%     71.59% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   4319      3.13%     74.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   2870      2.08%     76.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   5356      3.89%     80.69% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  11726      8.51%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  14882     10.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             137802                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.157016                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.085343                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  13714                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               87916                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    4257                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles               31542                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  373                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                191                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               280918                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 112                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  373                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  23539                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8919                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1456                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   25773                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles               77742                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               279604                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                74038                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                   85                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            375506                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             1378286                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         460071                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              350792                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  24711                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                  151733                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              73093                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1451                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             671                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             74                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   277937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  263308                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            1334                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         17342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        80858                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       137802                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.910771                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.396105                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              5211      3.78%      3.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1874      1.36%      5.14% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            130717     94.86%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        137802                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              142969     54.30%     54.30% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              49156     18.67%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.97% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              70045     26.60%     99.57% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              1138      0.43%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               263308                       # Type of FU issued
system.cpu15.iq.rate                         1.890426                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           665750                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          295358                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       261559                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               263308                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         4904                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          351                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         1076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  373                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2027                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 241                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            278009                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               73093                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1451                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    8                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 225                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          274                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                357                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              263060                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               69815                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             246                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      70947                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  19388                       # Number of branches executed
system.cpu15.iew.exec_stores                     1132                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.888646                       # Inst execution rate
system.cpu15.iew.wb_sent                       261604                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      261559                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  240042                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  399551                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.877869                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.600779                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts         17278                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             352                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples       135449                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.924444                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.442845                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        39525     29.18%     29.18% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        43469     32.09%     61.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2        24936     18.41%     79.68% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         9141      6.75%     86.43% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          468      0.35%     86.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1551      1.15%     87.92% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           91      0.07%     87.99% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          417      0.31%     88.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        15851     11.70%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total       135449                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             259943                       # Number of instructions committed
system.cpu15.commit.committedOps               260664                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        69289                       # Number of memory references committed
system.cpu15.commit.loads                       68189                       # Number of loads committed
system.cpu15.commit.membars                        22                       # Number of memory barriers committed
system.cpu15.commit.branches                    19345                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  241401                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 52                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         142220     54.56%     54.56% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         49155     18.86%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.42% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         68189     26.16%     99.58% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         1100      0.42%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          260664                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               15851                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     397358                       # The number of ROB reads
system.cpu15.rob.rob_writes                    558306                       # The number of ROB writes
system.cpu15.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     245699                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    259943                       # Number of Instructions Simulated
system.cpu15.committedOps                      260664                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.535829                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.535829                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.866267                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.866267                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 432777                       # number of integer regfile reads
system.cpu15.int_regfile_writes                237152                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  994257                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 114751                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 80200                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             687                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         181.297709                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             67203                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1261                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           53.293418                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   181.297709                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.177049                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.177049                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          574                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          557                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          140922                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         140922                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        66646                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         66646                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          556                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          556                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            2                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data        67202                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          67202                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        67204                       # number of overall hits
system.cpu15.dcache.overall_hits::total         67204                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2070                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2070                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          534                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            6                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2604                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2604                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2605                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2605                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     17289492                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     17289492                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      8809250                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      8809250                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        24500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     26098742                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     26098742                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     26098742                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     26098742                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        68716                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        68716                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         1090                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         1090                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        69806                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        69806                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        69809                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        69809                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.030124                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.030124                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.489908                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.489908                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.037303                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.037303                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.037316                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.037316                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data  8352.411594                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total  8352.411594                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 16496.722846                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 16496.722846                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  4083.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  4083.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         3000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 10022.558372                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 10022.558372                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 10018.710940                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 10018.710940                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         1295                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             202                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     6.410891                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu15.dcache.writebacks::total             262                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1060                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1060                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          270                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1330                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1330                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1330                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1330                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1010                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          264                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          264                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            6                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1274                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1274                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1275                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1275                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      7351004                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      7351004                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      3611250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      3611250                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        15500                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     10962254                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     10962254                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     10965254                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     10965254                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.014698                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.014698                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.242202                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.242202                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.018251                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.018251                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.018264                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.018264                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data  7278.221782                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total  7278.221782                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 13678.977273                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 13678.977273                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         3000                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  2583.333333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2583.333333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         1875                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data  8604.594976                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total  8604.594976                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data  8600.199216                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total  8600.199216                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          15.563712                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             37144                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          728.313725                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    15.563712                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.030398                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.030398                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           74457                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          74457                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        37144                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         37144                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        37144                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          37144                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        37144                       # number of overall hits
system.cpu15.icache.overall_hits::total         37144                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           59                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           59                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           59                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           59                       # number of overall misses
system.cpu15.icache.overall_misses::total           59                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1782502                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1782502                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1782502                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1782502                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1782502                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1782502                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        37203                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        37203                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        37203                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        37203                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        37203                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        37203                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.001586                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001586                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.001586                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001586                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.001586                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001586                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 30211.898305                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 30211.898305                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 30211.898305                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 30211.898305                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 30211.898305                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 30211.898305                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           51                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1544998                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1544998                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1544998                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1544998                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1544998                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1544998                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.001371                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.001371                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.001371                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.001371                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.001371                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 30294.078431                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 30294.078431                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 30294.078431                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 30294.078431                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 30294.078431                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 30294.078431                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   924.232549                       # Cycle average of tags in use
system.l2.tags.total_refs                        6758                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1446                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.673582                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      427.891629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      394.656533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       88.257145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        3.791100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.681028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        3.374643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.391899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.717662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.353999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.357881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.399610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.359419                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.013058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.012044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.028205                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1446                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          583                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.044128                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    138087                       # Number of tag accesses
system.l2.tags.data_accesses                   138087                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                105                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                529                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                111                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 65                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                114                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                107                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 39                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2057                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6530                       # number of Writeback hits
system.l2.Writeback_hits::total                  6530                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1206                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5040                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 105                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                1735                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 363                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 302                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 267                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 293                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 305                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 321                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 292                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 370                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 363                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 276                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 286                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 295                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7097                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                105                       # number of overall hits
system.l2.overall_hits::cpu00.data               1735                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 25                       # number of overall hits
system.l2.overall_hits::cpu01.data                363                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 31                       # number of overall hits
system.l2.overall_hits::cpu02.data                302                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 30                       # number of overall hits
system.l2.overall_hits::cpu03.data                291                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 33                       # number of overall hits
system.l2.overall_hits::cpu04.data                267                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu05.data                287                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu06.data                293                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu07.data                305                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu08.data                321                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu09.data                292                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu10.data                370                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu11.data                363                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu12.data                276                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu13.data                287                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu14.data                286                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu15.data                295                       # number of overall hits
system.l2.overall_hits::total                    7097                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              508                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               23                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   793                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 14                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           1725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1786                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               508                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1849                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                23                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2579                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              508                       # number of overall misses
system.l2.overall_misses::cpu00.data             1849                       # number of overall misses
system.l2.overall_misses::cpu01.inst               27                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               21                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               23                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst               20                       # number of overall misses
system.l2.overall_misses::cpu04.data                6                       # number of overall misses
system.l2.overall_misses::cpu05.inst                7                       # number of overall misses
system.l2.overall_misses::cpu05.data                4                       # number of overall misses
system.l2.overall_misses::cpu06.inst                7                       # number of overall misses
system.l2.overall_misses::cpu06.data                4                       # number of overall misses
system.l2.overall_misses::cpu07.inst                9                       # number of overall misses
system.l2.overall_misses::cpu07.data                4                       # number of overall misses
system.l2.overall_misses::cpu08.inst                9                       # number of overall misses
system.l2.overall_misses::cpu08.data                4                       # number of overall misses
system.l2.overall_misses::cpu09.inst                8                       # number of overall misses
system.l2.overall_misses::cpu09.data                4                       # number of overall misses
system.l2.overall_misses::cpu10.inst                1                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.data                4                       # number of overall misses
system.l2.overall_misses::cpu12.inst                9                       # number of overall misses
system.l2.overall_misses::cpu12.data                5                       # number of overall misses
system.l2.overall_misses::cpu13.inst               11                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.inst                2                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.inst                1                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::total                  2579                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38966000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      9813000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2707750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       184000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2136750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        92000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2062750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data        93000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1914000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data       176500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       714000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       683000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       948000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       953000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       825500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       113500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       865250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst      1010500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       256500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst        69250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        64584250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data        93997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    127489495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       798000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       588000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       685500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       531750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       772750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       605250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       878250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       831500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       542500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      1019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       932750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data       515250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       908500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       470750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     138439745                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38966000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    137302495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2707750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data       982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2136750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       680000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2062750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       778500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1914000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       708250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       714000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       772750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       683000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       605250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       878250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       831500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       825500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       542500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       113500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data      1019500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       932750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       865250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data       515250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       870000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       256500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       908500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst        69250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       470750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        203023995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38966000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    137302495                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2707750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data       982000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2136750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       680000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2062750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       778500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1914000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       708250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       714000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       772750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       683000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       605250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       948000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       878250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       953000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       831500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       825500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       542500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       113500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data      1019500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       932750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       865250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data       515250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1010500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       870000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       256500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       908500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst        69250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       470750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       203023995                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            613                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            653                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data             49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data            114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data            107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             60                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2850                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6530                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         2931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          261                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6826                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             613                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            3584                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             369                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             307                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             273                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             291                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             297                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             309                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             325                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             374                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             367                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             281                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              60                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             291                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             299                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9676                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            613                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           3584                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            369                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            307                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            273                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            291                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            297                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            309                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            325                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            374                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            367                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            281                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             60                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            291                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            299                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9676                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.828711                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.189893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.519231                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.017699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.403846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.020408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.433962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.027778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.377358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.153846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.129630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.129630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.169811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.157895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.183333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.037037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.278246                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.823529                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.588536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.015625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.019157                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.261647                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.828711                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.515904                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.519231                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.016260                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.403846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.016287                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.433962                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.016892                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.377358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.021978                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.129630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.013746                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.129630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.013468                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.169811                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.012945                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.012308                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.013514                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.010695                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.010899                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.157895                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.017794                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.183333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.013746                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.037037                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.013793                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.013378                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266536                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.828711                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.515904                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.519231                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.016260                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.403846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.016287                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.433962                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.016892                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.377358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.021978                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.129630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.013746                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.129630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.013468                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.169811                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.012945                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.012308                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.013514                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.010695                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.010899                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.157895                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.017794                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.183333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.013746                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.037037                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.013793                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.013378                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266536                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76704.724409                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 79137.096774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 100287.037037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        92000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst       101750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        92000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 89684.782609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        93000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst        95700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        88250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst       102000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 97571.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 105333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 105888.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 103187.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst       113500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 96138.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 91863.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst       128250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst        69250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81442.938209                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  6714.071429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6714.071429                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 73906.953623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data       199500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       147000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       171375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 132937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 193187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 151312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 219562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       207875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       135625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data       254875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 233187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       103050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       217500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       227125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 117687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77513.854983                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76704.724409                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 74257.704164                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 100287.037037                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 163666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst       101750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       136000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 89684.782609                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       155700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst        95700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 118041.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst       102000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 193187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 97571.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 151312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 105333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 219562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 105888.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data       207875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 103187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       135625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst       113500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data       254875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 233187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 96138.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       103050                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 91863.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data       217500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst       128250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       227125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst        69250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 117687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78721.983327                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76704.724409                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 74257.704164                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 100287.037037                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 163666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst       101750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       136000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 89684.782609                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       155700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst        95700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 118041.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst       102000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 193187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 97571.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 151312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 105333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 219562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 105888.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data       207875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 103187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       135625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst       113500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data       254875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 233187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 96138.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       103050                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 91863.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data       217500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst       128250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       227125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst        69250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 117687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78721.983327                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1375                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       8                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   171.875000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu00.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                142                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 142                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                142                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          500                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu08.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu12.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              651                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            14                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         1725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1786                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2437                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32017250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      7387750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst       777000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst      1041500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst       898750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data       152000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst       145750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu08.inst       108500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu12.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       230250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     42871750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       251014                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       251014                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    105959505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       746000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       539000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       635000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       480750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       721750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       554750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       827250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       780000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       491000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       968000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       882250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       451250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       818000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       859000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       420250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    116133755                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32017250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    113347255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst       777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       746000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      1041500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       539000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       635000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       898750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       632750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       721750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       554750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       145750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       827250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       108500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       780000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       491000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       968000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       882250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       451250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       230250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       818000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       420250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    159005505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32017250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    113347255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst       777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       746000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      1041500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       539000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       635000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       898750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       632750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       721750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       554750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       145750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       827250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       108500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       780000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       491000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       968000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       882250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       451250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       230250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       818000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       420250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    159005505                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.815661                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.166922                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.192308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.192308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.207547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.153846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.037736                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu08.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu12.inst     0.017544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.066667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.228421                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.588536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.015625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.019157                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.261647                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.815661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.511719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.192308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.010840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.192308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.013029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.013514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.207547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.021978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.013746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.013468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.037736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.012945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.012308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.013514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.010695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.010899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.017794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.066667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.013746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.013793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.013378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251860                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.815661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.511719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.192308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.010840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.192308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.013029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.013514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.207547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.021978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.013746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.013468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.037736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.012945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.012308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.013514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.010695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.010899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.017794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.066667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.013746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.013793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.013378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251860                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64034.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 67777.522936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst        77700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst       104150                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 81704.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data        76000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst        72875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu08.inst       108500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu12.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst 57562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65855.222734                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 17929.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17929.571429                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 61425.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data       186500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       134750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       158750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 120187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 180437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 138687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 206812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data       195000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       122750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data       242000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 220562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data        90250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data       204500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       214750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 105062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65024.498880                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64034.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 61803.301527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst        77700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data       186500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       104150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data       134750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       158750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 81704.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 105458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 180437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 138687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst        72875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 206812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       108500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data       195000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       122750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data       242000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 220562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data        90250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 57562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data       204500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data       214750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 105062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65246.411572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64034.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 61803.301527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst        77700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data       186500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       104150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data       134750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       158750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 81704.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 105458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 180437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 138687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst        72875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 206812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       108500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data       195000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       122750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data       242000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 220562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data        90250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 57562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data       204500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data       214750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 105062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65246.411572                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 650                       # Transaction distribution
system.membus.trans_dist::ReadResp                649                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               37                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             44                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1783                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       155520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               64                       # Total snoops (count)
system.membus.snoop_fanout::samples              2516                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2516    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2516                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2693000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12872979                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              17432                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             17430                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6530                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              35                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            45                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             80                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6859                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         9528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 40606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        39104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       376640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        44928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        36288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        33920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        35456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        36352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        37504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        39616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        36288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        45376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        44416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        34304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        35392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        35904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1037056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14686                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            30920                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                 30920    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30920                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21993990                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1013461                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5813001                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             86697                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1982478                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             82707                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1989459                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            88690                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1927988                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            83962                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1953725                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            83467                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1944227                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            83959                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1944732                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            82955                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1920736                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            84459                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy          1927476                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            86457                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          1912491                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            86491                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy          1946977                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            85498                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1918217                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            90180                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy          1917973                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            93934                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy          1899983                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            83238                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy          1914977                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            77002                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy          1925246                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
