Generating HDL for page 18.12.02.1 CHAN B ZONES VALIDITY CHECK-ACC at 10/11/2020 3:58:19 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_18_12_02_1_CHAN_B_ZONES_VALIDITY_CHECK_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 1C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Ignoring Logic Block 4A with symbol R
Ignoring Logic Block 4B with symbol R
Ignoring Logic Block 4C with symbol R
Ignoring Logic Block 2C with symbol R
Ignoring Logic Block 4D with symbol R
Ignoring Logic Block 3E with symbol R
Removed 1 outputs from Gate at 5A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 3A to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5B to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 3B to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 3C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 5D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 3D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1H to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_G
	and inputs of PS_B_CH_A_BIT,PS_B_CH_B_BIT
	and logic function of NOR
Generating Statement for block at 3A with output pin(s) of OUT_3A_A, OUT_3A_A
	and inputs of OUT_5A_G
	and logic function of EQUAL
Generating Statement for block at 2A with output pin(s) of OUT_2A_C, OUT_2A_C, OUT_2A_C
	and inputs of OUT_3D_C
	and logic function of EQUAL
Generating Statement for block at 1A with output pin(s) of OUT_1A_G
	and inputs of MV_3RD_CHECK_TEST_SWITCH
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_C
	and inputs of PS_B_CH_NOT_A_BIT,PS_B_CH_NOT_B_BIT
	and logic function of NOR
Generating Statement for block at 3B with output pin(s) of OUT_3B_G
	and inputs of OUT_3A_A,OUT_1B_Q
	and logic function of NOR
Generating Statement for block at 2B with output pin(s) of OUT_2B_NoPin
	and inputs of OUT_2A_C,OUT_4H_G
	and logic function of AND
Generating Statement for block at 1B with output pin(s) of OUT_1B_Q, OUT_1B_Q
	and inputs of OUT_5B_C
	and logic function of EQUAL
Generating Statement for block at 5C with output pin(s) of OUT_5C_F
	and inputs of PS_B_CH_NOT_B_BIT,PS_B_CH_A_BIT
	and logic function of NOR
Generating Statement for block at 3C with output pin(s) of OUT_3C_K, OUT_3C_K
	and inputs of OUT_5C_F
	and logic function of EQUAL
Generating Statement for block at 1C with output pin(s) of OUT_1C_H
	and inputs of OUT_2B_NoPin,OUT_2D_NoPin
	and logic function of NOR
Generating Statement for block at 5D with output pin(s) of OUT_5D_R
	and inputs of PS_B_CH_NOT_A_BIT,PS_B_CH_B_BIT
	and logic function of NOR
Generating Statement for block at 3D with output pin(s) of OUT_3D_C
	and inputs of OUT_3C_K,OUT_1E_A
	and logic function of NOR
Generating Statement for block at 2D with output pin(s) of OUT_2D_NoPin
	and inputs of OUT_2E_B,OUT_4F_H
	and logic function of AND
Generating Statement for block at 1D with output pin(s) of OUT_1D_L
	and inputs of OUT_DOT_1C
	and logic function of EQUAL
Generating Statement for block at 2E with output pin(s) of OUT_2E_B, OUT_2E_B, OUT_2E_B
	and inputs of OUT_3B_G
	and logic function of EQUAL
Generating Statement for block at 1E with output pin(s) of OUT_1E_A, OUT_1E_A
	and inputs of OUT_5D_R
	and logic function of EQUAL
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of PS_B_CH_C_BIT,PS_B_CH_WM_BIT_1
	and logic function of AND
Generating Statement for block at 4F with output pin(s) of OUT_4F_H, OUT_4F_H
	and inputs of OUT_5F_NoPin,OUT_5G_NoPin
	and logic function of NOR
Generating Statement for block at 2F with output pin(s) of OUT_2F_NoPin
	and inputs of OUT_2A_C,OUT_4F_H
	and logic function of AND
Generating Statement for block at 1F with output pin(s) of OUT_1F_C
	and inputs of MV_3RD_CHECK_TEST_SWITCH
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_NoPin
	and inputs of PS_B_CH_NOT_C_BIT,PS_B_CH_NOT_WM_BIT
	and logic function of AND
Generating Statement for block at 1G with output pin(s) of OUT_1G_G
	and inputs of OUT_2F_NoPin,OUT_2H_NoPin
	and logic function of NOR
Generating Statement for block at 5H with output pin(s) of OUT_5H_NoPin
	and inputs of PS_B_CH_C_BIT,PS_B_CH_NOT_WM_BIT
	and logic function of AND
Generating Statement for block at 4H with output pin(s) of OUT_4H_G, OUT_4H_G
	and inputs of OUT_5H_NoPin,OUT_5I_NoPin
	and logic function of NOR
Generating Statement for block at 2H with output pin(s) of OUT_2H_NoPin
	and inputs of OUT_2E_B,OUT_4H_G
	and logic function of AND
Generating Statement for block at 1H with output pin(s) of OUT_1H_C
	and inputs of OUT_DOT_1G
	and logic function of EQUAL
Generating Statement for block at 5I with output pin(s) of OUT_5I_NoPin
	and inputs of PS_B_CH_WM_BIT_1,PS_B_CH_NOT_C_BIT
	and logic function of AND
Generating Statement for block at 1C with output pin(s) of OUT_DOT_1C
	and inputs of OUT_1A_G,OUT_1C_H
	and logic function of OR
Generating Statement for block at 1G with output pin(s) of OUT_DOT_1G
	and inputs of OUT_1F_C,OUT_1G_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_B_CH_NOT_B_AND_NOT_A_BIT
	from gate output OUT_3A_A
Generating output sheet edge signal assignment to 
	signal PS_B_CH_VC_ZONE_C_BIT
	from gate output OUT_2A_C
Generating output sheet edge signal assignment to 
	signal PS_B_CH_B_AND_A_BIT
	from gate output OUT_1B_Q
Generating output sheet edge signal assignment to 
	signal PS_B_CH_B_AND_NOT_A_BIT
	from gate output OUT_3C_K
Generating output sheet edge signal assignment to 
	signal PS_B_CH_VC_NU_C_BIT
	from gate output OUT_1D_L
Generating output sheet edge signal assignment to 
	signal PS_B_CH_VC_NOT_ZONE_C_BIT
	from gate output OUT_2E_B
Generating output sheet edge signal assignment to 
	signal PS_B_CH_NOT_B_AND_A_BIT
	from gate output OUT_1E_A
Generating output sheet edge signal assignment to 
	signal PS_B_CH_VC_NOT_NU_C_BIT
	from gate output OUT_1H_C
