<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="BaseDesign::work"/><component name="MIV_RV32IMA::work"/><component name="JTAGDebug::work"/><component name="CoreAHBL::work"/><component name="CoreAHBL1::work"/><component name="CoreAHB_APB3::work"/><component name="Core_APB3::work"/><component name="CoreGPIO_0::work"/><component name="CoreGPIO_1::work"/><component name="CoreUART_apb::work"/><component name="CoreTimer0::work"/><component name="CoreTimer1::work"/><component name="CCC::work"/><component name="PF_OSC0::work"/><component name="LSRAM::work"/><component name="GPIO_OUT_0::work"/><device die="PA5M300T_ES" family="PolarFire" package="fcg1152"/><SmartGen version="8.0"/></workspace>