Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 20 18:58:28 2025
| Host         : LAPTOP-QE70SMI5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file JESD204_UDP_TOP_control_sets_placed.rpt
| Design       : JESD204_UDP_TOP
| Device       : xc7k325t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   287 |
|    Minimum number of control sets                        |   287 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   665 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   287 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    88 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    55 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     4 |
| >= 16              |    91 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2854 |          921 |
| No           | No                    | Yes                    |             236 |           92 |
| No           | Yes                   | No                     |            1362 |          613 |
| Yes          | No                    | No                     |             325 |          149 |
| Yes          | No                    | Yes                    |             884 |          307 |
| Yes          | Yes                   | No                     |             466 |          165 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                       Clock Signal                                                                                      |                                                                                  Enable Signal                                                                                  |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_user_reg[3]_0[1]                                 |                1 |              1 |         1.00 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_CS_n                                                                                                                                                 | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_user_reg[3]_0[2]                                 |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_user_reg[3]_0[3]                                 |                1 |              1 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_user_reg[3]_0[0]                                 |                1 |              1 |         1.00 |
| ~u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 |                                                                                                                                                                           |                2 |              2 |         1.00 |
|  u_clk_wiz/inst/clk_50                                                                                                                                                                  |                                                                                                                                                                                 | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                1 |              2 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_sof_r                                                  | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_r[3]_i_1_n_0                                 |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_sof_r                                                  | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_r[0]_i_1_n_0                                 |                1 |              3 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_sof_r                                                  | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_r[2]_i_1_n_0                                 |                2 |              3 |         1.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_sof_r                                                  | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_som_r[1]_i_1_n_0                                 |                2 |              3 |         1.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/rdy_us_reg_0                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__5_n_0          |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__6_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/E[0]                                       |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/rdy_us_reg_0                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__1_n_0          |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/E[0]                                       |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/rdy_us_reg_0                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__2_n_0          |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/E[0]                                       |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_usr_r2[3]_i_1_n_0                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/rdy_us_reg_0                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__4_n_0          |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_be_i                                                             | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__6_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__0_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__6_n_0                |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_8[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/rdy_us_reg_0                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__0_n_0          |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/SS[0]                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_1[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                1 |              4 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/FSM_onehot_cnt_state[3]_i_1_n_0                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/E[0]                                       |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/rdy_us_reg_0                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1_n_0             |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__5_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__5_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__5_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/E[0]                                       |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_3[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/rdy_us_reg_0                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__3_n_0          |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/E[0]                                       |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__4_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[0]_i_1_n_0                       |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1[0]              | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/SS[0]                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__4_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__4_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__0_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_USE_WSTRB.bus2ip_be_reg_reg[1][0]                           | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                               |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__0_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SS[0]                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/SS[0]                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/buf_add[1]_i_2_n_0                                                     | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rdy_ds02_out                                                     |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[1]_i_1_n_0                   |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[2]_i_1_n_0                   |                2 |              4 |         2.00 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/FSM_sequential_r_State_reg[3][0]                                                                                                                       | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__3_n_0                |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__3_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__3_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/is_r_ds[3]_i_1_n_0                   |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SS[0]                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/SS[0]                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/SS[0]                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__2_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/SS[0]                                |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__2_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__2_n_0                |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/is_r_ds[3]_i_1__1_n_0                |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_data_valid/E[0]                  | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset                                                                       |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_cplllock/E[0]                    | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset                                                                       |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0          |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/is_r_ds[2]_i_1__1_n_0                |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/is_r_ds[1]_i_1__1_n_0                |                4 |              4 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/rdy_us_reg_0                               | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_pred_c/eomf_int[3]_i_1__6_n_0          |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/E[0]                                       |                                                                                                                                                                           |                3 |              4 |         1.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/E[0]                                       |                                                                                                                                                                           |                2 |              4 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[3]_i_1_n_0                       |                4 |              4 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[1]_i_1_n_0                       |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/strobe_start_of_seq_r2[2]_i_1_n_0                       |                1 |              4 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_0[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              5 |         2.50 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_tx/data_cnt[4]_i_1_n_0                                                                                                                           | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                2 |              5 |         2.50 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/cnt                                                                                                                                           | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                3 |              5 |         1.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/cnt0                                                                                                                                          | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                4 |              5 |         1.25 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/real_add_cnt0                                                                                                                                 | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                1 |              5 |         5.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/start_cnt[4]_i_1_n_0                                                                                                                                         | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/frame_count[2][7]_i_1_n_0                               |                2 |              5 |         2.50 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/FSM_sequential_flow_cnt[4]_i_1_n_0                                                                                 | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                 |                2 |              5 |         2.50 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/phy_addr[4]_i_1_n_0                                                                                                | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                 |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/frame_count[1][7]_i_1_n_0                               |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rx_reset_gt                                                         |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[10]_1[0]                                    | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                               |                3 |              5 |         1.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/tx_reset_gt                                                       |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_7[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_2[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_0[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_5[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3][0]                                     | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_3[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                3 |              5 |         1.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_6[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2][0]                                     | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              5 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/p_36_in[0]                                                        |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/p_219_in[0]                                                         |                1 |              5 |         5.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[4][0]                                    |                5 |              6 |         1.20 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/E[0]                                                                                                                                                   | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                2 |              6 |         3.00 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_rh_wl_i_1_n_0                                                                                                   | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                 |                2 |              6 |         3.00 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_Bit_Count                                                                                                                                            | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                3 |              6 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/frame_count[3][7]_i_1_n_0                               |                4 |              6 |         1.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[1][0]                                    |                5 |              6 |         1.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/SR[0]                                                            |                4 |              6 |         1.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[6][0]                                    |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[0][0]                                    |                5 |              6 |         1.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[2][0]                                    |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[7][0]                                    |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[5][0]                                    |                6 |              6 |         1.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_tx/cnt[5]_i_1_n_0                                                                                                                                | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                5 |              6 |         1.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_lanes_in_use_reg[3][0]                                    |                6 |              6 |         1.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                      |                2 |              7 |         3.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_rst                                      |                5 |              7 |         1.40 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_rst                                      |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                      |                4 |              7 |         1.75 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_rst                                      |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_200                                                                                                                                                                 |                                                                                                                                                                                 | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                 |                2 |              7 |         3.50 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                            |                                                                                                                                                                           |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_rst                                      |                4 |              7 |         1.75 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                              |                                                                                                                                                                           |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_rst                                      |                3 |              7 |         2.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_rst                                      |                4 |              7 |         1.75 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_USE_WSTRB.bus2ip_be_reg_reg[0]                              | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                               |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/SR[0]                                |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/SR[0]                                |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rd_addr[7]_i_1__1_n_0                  |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/SR[0]                                |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rd_addr[7]_i_1_n_0                     |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SR[0]                                |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rd_addr[7]_i_1__0_n_0                  |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rd_addr[7]_i_1__6_n_0                  |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rd_addr[7]_i_1__2_n_0                  |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SR[0]                                |                3 |              8 |         2.67 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/FSM_sequential_r_State_reg[0]                                                                                                                          | u_TX7332/SPI_Master_Inst/r_H016_Data_reg[12]                                                                                                                              |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rd_addr[7]_i_1__3_n_0                  |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/SR[0]                                |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[3][9]_i_1_n_0                                   |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0         | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]  |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[2][9]_i_1_n_0                                   |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0[0]              | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              8 |         4.00 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_ctrl/op_wr_data[15]_i_1_n_0                                                                                             | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                 |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/SR[0]                                |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/buf_rst_reg[0]                             |                                                                                                                                                                           |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rd_addr[7]_i_1__4_n_0                  |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_2[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/buf_rst_reg[0]                             |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/SR[0]                                |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rd_addr[7]_i_1__5_n_0                  |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/buf_rst_reg[0]                             |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/dat_count_r2[7]_i_2_n_0                                       | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/dat_count_r2[7]_i_1_n_0                                 |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[3]_4[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                3 |              8 |         2.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/gmii_txd0                                                                                                                                     | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                6 |              8 |         1.33 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/init_wait_count                       | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset                                                                       |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_4[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/lmfc_c/wcnt[7]_i_1_n_0                                                  |                3 |              8 |         2.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/eth_type[11]                                                                                                                                  | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                3 |              8 |         2.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/op_data[0]                                                                                                                                    | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/buf_rst_reg[0]                             |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/op_data[15]                                                                                                                                   | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/in_sync_reg_5                                                    |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/buf_rst_reg[0]                             |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_5[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                2 |              8 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[10]_2[0]                                    | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                               |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/buf_rst_reg[0]                             |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[2]_1[0]                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/init_wait_count                       | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset                                                                       |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/buf_rst_reg[0]                             |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[10]_0[0]                                    | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                               |                3 |              8 |         2.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_tx/gmii_txd[7]_i_1_n_0                                                                                                                           | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                5 |              8 |         1.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/buf_rst_reg[0]                             |                                                                                                                                                                           |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_txreset                                                                       |                4 |              8 |         2.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0            | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]  |                3 |              8 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/mf_count0                                                     | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/mf_count[8]_i_1_n_0                                     |                3 |              8 |         2.67 |
|  top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/design_1_jesd204_phy_0_0_gt_i/cpll_railing0_i/refclk_buf_n_0 |                                                                                                                                                                                 |                                                                                                                                                                           |                2 |              9 |         4.50 |
|  w_Divided_Clk                                                                                                                                                                          |                                                                                                                                                                                 | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                4 |              9 |         2.25 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/gt_rxreset                                                                       |                5 |              9 |         1.80 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/resync_cnt[9]_i_1_n_0                                                  | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/SR[0]                                                            |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/buf_rst_reg_0[0]                           |                                                                                                                                                                           |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/buf_rst_reg_0[0]                           |                                                                                                                                                                           |                7 |             10 |         1.43 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/buf_rst_reg_0[0]                           |                                                                                                                                                                           |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/buf_rst_reg_0[0]                           |                                                                                                                                                                           |                4 |             10 |         2.50 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[0][9]_i_1_n_0                                   |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/buf_rst_reg_0[0]                           |                                                                                                                                                                           |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/m_count[1][9]_i_1_n_0                                   |                3 |             10 |         3.33 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/buf_rst_reg_0[0]                           |                                                                                                                                                                           |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/buf_rst_reg_0[0]                           |                                                                                                                                                                           |                5 |             10 |         2.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/buf_rst_reg_0[0]                           |                                                                                                                                                                           |                6 |             10 |         1.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0       | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0 |                4 |             13 |         3.25 |
|  u_clk_wiz/inst/clk_200                                                                                                                                                                 | u_TX7332/E[0]                                                                                                                                                                   | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                4 |             13 |         3.25 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_Retry_Wait_Count_reg[13][0]                                                                                                                          | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                3 |             14 |         4.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              |                                                                                                                                                                                 | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                           |                7 |             14 |         2.00 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_code                                                                                                             | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                 |                3 |             15 |         5.00 |
|  u_clk_wiz/inst/clk_200                                                                                                                                                                 | capture_duration_counter                                                                                                                                                        | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                4 |             15 |         3.75 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[1][31]_i_1_n_0                                                                                                                        | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                5 |             16 |         3.20 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/op_rd_data[15]_i_1_n_0                                                                                              | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                 |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/sel                                   | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_time_cnt0                  |                4 |             16 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0           | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0        |                4 |             16 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                               | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                           |                4 |             16 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/data_cnt0                                                                                                                                     | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                4 |             16 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[2][15]_i_1_n_0                                                                                                                        |                                                                                                                                                                           |                5 |             16 |         3.20 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/FSM_sequential_r_State_reg[2][0]                                                                                                                       | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                6 |             16 |         2.67 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0          | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/clear                           |                5 |             17 |         3.40 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                4 |             17 |         4.25 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/time_out_counter                      | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_txresetfsm_i/reset_time_out                  |                5 |             18 |         3.60 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/sync_c/rx_cfg_sysref_resync_reg[0]                                      |                3 |             18 |         6.00 |
|  u_clk_wiz/inst/clk_50                                                                                                                                                                  | net_udp_loop_inst1/u_net_rstn/net_rst_cnt[17]_i_1_n_0                                                                                                                           | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                6 |             18 |         3.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/time_out_counter                      | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/reset_time_out_reg_n_0          |                5 |             18 |         3.60 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/tx_byte_num                                                                                                                                                  | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                9 |             19 |         2.11 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_H016_Data                                                                                                                                            | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                6 |             20 |         3.33 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/check_buffer0                                                                                                                                 | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                5 |             20 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/rst_wd_cnt[0]_i_1_n_0                                             |                5 |             20 |         4.00 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1_reset_block/rst_wd_cnt[0]_i_1_n_0                                               |                5 |             20 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/ip_head[6][27]_i_1_n_0                                                                                                                        |                                                                                                                                                                           |               10 |             21 |         2.10 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              |                                                                                                                                                                                 |                                                                                                                                                                           |                8 |             21 |         2.62 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[3].i_tx_lane_32/txdata[30]_i_1__2_n_0                         |                8 |             24 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[0].i_tx_lane_32/txdata[30]_i_1_n_0                            |                5 |             24 |         4.80 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/Q[4]                                                    |               17 |             24 |         1.41 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[1].i_tx_lane_32/txdata[30]_i_1__0_n_0                         |                6 |             24 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/g_tx_lanes[2].i_tx_lane_32/txdata[30]_i_1__1_n_0                         |                8 |             24 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0/i_tx/i_tx_counters_32/sysref_rst_r                                            |               24 |             27 |         1.12 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/r_SYNCP_Low_Count[27]_i_1_n_0                                                                                                                                          | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                7 |             28 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/tx_data_num0                                                                                                                                  | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                7 |             29 |         4.14 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SS[0]                                                             |               16 |             29 |         1.81 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                                                             | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                           |                8 |             30 |         3.75 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg_0[0]                                       | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                           |                8 |             30 |         3.75 |
|  net_rxc_IBUF_BUFG                                                                                                                                                                      | fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                  |                                                                                                                                                                           |                8 |             30 |         3.75 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_tx/E[0]                                                                                                                                          | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               19 |             32 |         1.68 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/src_ip_t                                                                                                                                      | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               12 |             32 |         2.67 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/des_ip_t                                                                                                                                      | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                8 |             32 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_udp/u_udp_tx/E[0]                                                                                                                                          | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               12 |             32 |         2.67 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_RX_Shift_Reg_0                                                                                                                                       | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |                8 |             32 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          | net_udp_loop_inst1/u_fifo_4096x32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                           |               21 |             32 |         1.52 |
|  net_rxc_IBUF_BUFG                                                                                                                                                                      | fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                           |               19 |             32 |         1.68 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_trans/inst/i_design_1_jesd204_0_0_reset_block/sync_core_rst/arststages_ff[4]                                    |               21 |             33 |         1.57 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/reset_204_inst/jesd204_rst                                                                                                                               |                6 |             36 |         6.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | fifo_jesd_2_eth_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_wr_en                                                                          |                                                                                                                                                                           |                7 |             36 |         5.14 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/SR[0]                                                               |               20 |             36 |         1.80 |
|  u_clk_wiz/inst/clk_200                                                                                                                                                                 |                                                                                                                                                                                 | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               17 |             38 |         2.24 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/FSM_onehot_r_State_reg[0]_0[0]                                                                                                                         | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               21 |             39 |         1.86 |
|  w_Divided_Clk                                                                                                                                                                          | u_TX7332/SPI_Master_Inst/r_TX_Shift_Reg                                                                                                                                         | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               14 |             42 |         3.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__0_n_0  |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__0_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1_n_0     |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__0_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__2_n_0  |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__0_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__2_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__1_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__1_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__2_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__1_n_0  |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__3_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__3_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__3_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__3_n_0  |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__2_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__4_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              |                                                                                                                                                                                 | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               26 |             44 |         1.69 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__4_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__4_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__1_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__4_n_0  |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__5_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__5_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__5_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__5_n_0  |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4__6_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_2_i_1__6_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1__6_n_0 |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_2_i_1__6_n_0  |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_2_i_1_n_0    |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_2_i_4_n_0       |                                                                                                                                                                           |               11 |             44 |         4.00 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/des_mac_t0                                                                                                                                    | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               13 |             48 |         3.69 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/src_mac_t                                                                                                                                     | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               20 |             48 |         2.40 |
|  net_rxc_IBUF_BUFG                                                                                                                                                                      |                                                                                                                                                                                 |                                                                                                                                                                           |               22 |             61 |         2.77 |
|  net_udp_loop_inst1/inst_RTL8211_Config_IP_0/dri_clk                                                                                                                                    |                                                                                                                                                                                 | net_udp_loop_inst1/inst_RTL8211_Config_IP_0/inst/u_mdio_dri/net_rst_n_reg                                                                                                 |               26 |             61 |         2.35 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/E[0]                                                                                                                                          | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               21 |             80 |         3.81 |
|  net_udp_loop_inst1/u_gmii_to_rgmii/u_rgmii_rx/gmii_rx_clk                                                                                                                              | net_udp_loop_inst1/u_arp/u_arp_rx/arp_rx_done_i_1_n_0                                                                                                                           | net_udp_loop_inst1/u_arp/u_arp_rx/sys_rst_n                                                                                                                               |               25 |             80 |         3.20 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/g_rx_lanes[7].rx_lane_32_c/desc_c/rx_cfg_scr_enable_reg                 |               59 |            112 |         1.90 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 |                                                                                                                                                                           |               40 |            136 |         3.40 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_rec/inst/i_design_1_jesd204_0_1/rx_32_c/align_out_c/p_0_in                                                      |               65 |            192 |         2.95 |
|  u_clk_wiz/inst/clk_100                                                                                                                                                                 |                                                                                                                                                                                 | top_jesd204_inst/design_1_wrapper_inst/design_1_i/jesd204_phy_0/inst/jesd204_phy_block_i/design_1_jesd204_phy_0_0_gt/inst/gt_rxresetfsm_i/SR[0]                           |              105 |            264 |         2.51 |
|  u_clk_wiz/inst/clk_120                                                                                                                                                                 |                                                                                                                                                                                 |                                                                                                                                                                           |              847 |           2670 |         3.15 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


