--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top_level.twx top_level.ncd -o top_level.twr top_level.pcf
-ucf Nexys4DDR.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    0.216(R)|      FAST  |    1.627(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
sw<0>       |    0.648(R)|      FAST  |    0.748(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
sw<1>       |    1.016(R)|      FAST  |    0.983(R)|      SLOW  |clk_100MHz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hsync       |         9.916(R)|      SLOW  |         3.761(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<0>      |        10.111(R)|      SLOW  |         3.895(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<1>      |         9.824(R)|      SLOW  |         3.737(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<2>      |        10.870(R)|      SLOW  |         4.380(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<3>      |        10.185(R)|      SLOW  |         3.953(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<4>      |        10.212(R)|      SLOW  |         3.947(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<5>      |        10.622(R)|      SLOW  |         4.232(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<6>      |        10.420(R)|      SLOW  |         4.122(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<7>      |        10.709(R)|      SLOW  |         4.293(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<8>      |        10.395(R)|      SLOW  |         4.141(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<9>      |        11.175(R)|      SLOW  |         4.538(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<10>     |        10.499(R)|      SLOW  |         4.199(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
rgb<11>     |        10.773(R)|      SLOW  |         4.357(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
vsync       |        10.503(R)|      SLOW  |         4.122(R)|      FAST  |clk_100MHz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    4.084|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 08 19:55:12 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 447 MB



