{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674340695490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674340695490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 21 19:38:15 2023 " "Processing started: Sat Jan 21 19:38:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674340695490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340695490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Integracion -c Integracion " "Command: quartus_map --read_settings_files=on --write_settings_files=off Integracion -c Integracion" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340695490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674340695856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674340695856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file source/scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaler " "Found entity 1: scaler" {  } { { "source/scaler.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/scaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/powercompute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/powercompute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 powerCompute-rtl " "Found design unit 1: powerCompute-rtl" {  } { { "source/powerCompute.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702819 ""} { "Info" "ISGN_ENTITY_NAME" "1 powerCompute " "Found entity 1: powerCompute" {  } { { "source/powerCompute.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/powerCompute.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp2-rtl " "Found design unit 1: bp2-rtl" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702821 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp2 " "Found entity 1: bp2" {  } { { "source/filters_source/bp2.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp2.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp3-rtl " "Found design unit 1: bp3-rtl" {  } { { "source/filters_source/bp3.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp3.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702824 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp3 " "Found entity 1: bp3" {  } { { "source/filters_source/bp3.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp3.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp4-rtl " "Found design unit 1: bp4-rtl" {  } { { "source/filters_source/bp4.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp4.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702826 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp4 " "Found entity 1: bp4" {  } { { "source/filters_source/bp4.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp4.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp5-rtl " "Found design unit 1: bp5-rtl" {  } { { "source/filters_source/bp5.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp5.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702828 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp5 " "Found entity 1: bp5" {  } { { "source/filters_source/bp5.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp5.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp6-rtl " "Found design unit 1: bp6-rtl" {  } { { "source/filters_source/bp6.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp6.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702830 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp6 " "Found entity 1: bp6" {  } { { "source/filters_source/bp6.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp6.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp7-rtl " "Found design unit 1: bp7-rtl" {  } { { "source/filters_source/bp7.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp7.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702833 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp7 " "Found entity 1: bp7" {  } { { "source/filters_source/bp7.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp7.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp8-rtl " "Found design unit 1: bp8-rtl" {  } { { "source/filters_source/bp8.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp8.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702835 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp8 " "Found entity 1: bp8" {  } { { "source/filters_source/bp8.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp8.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/bp9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/bp9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bp9-rtl " "Found design unit 1: bp9-rtl" {  } { { "source/filters_source/bp9.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp9.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702837 ""} { "Info" "ISGN_ENTITY_NAME" "1 bp9 " "Found entity 1: bp9" {  } { { "source/filters_source/bp9.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/bp9.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/lp1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/lp1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lp1-rtl " "Found design unit 1: lp1-rtl" {  } { { "source/filters_source/lp1.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp1.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702840 ""} { "Info" "ISGN_ENTITY_NAME" "1 lp1 " "Found entity 1: lp1" {  } { { "source/filters_source/lp1.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp1.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/filters_source/lp10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/filters_source/lp10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lp10-rtl " "Found design unit 1: lp10-rtl" {  } { { "source/filters_source/lp10.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp10.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702842 ""} { "Info" "ISGN_ENTITY_NAME" "1 lp10 " "Found entity 1: lp10" {  } { { "source/filters_source/lp10.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/filters_source/lp10.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-Behavior " "Found design unit 1: vga_sync-Behavior" {  } { { "source/vga_sync.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702844 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "source/vga_sync.vhd" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/roll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/roll.v" { { "Info" "ISGN_ENTITY_NAME" "1 roll " "Found entity 1: roll" {  } { { "source/roll.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/roll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pixel_discriminator.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pixel_discriminator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_discriminator " "Found entity 1: pixel_discriminator" {  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/freqs_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/freqs_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqs_display " "Found entity 1: freqs_display" {  } { { "source/freqs_display.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/circular_buffer_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/circular_buffer_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 circular_buffer_mem " "Found entity 1: circular_buffer_mem" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702850 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adc_logic.v(16) " "Verilog HDL information at adc_logic.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "source/adc_logic.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1674340702852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adc_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adc_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_logic " "Found entity 1: adc_logic" {  } { { "source/adc_logic.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/adc_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integracion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integracion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Integracion " "Found entity 1: Integracion" {  } { { "Integracion.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filterbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file filterbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FilterBank " "Found entity 1: FilterBank" {  } { { "FilterBank.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/FilterBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "powercalculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file powercalculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PowerCalculator " "Found entity 1: PowerCalculator" {  } { { "PowerCalculator.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/PowerCalculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphmemory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphmemory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GraphMemory " "Found entity 1: GraphMemory" {  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphiker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file graphiker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Graphiker " "Found entity 1: Graphiker" {  } { { "Graphiker.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalerblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scalerblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ScalerBlock " "Found entity 1: ScalerBlock" {  } { { "ScalerBlock.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/ScalerBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340702860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340702860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Integracion " "Elaborating entity \"Integracion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674340703545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graphiker Graphiker:graph " "Elaborating entity \"Graphiker\" for hierarchy \"Graphiker:graph\"" {  } { { "Integracion.bdf" "graph" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 128 2200 2432 256 "graph" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_discriminator Graphiker:graph\|pixel_discriminator:PIX_DISCR " "Elaborating entity \"pixel_discriminator\" for hierarchy \"Graphiker:graph\|pixel_discriminator:PIX_DISCR\"" {  } { { "Graphiker.bdf" "PIX_DISCR" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { { 120 904 1088 200 "PIX_DISCR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_discriminator.v(19) " "Verilog HDL assignment warning at pixel_discriminator.v(19): truncated value with size 32 to match size of target (10)" {  } { { "source/pixel_discriminator.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/pixel_discriminator.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674340703573 "|Integracion|Graphiker:inst3|pixel_discriminator:PIX_DISCR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync Graphiker:graph\|vga_sync:VGA_SYNC " "Elaborating entity \"vga_sync\" for hierarchy \"Graphiker:graph\|vga_sync:VGA_SYNC\"" {  } { { "Graphiker.bdf" "VGA_SYNC" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { { 400 560 704 544 "VGA_SYNC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GraphMemory Graphiker:graph\|GraphMemory:GRAPH_MEMORY " "Elaborating entity \"GraphMemory\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\"" {  } { { "Graphiker.bdf" "GRAPH_MEMORY" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Graphiker.bdf" { { 120 472 784 248 "GRAPH_MEMORY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703575 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst1 " "Primitive \"NOT\" of instance \"inst1\" not used" {  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 112 296 344 144 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1674340703576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DP Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Elaborating entity \"LPM_RAM_DP\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\"" {  } { { "GraphMemory.bdf" "RAM_CIRCULAR_BUFFER" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Elaborated megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\"" {  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Instantiated megafunction \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674340703594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 32768 " "Parameter \"LPM_NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674340703594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674340703594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_RDADDRESS_CONTROL REGISTERED " "Parameter \"LPM_RDADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674340703594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674340703594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 15 " "Parameter \"LPM_WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674340703594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WRADDRESS_CONTROL REGISTERED " "Parameter \"LPM_WRADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674340703594 ""}  } { { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674340703594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Elaborated megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\", which is child of megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\"" {  } { { "lpm_ram_dp.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER " "Elaborated megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\"" {  } { { "altdpram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "GraphMemory.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 152 840 1000 336 "RAM_CIRCULAR_BUFFER" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ugr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ugr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ugr1 " "Found entity 1: altsyncram_ugr1" {  } { { "db/altsyncram_ugr1.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340703734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340703734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ugr1 Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated " "Elaborating entity \"altsyncram_ugr1\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340703771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340703771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_ugr1.tdf" "decode2" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hob " "Found entity 1: mux_hob" {  } { { "db/mux_hob.tdf" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/mux_hob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674340703808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340703808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hob Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\|mux_hob:mux3 " "Elaborating entity \"mux_hob\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|LPM_RAM_DP:RAM_CIRCULAR_BUFFER\|altdpram:sram\|altsyncram:ram_block\|altsyncram_ugr1:auto_generated\|mux_hob:mux3\"" {  } { { "db/altsyncram_ugr1.tdf" "mux3" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/db/altsyncram_ugr1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circular_buffer_mem Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|circular_buffer_mem:CIRCULAR_BUFFER " "Elaborating entity \"circular_buffer_mem\" for hierarchy \"Graphiker:graph\|GraphMemory:GRAPH_MEMORY\|circular_buffer_mem:CIRCULAR_BUFFER\"" {  } { { "GraphMemory.bdf" "CIRCULAR_BUFFER" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/GraphMemory.bdf" { { 200 464 688 312 "CIRCULAR_BUFFER" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 circular_buffer_mem.v(28) " "Verilog HDL assignment warning at circular_buffer_mem.v(28): truncated value with size 32 to match size of target (15)" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674340703812 "|Integracion|Graphiker:inst3|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 circular_buffer_mem.v(33) " "Verilog HDL assignment warning at circular_buffer_mem.v(33): truncated value with size 32 to match size of target (15)" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674340703812 "|Integracion|Graphiker:inst3|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 circular_buffer_mem.v(43) " "Verilog HDL assignment warning at circular_buffer_mem.v(43): truncated value with size 32 to match size of target (15)" {  } { { "source/circular_buffer_mem.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/circular_buffer_mem.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674340703812 "|Integracion|Graphiker:inst3|GraphMemory:GRAPH_MEMORY|circular_buffer_mem:CIRCULAR_BUFFER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqs_display freqs_display:freq_display_ " "Elaborating entity \"freqs_display\" for hierarchy \"freqs_display:freq_display_\"" {  } { { "Integracion.bdf" "freq_display_" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 120 1824 2080 392 "freq_display_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 freqs_display.v(90) " "Verilog HDL assignment warning at freqs_display.v(90): truncated value with size 32 to match size of target (16)" {  } { { "source/freqs_display.v" "" { Text "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/source/freqs_display.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674340703814 "|Integracion|freqs_display:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScalerBlock ScalerBlock:inst12 " "Elaborating entity \"ScalerBlock\" for hierarchy \"ScalerBlock:inst12\"" {  } { { "Integracion.bdf" "inst12" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 120 1336 1704 344 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703814 ""}
{ "Error" "EGDFX_ILLEGAL_SYMBOL_OR_BLOCK_NAME" "scaler  " "Illegal bus range or name for logic function for instance \"\" of type scaler" {  } { { "ScalerBlock.bdf" "" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/ScalerBlock.bdf" { { 1040 528 744 1120 "" "" } } } }  } 0 275022 "Illegal bus range or name for logic function for instance \"%2!s!\" of type %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340703816 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ScalerBlock:inst12 " "Can't elaborate user hierarchy \"ScalerBlock:inst12\"" {  } { { "Integracion.bdf" "inst12" { Schematic "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/Integracion.bdf" { { 120 1336 1704 344 "inst12" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674340703817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.map.smsg " "Generated suppressed messages file C:/Users/mrspa/Documents/Repos/ME/Proyecto-Final-FPGA-DSP/Integracion/output_files/Integracion.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340703910 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674340703961 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 21 19:38:23 2023 " "Processing ended: Sat Jan 21 19:38:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674340703961 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674340703961 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674340703961 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340703961 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674340704565 ""}
