On day 4, I created a 2-to-1 multiplexer in Verilog using parameters instead of a gate-level implementation.  This makes the code more readable and flexible, as changing the width size is the only modification needed to adjust the code length.......
