
*** Running vivado
    with args -log system_Bic_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Bic_top_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_Bic_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_Bic_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_Bic_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26628
CRITICAL WARNING: [Synth 8-976] fillCount has already been declared [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:54]
CRITICAL WARNING: [Synth 8-2654] second declaration of fillCount ignored [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:54]
INFO: [Synth 8-994] fillCount is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:34]
CRITICAL WARNING: [Synth 8-976] readyForRead has already been declared [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:102]
CRITICAL WARNING: [Synth 8-2654] second declaration of readyForRead ignored [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:102]
INFO: [Synth 8-994] readyForRead is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:48]
WARNING: [Synth 8-6901] identifier 'SCALE_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:31]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:31]
WARNING: [Synth 8-6901] identifier 'discardInput' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:87]
WARNING: [Synth 8-6901] identifier 'enableNextDin' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:90]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1134.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Bic_top_0_0' [d:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.gen/sources_1/bd/system/ip/system_Bic_top_0_0/synth/system_Bic_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Bic_top' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BUFFER_SIZE bound to: 4 - type: integer 
	Parameter INPUT_X_RES_WIDTH bound to: 12 - type: integer 
	Parameter INPUT_Y_RES_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_X_RES_WIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_Y_RES_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_SIZE_WIDTH bound to: 3 - type: integer 
	Parameter SCALE_INT_BITS bound to: 4 - type: integer 
	Parameter DISCARD_CNT_WIDTH bound to: 8 - type: integer 
	Parameter SCALE_FRAC_BITS bound to: 14 - type: integer 
	Parameter SCALE_BITS bound to: 18 - type: integer 
	Parameter WS_START bound to: 0 - type: integer 
	Parameter WS_DISCARD bound to: 1 - type: integer 
	Parameter WS_READ bound to: 2 - type: integer 
	Parameter WS_DONE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ramFifo' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter BUFFER_SIZE bound to: 4 - type: integer 
	Parameter BUFFER_SIZE_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramDualPort.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ramDualPort' (1#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramDualPort.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'addrB' does not match port width (12) of module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:78]
WARNING: [Synth 8-689] width (32) of port connection 'addrB' does not match port width (12) of module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:78]
WARNING: [Synth 8-689] width (32) of port connection 'addrB' does not match port width (12) of module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:78]
WARNING: [Synth 8-689] width (32) of port connection 'addrB' does not match port width (12) of module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ramFifo' (2#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ramRB'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:227]
INFO: [Synth 8-6155] done synthesizing module 'Bic_top' (3#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_Bic_top_0_0' (4#1) [d:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.gen/sources_1/bd/system/ip/system_Bic_top_0_0/synth/system_Bic_top_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.734 ; gain = 3.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.734 ; gain = 3.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.734 ; gain = 3.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1137.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1241.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1241.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1241.242 ; gain = 107.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1241.242 ; gain = 107.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1241.242 ; gain = 107.012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'writeState_reg' in module 'Bic_top'
INFO: [Synth 8-3971] The signal "ramDualPort:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1241.242 ; gain = 107.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 7     
	   4 Input   12 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP writeNextValidLine_reg2, operation Mode is: (A:0x6000)*B.
DSP Report: operator writeNextValidLine_reg2 is absorbed into DSP writeNextValidLine_reg2.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[0].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[0].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[1].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[1].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[2].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[2].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[3].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[3].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.

*** Running vivado
    with args -log system_Bic_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_Bic_top_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source system_Bic_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/HDMI/sd_bmp_hdmi27/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top system_Bic_top_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_Bic_top_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16656
CRITICAL WARNING: [Synth 8-976] fillCount has already been declared [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:54]
CRITICAL WARNING: [Synth 8-2654] second declaration of fillCount ignored [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:54]
INFO: [Synth 8-994] fillCount is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:34]
CRITICAL WARNING: [Synth 8-976] readyForRead has already been declared [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:102]
CRITICAL WARNING: [Synth 8-2654] second declaration of readyForRead ignored [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:102]
INFO: [Synth 8-994] readyForRead is declared here [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:48]
WARNING: [Synth 8-6901] identifier 'SCALE_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:31]
WARNING: [Synth 8-6901] identifier 'SCALE_FRAC_BITS' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:31]
WARNING: [Synth 8-6901] identifier 'discardInput' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:87]
WARNING: [Synth 8-6901] identifier 'enableNextDin' is used before its declaration [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:90]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_Bic_top_0_0' [d:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.gen/sources_1/bd/system/ip/system_Bic_top_0_0/synth/system_Bic_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Bic_top' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 1 - type: integer 
	Parameter BUFFER_SIZE bound to: 4 - type: integer 
	Parameter INPUT_X_RES_WIDTH bound to: 12 - type: integer 
	Parameter INPUT_Y_RES_WIDTH bound to: 12 - type: integer 
	Parameter OUTPUT_X_RES_WIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_Y_RES_WIDTH bound to: 11 - type: integer 
	Parameter BUFFER_SIZE_WIDTH bound to: 3 - type: integer 
	Parameter SCALE_INT_BITS bound to: 4 - type: integer 
	Parameter DISCARD_CNT_WIDTH bound to: 8 - type: integer 
	Parameter SCALE_FRAC_BITS bound to: 14 - type: integer 
	Parameter SCALE_BITS bound to: 18 - type: integer 
	Parameter WS_START bound to: 0 - type: integer 
	Parameter WS_DISCARD bound to: 1 - type: integer 
	Parameter WS_READ bound to: 2 - type: integer 
	Parameter WS_DONE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ramFifo' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter BUFFER_SIZE bound to: 4 - type: integer 
	Parameter BUFFER_SIZE_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramDualPort.v:2]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ramDualPort' (1#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramDualPort.v:2]
WARNING: [Synth 8-689] width (32) of port connection 'addrB' does not match port width (12) of module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:78]
WARNING: [Synth 8-689] width (32) of port connection 'addrB' does not match port width (12) of module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:78]
WARNING: [Synth 8-689] width (32) of port connection 'addrB' does not match port width (12) of module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:78]
WARNING: [Synth 8-689] width (32) of port connection 'addrB' does not match port width (12) of module 'ramDualPort' [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:78]
INFO: [Synth 8-6155] done synthesizing module 'ramFifo' (2#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/ramFifo.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ramRB'. This will prevent further optimization [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:227]
INFO: [Synth 8-6155] done synthesizing module 'Bic_top' (3#1) [D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.srcs/sources_1/new/Bic_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'system_Bic_top_0_0' (4#1) [d:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.gen/sources_1/bd/system/ip/system_Bic_top_0_0/synth/system_Bic_top_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.398 ; gain = 0.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.398 ; gain = 0.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1137.398 ; gain = 0.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1137.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1242.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.805 ; gain = 105.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.805 ; gain = 105.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1242.805 ; gain = 105.988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'writeState_reg' in module 'Bic_top'
INFO: [Synth 8-3971] The signal "ramDualPort:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1242.805 ; gain = 105.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 4     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 7     
	   4 Input   12 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP writeNextValidLine_reg2, operation Mode is: (A:0x6000)*B.
DSP Report: operator writeNextValidLine_reg2 is absorbed into DSP writeNextValidLine_reg2.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[0].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[0].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[1].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[1].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[2].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[2].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[3].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
INFO: [Synth 8-5784] Optimized 7 bits of RAM "ram_generate[3].ram_inst_i/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 1 bits.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1242.805 ; gain = 105.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/ramRB  | ram_generate[0].ram_inst_i/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/ramRB  | ram_generate[1].ram_inst_i/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/ramRB  | ram_generate[2].ram_inst_i/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/ramRB  | ram_generate[3].ram_inst_i/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Bic_top     | (A:0x6000)*B | 11     | 15     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1273.398 ; gain = 136.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1273.473 ; gain = 136.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/ramRB  | ram_generate[0].ram_inst_i/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/ramRB  | ram_generate[1].ram_inst_i/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/ramRB  | ram_generate[2].ram_inst_i/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|inst/ramRB  | ram_generate[3].ram_inst_i/ram_reg | 4 K x 8(WRITE_FIRST)   | W | R | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[0].ram_inst_i/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[0].ram_inst_i/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[1].ram_inst_i/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ramRB/ram_generate[1].ram_inst_i/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1292.559 ; gain = 155.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin ramRB:writeData[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin ramRB:readAddress[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tdata_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin m_axis_tvalid_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.938 ; gain = 162.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.938 ; gain = 162.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.938 ; gain = 162.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.938 ; gain = 162.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.938 ; gain = 162.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.938 ; gain = 162.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    21|
|2     |DSP48E1  |     1|
|3     |LUT1     |    15|
|4     |LUT2     |    13|
|5     |LUT3     |    10|
|6     |LUT4     |    37|
|7     |LUT5     |    33|
|8     |LUT6     |    20|
|9     |RAMB18E1 |     2|
|10    |FDCE     |    79|
|11    |FDPE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.938 ; gain = 162.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1298.938 ; gain = 56.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.938 ; gain = 162.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1298.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1298.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 9 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1298.938 ; gain = 162.121
INFO: [Common 17-1381] The checkpoint 'D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.runs/system_Bic_top_0_0_synth_1/system_Bic_top_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/github_project/zyqn/zyqn/bmp_hdmi_test2/bmp_hdmi_test2.runs/system_Bic_top_0_0_synth_1/system_Bic_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_Bic_top_0_0_utilization_synth.rpt -pb system_Bic_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 22:43:15 2025...
