/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [3:0] _02_;
  wire [14:0] _03_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [15:0] celloutsig_0_17z;
  reg [3:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [8:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_62z;
  wire [13:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  reg [2:0] celloutsig_0_75z;
  reg [11:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_4z[11] ? celloutsig_0_24z : celloutsig_0_11z;
  assign celloutsig_0_41z = celloutsig_0_0z ? celloutsig_0_4z[5] : celloutsig_0_14z;
  assign celloutsig_1_1z = celloutsig_1_0z ? in_data[177] : celloutsig_1_0z;
  assign celloutsig_0_14z = celloutsig_0_6z ? celloutsig_0_5z[1] : _00_;
  assign celloutsig_0_11z = celloutsig_0_2z[16] ? _01_ : celloutsig_0_3z;
  assign celloutsig_0_15z = celloutsig_0_14z ? celloutsig_0_0z : celloutsig_0_12z;
  assign celloutsig_0_28z = celloutsig_0_20z ? celloutsig_0_21z : celloutsig_0_14z;
  assign celloutsig_0_57z = !(celloutsig_0_20z ? celloutsig_0_15z : celloutsig_0_30z);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_13z = !(celloutsig_1_3z ? celloutsig_1_8z : celloutsig_1_5z);
  assign celloutsig_1_14z = !(celloutsig_1_1z ? in_data[151] : celloutsig_1_13z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[15] | celloutsig_0_0z) & celloutsig_0_2z[9]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_14z | celloutsig_1_2z) & celloutsig_1_6z);
  assign celloutsig_0_13z = ~((celloutsig_0_3z | celloutsig_0_12z) & celloutsig_0_2z[8]);
  assign celloutsig_0_20z = ~((celloutsig_0_18z[2] | celloutsig_0_15z) & celloutsig_0_2z[2]);
  assign celloutsig_0_24z = ~((celloutsig_0_18z[3] | celloutsig_0_15z) & celloutsig_0_3z);
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _02_ <= 4'h0;
    else _02_ <= { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z };
  reg [14:0] _22_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 15'h0000;
    else _22_ <= { in_data[80:68], celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_[14:12], _00_, _01_, _03_[9:0] } = _22_;
  assign celloutsig_1_0z = in_data[109:103] >= in_data[107:101];
  assign celloutsig_1_4z = { in_data[118:117], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } >= { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[144:140] >= { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_12z = in_data[51:48] >= celloutsig_0_2z[5:2];
  assign celloutsig_0_23z = celloutsig_0_5z >= { in_data[19:18], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_27z = { celloutsig_0_4z[7:6], celloutsig_0_9z } >= _03_[14:12];
  assign celloutsig_0_30z = celloutsig_0_10z[2:0] >= { celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_28z };
  assign celloutsig_0_0z = in_data[41] & ~(in_data[60]);
  assign celloutsig_0_49z = celloutsig_0_23z & ~(celloutsig_0_20z);
  assign celloutsig_0_6z = _03_[12] & ~(celloutsig_0_4z[5]);
  assign celloutsig_0_7z = _03_[12] & ~(celloutsig_0_5z[1]);
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_1z);
  assign celloutsig_0_33z = - _03_[6:4];
  assign celloutsig_0_62z = - { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_56z, celloutsig_0_49z, celloutsig_0_9z };
  assign celloutsig_0_10z = - { celloutsig_0_2z[9:7], celloutsig_0_9z };
  assign celloutsig_0_17z = - { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_19z = - celloutsig_0_17z[13:6];
  assign celloutsig_0_34z = | { celloutsig_0_26z[1:0], celloutsig_0_24z };
  assign celloutsig_0_45z = | { celloutsig_0_33z[2:1], celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_23z };
  assign celloutsig_0_56z = | in_data[57:53];
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = | { celloutsig_1_10z, _02_[2:1] };
  assign celloutsig_0_9z = | { celloutsig_0_4z, in_data[81:79] };
  assign celloutsig_0_21z = | celloutsig_0_17z[12:4];
  assign celloutsig_0_38z = celloutsig_0_19z[7:5] <<< celloutsig_0_18z[3:1];
  assign celloutsig_0_4z = { in_data[57:47], celloutsig_0_0z } <<< { _00_, _01_, _03_[9:0] };
  assign celloutsig_0_5z = in_data[87:79] <<< in_data[46:38];
  assign celloutsig_0_68z = { celloutsig_0_10z, celloutsig_0_45z, celloutsig_0_5z } <<< { celloutsig_0_62z[6:4], celloutsig_0_41z, celloutsig_0_57z, celloutsig_0_5z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z } <<< { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_26z = { celloutsig_0_2z[7:6], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_0z } <<< { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[54:38] <<< { in_data[34], _03_[14:12], _00_, _01_, _03_[9:0], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_75z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_75z = { celloutsig_0_38z[1:0], celloutsig_0_45z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_76z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_76z = { celloutsig_0_68z[11:6], celloutsig_0_49z, celloutsig_0_75z, celloutsig_0_56z, celloutsig_0_36z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_18z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_18z = { celloutsig_0_2z[11:9], celloutsig_0_13z };
  assign _03_[11:10] = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
