http://scholar.google.com/scholar?hl=en&q=Akram+Ben+Ahmed+and+Abderazek+Ben+Abdallah.+2014.+Graceful+deadlock-free+fault-tolerant+routing+algorithm+for+3D+network-on-chip+architectures.+J.+Parallel+Distrib.+Comput.+74%2C+4+%282014%29%2C+2229%2D%2D2240.
http://scholar.google.com/scholar?hl=en&q=Konstantinos+Aisopos%2C+Andrew+DeOrio%2C+Li-Shiuan+Peh%2C+and+Valeria+Bertacco.+2011.+Ariadne%3A+Agnostic+reconfiguration+in+a+disconnected+network+environment.+In+PACT%E2%80%9911.+IEEE%2C+298%2D%2D309.
http://scholar.google.com/scholar?hl=en&q=Sara+Akbari%2C+Ali+Shafiee%2C+Mahmoud+Fathy%2C+and+Reza+Berangi.+2012.+AFRA%3A+A+low+cost+high+performance+reliable+routing+for+3D+mesh+NoCs.+In+DATE%E2%80%9912.+IEEE%2C+332%2D%2D337.
http://scholar.google.com/scholar?hl=en&q=Muhammad+Ali%2C+Michael+Welzl%2C+and+Sven+Hessler.+2007.+A+fault+tolerant+mechanism+for+handling+permanent+and+transient+failures+in+a+network+on+chip.+In+ITNG%E2%80%9907.+IEEE%2C+1027%2D%2D1032.
http://scholar.google.com/scholar?hl=en&q=Joel+Baker.+2011.+De+Bruijn+graphs+and+their+applications+to+fault+tolerant+networks.+Oregon+State+University.
http://scholar.google.com/scholar?hl=en&q=Marco+Balboni%2C+Jos%C3%A9+Flich%2C+and+Davide+Bertozzi.+2015.+Synergistic+use+of+multiple+on-chip+networks+for+ultra-low+latency+and+scalable+distributed+routing+reconfiguration.+In+DATE%E2%80%9915.+EDA+Consortium%2C+806%2D%2D811.
http://scholar.google.com/scholar?hl=en&q=Shane+Bell%2C+Bruce+Edwards%2C+John+Amann%2C+Rich+Conlin%2C+Kevin+Joyce%2C+Vince+Leung%2C+John+MacKay+et+al.+2008.+Tile64-processor%3A+A+64-core+soc+with+mesh+interconnect.+In+ISSCC%E2%80%9908.+IEEE%2C+88%2D%2D598.
http://scholar.google.com/scholar?hl=en&q=Christian+Bienia+and+Kai+Li.+2011.+Benchmarking+Modern+Processors.+Ph.D.+dissertation.+Princeton+University.
http://scholar.google.com/scholar?hl=en&q=Rimpy+Bishnoi%2C+Vijay+Laxmi%2C+Manoj+Singh+Gaur%2C+and+Jos%C3%A9+Flich.+2015.+D+2-LBDR%3A+Distance-driven+routing+to+handle+permanent+failures+in+2D+mesh+NOCs.+In+DATE%E2%80%9915.+EDA+Consortium%2C+800%2D%2D805.
http://scholar.google.com/scholar?hl=en&q=Fabien+Chaix%2C+Dimiter+Avresky%2C+Nacer-Eddine+Zergainoh%2C+and+Michael+Nicolaidis.+2010.+Fault-tolerant+deadlock-free+adaptive+routing+for+any+set+of+link+and+node+failures+in+multi-cores+systems.+In+NCA%E2%80%9910.+IEEE%2C+52%2D%2D59.
http://scholar.google.com/scholar?hl=en&q=Yung-Chang+Chang%2C+Ching-Te+Chiu%2C+Shih-Yin+Lin%2C+and+Chung-Kai+Liu.+2011.+On+the+design+and+analysis+of+fault+tolerant+NoC+architecture+using+spare+routers.+In+ASP-DAC%E2%80%9911.+IEEE%2C+431%2D%2D436.
http://scholar.google.com/scholar?hl=en&q=Changlin+Chen%2C+Ye+Lu%2C+and+Sorin+D.+Cotofana.+2012.+A+novel+flit+serialization+strategy+to+utilize+partially+faulty+links+in+networks-on-chip.+In+NOCS%E2%80%9912.+IEEE%2C+124%2D%2D131.
http://scholar.google.com/scholar?hl=en&q=Yiou+Chen%2C+Jianhao+Hu%2C+and+Xiang+Ling.+2009.+De+Bruijn+graph+based+3D+network+on+chip+architecture+design.+In+International+Conference+on+Communications%2C+Circuits+and+Systems+%28ICCCAS%E2%80%9909%29.+IEEE%2C+986%2D%2D990.
http://scholar.google.com/scholar?hl=en&q=Yiou+Chen%2C+Jianhao+Hu%2C+and+Xiang+Ling.+2006.+A+recursively+construction+scheme+for+super+fault-tolerant+Hamiltonian+graphs.+Appl.+Math.+Comput.+177%2C+2+%282006%29%2C+465%2D%2D481.
http://scholar.google.com/scholar?hl=en&q=George+Chrysos.+2014.+Intel%C2%AE+xeon+phi+coprocessor%E2%80%94The+architecture.+Intel+Whitepaper+%282014%29.
http://scholar.google.com/scholar?hl=en&q=Jacques+Henri+Collet%2C+Ahmed+Louri%2C+Vivek+Tulsidas+Bhat%2C+and+Pavan+Poluri.+2011.+ROBUST%3A+A+new+self-healing+fault-tolerant+NoC+router.+In+NoCArc%E2%80%9911.+ACM%2C+11%2D%2D16.
http://scholar.google.com/scholar?hl=en&q=International+Roadmap+Commitee.+2014.+International+technology+roadmap+for+semiconductors.+%282014%29.+www.itrs.net.
http://scholar.google.com/scholar?hl=en&q=Cristian+Constantinescu.+2003.+Trends+and+challenges+in+VLSI+circuit+reliability.+MICRO%E2%80%9903+4+%282003%29%2C+14%2D%2D19.
http://scholar.google.com/scholar?hl=en&q=Kypros+Constantinides%2C+Stephen+Plaza%2C+Jason+Blome%2C+Bin+Zhang%2C+Valeria+Bertacco%2C+Scott+Mahlke%2C+Todd+Austin%2C+and+Michael+Orshansky.+2006.+Bulletproof%3A+A+defect-tolerant+CMP+switch+architecture.+In+HPCA%E2%80%9906.+IEEE%2C+5%2D%2D16.
http://scholar.google.com/scholar?hl=en&q=William+J.+Dally+and+Hiromichi+Aoki.+1993.+Deadlock-free+adaptive+routing+in+multicomputer+networks+using+virtual+channels.+TPDS%E2%80%9993+4%2C+4+%281993%29%2C+466%2D%2D475.
http://scholar.google.com/scholar?hl=en&q=William+James+Dally+and+Brian+Patrick+Towles.+2004.+Principles+and+Practices+of+Interconnection+Networks.+Elsevier.
http://scholar.google.com/scholar?hl=en&q=Giovanni+De+Micheli+and+Luca+Benini.+2006.+Networks+on+Chips%3A+Technology+and+Tools.+Academic+Press.
http://scholar.google.com/scholar?hl=en&q=Andrew+DeOrio%2C+David+Fick%2C+Valeria+Bertacco%2C+Dennis+Sylvester%2C+David+Blaauw%2C+Jin+Hu%2C+and+Gregory+Chen.+2012.+A+reliable+routing+architecture+and+algorithm+for+NoCs.+IEEE+Trans.+Comput.-Aided+Design+Integr.+Circ.+Syst.+31%2C+5+%282012%29%2C+726%2D%2D739.
http://scholar.google.com/scholar?hl=en&q=Giorgos+Dimitrakopoulos+and+Emmanouil+Kalligeros.+2012.+Low-cost+fault-tolerant+switch+allocator+for+network-on-chip+routers.+In+INA-OCMC%E2%80%9912.+ACM%2C+25%2D%2D28.
http://scholar.google.com/scholar?hl=en&q=Michael+Dimopoulos%2C+Yi+Gang%2C+Lorena+Anghel%2C+Mounir+Benabdenbi%2C+Nacer-Eddine+Zergainoh%2C+and+Michael+Nicolaidis.+2014.+Fault-tolerant+adaptive+routing+under+an+unconstrained+set+of+node+and+link+failures+for+many-core+systems-on-chip.+Microprocess.+Microsyst.+38%2C+6+%28August+2014%29%2C+620%2D%2D635.
http://scholar.google.com/scholar?hl=en&q=Dominic+DiTomaso%2C+Avinash+Kodi%2C+and+Ahmed+Louri.+2014.+QORE%3A+A+fault+tolerant+network-on-chip+architecture+with+power-efficient+quad-function+channel+%28QFC%29+buffers.+HPCA%E2%80%9914+%282014%29.
http://scholar.google.com/scholar?hl=en&q=Ding-Zhu+Du%2C+D.+Frank+Hsu%2C+Frank+K.+Hwang%2C+and+X.+M.+Zhang.+1991.+The+Hamiltonian+property+of+generalized+de+Bruijn+digraphs.+J.+Combin.+Theory%2C+Ser.+B+52%2C+1+%281991%29%2C+1%2D%2D8.
http://scholar.google.com/scholar?hl=en&q=Xinming+Duan%2C+Yulu+Yang%2C+Mei+Yang%2C+Lei+Li%2C+and+Yingtao+Jiang.+2007.+Topology+and+binary+routing+schemes+of+a+PRDT-based+NoC.+In+ITNG%E2%80%9907.+IEEE%2C+920%2D%2D924.
http://scholar.google.com/scholar?hl=en&q=Jos%C3%A9+Duato.+1993.+A+new+theory+of+deadlock-free+adaptive+routing+in+wormhole+networks.+IEEE+Trans.+Parallel+Distrib.+Syst.+4%2C+12+%281993%29%2C+1320%2D%2D1331.
http://scholar.google.com/scholar?hl=en&q=Jos%C3%A9+Duato.+1995.+A+necessary+and+sufficient+condition+for+deadlock-free+adaptive+routing+in+wormhole+networks.+IEEE+Trans.+Parallel+Distrib.+Syst.+6%2C+10+%281995%29%2C+1055%2D%2D1067.
http://scholar.google.com/scholar?hl=en&q=Beno%C3%AEt+Dupont+de+Dinechin%2C+Pierre+Guironnet+de+Massas%2C+Guillaume+Lager%2C+Cl%C3%A9ment+L%C3%A9ger%2C+Benjamin+Orgogozo%2C+J%C3%A9r%C3%B4me+Reybert%2C+and+Thierry+Strudel.+2013.+A+distributed+run-time+environment+for+the+Kalray+MPPA%C2%AE-256+integrated+manycore+processor.+Proc.+Comput.+Sci.+18+%282013%29%2C+1654%2D%2D1663.
http://scholar.google.com/scholar?hl=en&q=Mojtaba+Ebrahimi%2C+Masoud+Daneshtalab%2C+and+Juha+Plosila.+2013a.+High+performance+fault-tolerant+routing+algorithm+for+NoC-based+many-core+systems.+In+PDP%E2%80%9913.+IEEE%2C+462%2D%2D469.
http://scholar.google.com/scholar?hl=en&q=Mojtaba+Ebrahimi%2C+Masoud+Daneshtalab%2C+Juha+Plosila%2C+and+Hannu+Tenhunen.+2013b.+Minimal-path+fault-tolerant+approach+using+connection-retaining+structure+in+networks-on-chip.+In+NOCS%E2%80%9913.+IEEE%2C+1%2D%2D8.
http://scholar.google.com/scholar?hl=en&q=Qin+Fan%2C+Yulu+Yang%2C+Akira+Funahashi%2C+and+Hideharu+Amano.+1999.+A+torus+assignment+for+an+interconnection+network+recursive+diagonal+torus.+In+I-SPAN%E2%80%9999.+IEEE%2C+74%2D%2D79.
http://scholar.google.com/scholar?hl=en&q=David+Fick%2C+Andrew+DeOrio%2C+Gregory+Chen%2C+Valeria+Bertacco%2C+Dennis+Sylvester%2C+and+David+Blaauw.+2009a.+A+highly+resilient+routing+algorithm+for+fault-tolerant+NoCs.+In+DATE%E2%80%9909.+European+Design+and+Automation+Association%2C+21%2D%2D26.
http://scholar.google.com/scholar?hl=en&q=David+Fick%2C+Andrew+DeOrio%2C+Jin+Hu%2C+Valeria+Bertacco%2C+David+Blaauw%2C+and+Dennis+Sylvester.+2009b.+Vicis%3A+A+reliable+network+for+unreliable+silicon.+In+DAC%E2%80%9909.+ACM%2C+812%2D%2D817.
http://scholar.google.com/scholar?hl=en&q=Jose+Flich+and+Davide+Bertozzi.+2010.+Designing+Network+on-Chip+Architectures+in+the+Nanoscale+Era.+CRC+Press.
http://scholar.google.com/scholar?hl=en&q=Jose+Flich+and+Jose+Duato.+2008.+Logic-based+distributed+routing+for+NoCs.+Comput.+Architect.+Lett.+7%2C+1+%282008%29%2C+13%2D%2D16.
http://scholar.google.com/scholar?hl=en&q=Binzhang+Fu%2C+Yinhe+Han%2C+Huawei+Li%2C+and+Xiaowei+Li.+2014.+Zonedefense%3A+A+fault-tolerant+routing+for+2-D+meshes+without+virtual+channels.+IEEE+Trans.+Very+Large+Scale+Integr.+Syst.+22%2C+1+%282014%29%2C+113%2D%2D126.
http://scholar.google.com/scholar?hl=en&q=Yusuke+Fukushima%2C+Masaru+Fukushi%2C+and+Susumu+Horiguchi.+2009.+Fault-tolerant+routing+algorithm+for+network+on+chip+without+virtual+channels.+In+DFT%E2%80%9909.+IEEE%2C+313%2D%2D321.
http://scholar.google.com/scholar?hl=en&q=Elango+Ganesan+and+Dhiraj+K.+Pradhan.+2003.+Wormhole+routing+in+de+Bruijn+networks+and+hyper-de+Bruijn+networks.+In+ISCAS%E2%80%9903%2C+Vol.+3.+IEEE%2C+III%2D%2D870.
http://scholar.google.com/scholar?hl=en&q=Amlan+Ganguly%2C+Paul+Wettin%2C+Kevin+Chang%2C+and+Partha+Pande.+2011.+Complex+network+inspired+fault-tolerant+NoC+architectures+with+wireless+links.+In+NOCS%E2%80%9911.+ACM%2C+169%2D%2D176.
http://scholar.google.com/scholar?hl=en&q=Alberto+Ghiribaldi%2C+Daniele+Ludovici%2C+Francisco+Trivi%C3%B1o%2C+Alessandro+Strano%2C+Jos%C3%A9+Flich%2C+Jos%C3%A9+LUIS+S%C3%A1nchez%2C+Francisco+Alfaro%2C+Michele+Favalli%2C+and+Davide+Bertozzi.+2013.+A+complete+self-testing+and+self-configuring+NoC+infrastructure+for+cost-effective+MPSoCs.+TECS%E2%80%9913+12%2C+4+%282013%29%2C+106.
http://scholar.google.com/scholar?hl=en&q=Paul+Gillard+and+Cheng+Li.+2011.+Network-on-chip+%28NoC%29+topologies+and+performance%3A+A+review.+%282011%29%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Christopher+J.+Glass+and+Lionel+M.+Ni.+1992.+The+turn+model+for+adaptive+routing.+In+ACM+SIGARCH+Comput.+Architect.+News+20+%281992%29%2C+278%2D%2D287.
http://scholar.google.com/scholar?hl=en&q=Daniel+Greenfield%2C+Arnab+Banerjee%2C+Jeong-Gun+Lee%2C+and+Simon+Moore.+2007.+Implications+of+rent%E2%80%99s+rule+for+NoC+design+and+its+fault-tolerance.+In+NOCS%E2%80%9907.+IEEE%2C+283%2D%2D294.
http://scholar.google.com/scholar?hl=en&q=Michael+Gschwind%2C+H.+Peter+Hofstee%2C+Brian+Flachs%2C+Martin+Hopkins%2C+Yukio+Watanabe%2C+and+Takeshi+Yamazaki.+2006.+Synergistic+processing+in+cell%E2%80%99s+multicore+architecture.+IEEE+Micro+26%2C+2+%282006%29%2C+10%2D%2D24.
http://scholar.google.com/scholar?hl=en&q=Parisa+Khadem+Hamedani%2C+Natalie+Enright+Jerger%2C+and+Shaahin+Hessabi.+2014.+QuT%3A+A+low-power+optical+network-on-chip.+In+NOCS%E2%80%9914.+IEEE%2C+80%2D%2D87.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Hosseinabady%2C+Mohammad+Reza+Kakoee%2C+Jimson+Mathew%2C+and+Dhiraj+K.+Pradhan.+2007.+Reliable+network-on-chip+based+on+generalized+de+Bruijn+graph.+In+HLVDT%E2%80%9907.+IEEE%2C+3%2D%2D10.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Hosseinabady%2C+Mohammad+Reza+Kakoee%2C+Jimson+Mathew%2C+and+Dhiraj+K.+Pradhan.+2008.+De+Bruijn+graph+as+a+low+latency+scalable+architecture+for+energy+efficient+massive+NoCs.+In+DATE%E2%80%9908.+ACM%2C+1370%2D%2D1373.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Hosseinabady%2C+Mohammad+Reza+Kakoee%2C+Jimson+Mathew%2C+and+Dhiraj+K.+Pradhan.+2011.+Low+latency+and+energy+efficient+scalable+architecture+for+massive+NoCs+using+generalized+de+Bruijn+graph.+IEEE+Trans.+Very+Large+Scale+Integr.+Syst.+19%2C+8+%282011%29%2C+1469%2D%2D1480.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Reza+Kakoee%2C+Valeria+Bertacco%2C+and+Luca+Benini.+2011.+A+distributed+and+topology-agnostic+approach+for+on-line+NoC+testing.+In+NOCS%E2%80%9911.+ACM%2C+113%2D%2D120.
http://scholar.google.com/scholar?hl=en&q=John+Keane%2C+Shrinivas+Venkatraman%2C+Paulo+Butzen%2C+and+Chris+H.+Kim.+2011.+An+array-based+test+circuit+for+fully+automated+gate+dielectric+breakdown+characterization.+IEEE+Trans.+Very+Large+Scale+Integr.+Syst.+19%2C+5+%282011%29%2C+787%2D%2D795.
http://scholar.google.com/scholar?hl=en&q=Soroush+Khaleghi+and+Wenjing+Rao.+2013.+Spare+sharing+network+enhancement+for+scalable+systems.+In+DFT%E2%80%9913.+IEEE%2C+249%2D%2D254.
http://scholar.google.com/scholar?hl=en&q=Jongman+Kim%2C+Dongkook+Park%2C+Theo+Theocharides%2C+Narayanan+Vijaykrishnan%2C+and+Chita+R.+Das.+2005.+A+low+latency+router+supporting+adaptivity+for+on-chip+interconnects.+In+DAC%E2%80%9905.+ACM%2C+559%2D%2D564.
http://scholar.google.com/scholar?hl=en&q=Jongman+Kim%2C+Chrysostomos+Nicopoulos%2C+Dongkook+Park%2C+Vijaykrishnan+Narayanan%2C+Mazin+S.+Yousif%2C+and+Chita+R.+Das.+2006.+A+gracefully+degrading+and+energy-efficient+modular+router+architecture+for+on-chip+networks.+In+ACM+SIGARCH+Comput.+Architect.+News%2C+34+%282006%29%2C+4%2D%2D15.
http://scholar.google.com/scholar?hl=en&q=John+Kim%2C+James+Balfour%2C+and+William+Dally.+2007.+Flattened+butterfly+topology+for+on-chip+networks.+In+MICRO%E2%80%9907.+IEEE+Computer+Society%2C+172%2D%2D182.
http://scholar.google.com/scholar?hl=en&q=Young+Bok+Kim+and+Yong-Bin+Kim.+2007.+Fault+tolerant+source+routing+for+network-on-chip.+In+DFT%E2%80%9907.+IEEE%2C+12%2D%2D20.
http://scholar.google.com/scholar?hl=en&q=Michihiro+Koibuchi%2C+Hiroki+Matsutani%2C+Hideharu+Amano%2C+and+Timothy+Mark+Pinkston.+2008.+A+lightweight+fault-tolerant+mechanism+for+network-on-chip.+In+NOCS%E2%80%9908.+IEEE+Computer+Society%2C+13%2D%2D22.
http://scholar.google.com/scholar?hl=en&q=Nasser+Kurd%2C+Mashrur+Chowdhury%2C+Edward+Burton%2C+Thomas+P.+Thomas%2C+Christopher+Mozak%2C+Brent+Boswell%2C+Manoj+Lal%2C+Anant+Deval%2C+James+Douglas%2C+Mahmoud+Elassal%2C+Ankireddy+Nalamalpu%2C+Timothy+M.+Wilson%2C+Matthew+Merten%2C+Srinivas+Chennupaty%2C+Wilfred+Gomes%2C+and+Ravindra+Kumar.+2014.+5.9+Haswell%3A+A+family+of+IA+22nm+processors.+In+ISSCC%E2%80%9914.+IEEE%2C+112%2D%2D113.
http://scholar.google.com/scholar?hl=en&q=Doowon+Lee%2C+Ritesh+Parikh%2C+and+Valeria+Bertacco.+2014.+Brisk+and+limited-impact+NoC+routing+reconfiguration.+In+DATE%E2%80%9914.+IEEE%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Teijo+Lehtonen%2C+Pasi+Liljeberg%2C+and+Juha+Plosila.+2007.+Online+reconfigurable+self-timed+links+for+fault+tolerant+NoC.+VLSI+design+2007+%282007%29.
http://scholar.google.com/scholar?hl=en&q=Louis+H.+Liang.+1996.+Methods+and+apparatus+for+test+and+burn-in+of+integrated+circuit+devices.+%28July+2+1996%29.+US+Patent+5%2C532%2C612.
http://scholar.google.com/scholar?hl=en&q=Cheng+Liu%2C+Lei+Zhang%2C+Yinhe+Han%2C+and+Xiaowei+Li.+2011.+A+resilient+on-chip+router+design+through+data+path+salvaging.+In+ASP-DAC%E2%80%9911.+IEEE%2C+437%2D%2D442.
http://scholar.google.com/scholar?hl=en&q=Igor+Loi%2C+Subhasish+Mitra%2C+Thomas+H.+Lee%2C+Shinobu+Fujita%2C+and+Luca+Benini.+2008.+A+low-overhead+fault+tolerance+scheme+for+TSV-based+3D+network+on+chip+links.+In+ICCAD%E2%80%9908.+IEEE%2C+598%2D%2D602.
http://scholar.google.com/scholar?hl=en&q=Igor+Loi%2C+Federico+Angiolini%2C+Shinobu+Fujita%2C+Subhasish+Mitra%2C+and+Luca+Benini.+2011.+Characterization+and+implementation+of+fault-tolerant+vertical+links+for+3-D+networks-on-chip.+IEEE+Trans.+Comput.-Aided+Design+Integr.+Circ.+Syst.+30%2C+1+%282011%29%2C+124%2D%2D134.
http://scholar.google.com/scholar?hl=en&q=Sumit+D.+Mediratta+and+Jeffrey+Draper.+2007.+Characterization+of+a+fault-tolerant+NoC+router.+In+ISCAS%E2%80%9907.+IEEE%2C+381%2D%2D384.
http://scholar.google.com/scholar?hl=en&q=Andres+Mejia%2C+Jose+Flich%2C+Jose+Duato%2C+Sven-Arne+Reinemo%2C+and+Tor+Skeie.+2006.+Segment-based+routing%3A+An+efficient+fault-tolerant+routing+algorithm+for+meshes+and+tori.+In+IPDPS%E2%80%9906.+IEEE%2C+10+pp.
http://scholar.google.com/scholar?hl=en&q=Andres+Mejia%2C+Maurizio+Palesi%2C+Jos%C3%A9+Flich%2C+Shashi+Kumar%2C+Pedro+L%C3%B3pez%2C+Rickard+Holsmark%2C+and+Jos%C3%A9+Duato.+2009.+Region-based+routing%3A+A+mechanism+to+support+efficient+routing+algorithms+in+NoCs.+IEEE+Trans.+Very+Large+Scale+Integr.+Syst.+17%2C+3+%282009%29%2C+356%2D%2D369.
http://scholar.google.com/scholar?hl=en&q=Randy+Morris%2C+Avinash+Karanth+Kodi%2C+and+Ahmed+Louri.+2012.+Dynamic+reconfiguration+of+3D+photonic+networks-on-chip+for+maximizing+performance+and+improving+fault+tolerance.+In+MICRO%E2%80%9912.+IEEE+Computer+Society%2C+282%2D%2D293.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Hossein+Neishaburi+and+Zeljko+Zilic.+2009.+Reliability+aware+NoC+router+architecture+using+input+channel+buffer+sharing.+In+GLSVLSI%E2%80%9909.+ACM%2C+511%2D%2D516.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Hossein+Neishaburi+and+Zeljko+Zilic.+2011.+ERAVC%3A+Enhanced+reliability+aware+NoC+router.+In+SQED%E2%80%9911.+IEEE%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Mohammad+Hossein+Neishaburi+and+Zeljko+Zilic.+2013.+NISHA%3A+A+fault-tolerant+NoC+router+enabling+deadlock-free+interconnection+of+subnets+in+hierarchical+architectures.+J.+Syst.+Architect.+59%2C+7+%282013%29%2C+551%2D%2D569.
http://scholar.google.com/scholar?hl=en&q=A.+Nojeh%2C+P.+Pande%2C+A.+Ganguly%2C+S.+Sheikhaei%2C+B.+Belzer%2C+and+A.+Ivanov.+2008.+Reliability+of+wireless+on-chip+interconnects+based+on+carbon+nanotube+antennas.+In+IMS3TW%E2%80%9908.+IEEE%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=John+D.+Owens%2C+William+J.+Dally%2C+Ron+Ho%2C+D.+N.+Jay+Jayasimha%2C+Stephen+W.+Keckler%2C+and+Li-Shiuan+Peh.+2007.+Research+challenges+for+on-chip+interconnection+networks.+MICRO%E2%80%9907+%282007%29%2C+96%2D%2D108.
http://scholar.google.com/scholar?hl=en&q=Yan+Pan%2C+Prabhat+Kumar%2C+John+Kim%2C+Gokhan+Memik%2C+Yu+Zhang%2C+and+Alok+Choudhary.+2009.+Firefly%3A+Illuminating+future+network-on-chip+with+nanophotonics.+In+ACM+SIGARCH+Comput.+Architect.+News+37+%282009%29%2C+429%2D%2D440.
http://scholar.google.com/scholar?hl=en&q=Ritesh+Parikh+and+Valeria+Bertacco.+2011.+Formally+enhanced+runtime+verification+to+ensure+NoC+functional+correctness.+In+MICRO%E2%80%9911.+ACM%2C+410%2D%2D419.
http://scholar.google.com/scholar?hl=en&q=Ritesh+Parikh+and+Valeria+Bertacco.+2013.+Udirec%3A+Unified+diagnosis+and+reconfiguration+for+frugal+bypass+of+NoC+faults.+In+Micro%E2%80%9913.+ACM%2C+148%2D%2D159.
http://scholar.google.com/scholar?hl=en&q=Hyunmin+Park+and+Dharma+P.+Agrawal.+1995.+A+novel+deadlock-free+routing+technique+for+a+class+of+de+Bruijn+graph+based+networks.+In+IPDPS%E2%80%9995.+IEEE%2C+524%2D%2D531.
http://scholar.google.com/scholar?hl=en&q=Seungjin+Park%2C+Jong-Hoon+Youn%2C+and+Bella+Bose.+2000.+Fault-tolerant+wormhole+routing+algorithms+in+meshes+in+the+presence+of+concave+faults.+In+IPDPS%E2%80%9900.+IEEE%2C+633%2D%2D638.
http://scholar.google.com/scholar?hl=en&q=Sudeep+Pasricha+and+Yong+Zou.+2011.+A+low+overhead+fault+tolerant+routing+scheme+for+3D+Networks-on-Chip.+In+ISQED%E2%80%9911.+IEEE%2C+1%2D%2D8.
http://scholar.google.com/scholar?hl=en&q=Pavan+Poluri+and+Ahmed+Louri.+2013.+Tackling+permanent+faults+in+the+network-on-chip+router+pipeline.+In+SBAC-PAD%E2%80%9913.+IEEE%2C+49%2D%2D56.
http://scholar.google.com/scholar?hl=en&q=Antonio+Pullini%2C+Federico+Angiolini%2C+Srinivasan+Murali%2C+David+Atienza%2C+Giovanni+De+Micheli%2C+and+Luca+Benini.+2007.+Bringing+NoCs+to+65+nm.+IEEE+Micro+27%2C+5+%282007%29%2C+75%2D%2D85.
http://scholar.google.com/scholar?hl=en&q=Martin+Radetzki%2C+Chaochao+Feng%2C+Xueqian+Zhao%2C+and+Axel+Jantsch.+2013.+Methods+for+fault+tolerance+in+networks-on-chip.+CSUR+46%2C+1+%282013%29%2C+8.
http://scholar.google.com/scholar?hl=en&q=Amir-Mohammad+Rahmani%2C+Pasi+Liljeberg%2C+Khalid+Latif%2C+Juha+Plosila%2C+Kameswar+Rao+Vaddina%2C+and+Hannu+Tenhunen.+2011.+Congestion+aware%2C+fault+tolerant%2C+and+thermally+efficient+inter-layer+communication+scheme+for+hybrid+NoC-bus+3D+architectures.+In+NOCS%E2%80%9911.+IEEE%2C+65%2D%2D72.
http://scholar.google.com/scholar?hl=en&q=Fatemeh+Refan%2C+Homa+Alemzadeh%2C+Saeed+Safari%2C+Paolo+Prinetto%2C+and+Zainalabedin+Navabi.+2008.+Reliability+in+application+specific+mesh-based+NoC+architectures.+In+IOLTS%E2%80%9908.+IEEE%2C+207%2D%2D212.
http://scholar.google.com/scholar?hl=en&q=Pengju+Ren%2C+Qingxin+Meng%2C+Xiaowei+Ren%2C+and+Nanning+Zheng.+2014.+Fault-tolerant+routing+for+on-chip+network+without+using+virtual+channels.+In+DAC%E2%80%9914.+ACM%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Yu+Ren%2C+Leibo+Liu%2C+Shouyi+Yin%2C+Jie+Han%2C+Qinghua+Wu%2C+and+Shaojun+Wei.+2013.+A+fault+tolerant+NoC+architecture+using+quad-spare+mesh+topology+and+dynamic+reconfiguration.+J.+Syst.+Architect.+59%2C+7+%282013%29%2C+482%2D%2D491.
http://scholar.google.com/scholar?hl=en&q=Samuel+Rodrigo%2C+Jose+Flich%2C+Antoni+Roca%2C+Simone+Medardoni%2C+Davide+Bertozzi%2C+J.+Camacho%2C+Federico+Silla%2C+and+Jose+Duato.+2010.+Addressing+manufacturing+challenges+with+cost-efficient+fault+tolerant+routing.+In+NOCS%E2%80%9910.+IEEE%2C+25%2D%2D32.
http://scholar.google.com/scholar?hl=en&q=Maheswara+R.+Samatham+and+Dhiraj+K.+Pradhan.+1989.+The+de+bruijn+multiprocessor+network%3A+A+versatile+parallel+processing+and+sorting+network+for+VLSI.+IEEE+Trans.+Comput.+38%2C+4+%281989%29%2C+567%2D%2D581.
http://scholar.google.com/scholar?hl=en&q=Timo+Schonwald%2C+Jochen+Zimmermann%2C+Oliver+Bringmann%2C+and+Wolfgang+Rosenstiel.+2007.+Fully+adaptive+fault-tolerant+routing+algorithm+for+network-on-chip+architectures.+In+DSD%E2%80%9907.+IEEE%2C+527%2D%2D534.
http://scholar.google.com/scholar?hl=en&q=Alessandro+Strano%2C+C.+G%C3%B3mez%2C+Daniele+Ludovici%2C+Michele+Favalli%2C+Mar%C3%ADa+Engracia+G%C3%B3mez%2C+and+Davide+Bertozzi.+2011.+Exploiting+network-on-chip+structural+redundancy+for+a+cooperative+and+scalable+built-in+self-test+architecture.+In+DATE%E2%80%9911.+IEEE%2C+1%2D%2D6.
http://scholar.google.com/scholar?hl=en&q=Alessandro+Strano%2C+Davide+Bertozzi%2C+Francisco+Trivino%2C+Jos%C3%A9+L.+S%C3%A1nchez%2C+Francisco+J.+Alfaro%2C+and+Jos%C3%A9+Flich.+2012.+Osr-lite%3A+Fast+and+deadlock-free+NoC+reconfiguration+framework.+In+SAMOS%E2%80%9912.+IEEE%2C+86%2D%2D95.
http://scholar.google.com/scholar?hl=en&q=Pao-Hwa+Sui+and+Sheng-De+Wang.+1997.+An+improved+algorithm+for+fault-tolerant+wormhole+routing+in+meshes.+IEEE+Trans.+Comput.+46%2C+9+%281997%29%2C+1040%2D%2D1042.
http://scholar.google.com/scholar?hl=en&q=Xianfang+Tan%2C+Lei+Zhang%2C+Shankar+Neelkrishnan%2C+Mei+Yang%2C+Yingtao+Jiang%2C+and+Yulu+Yang.+2008.+Scalable+and+fault-tolerant+network-on-chip+design+using+the+quartered+recursive+diagonal+torus+topology.+In+GLSVLSI%E2%80%9908.+ACM%2C+309%2D%2D314.
http://scholar.google.com/scholar?hl=en&q=Mojtaba+Valinataj%2C+Siamak+Mohammadi%2C+Juha+Plosila%2C+and+Pasi+Liljeberg.+2010.+A+fault-tolerant+and+congestion-aware+routing+algorithm+for+networks-on-chip.+In+DDECS%E2%80%9910.+IEEE%2C+139%2D%2D144.
http://scholar.google.com/scholar?hl=en&q=Arseniy+Vitkovskiy%2C+Vassos+Soteriou%2C+and+Chrysostomos+Nicopoulos.+2010.+A+fine-grained+link-level+fault-tolerant+mechanism+for+networks-on-chip.+In+ICCD%E2%80%9910.+IEEE%2C+447%2D%2D454.
http://scholar.google.com/scholar?hl=en&q=Arseniy+Vitkovskiy%2C+Vassos+Soteriou%2C+and+Chrysostomos+Nicopoulos.+2013.+Dynamic+fault-tolerant+routing+algorithm+for+networks-on-chip+based+on+localised+detouring+paths.+IET+Comput.+Dig.+Tech.+7%2C+2+%282013%29.
http://scholar.google.com/scholar?hl=en&q=Eduardo+Wachter%2C+Augusto+Erichsen%2C+Alexandre+Amory%2C+and+Fernando+Moraes.+2013.+Topology-agnostic+fault-tolerant+NoC+routing+method.+In+DATE%E2%80%9913.+EDA+Consortium%2C+1595%2D%2D1600.
http://scholar.google.com/scholar?hl=en&q=Dajin+Wang.+2003.+A+rectilinear-monotone+polygonal+fault+block+model+for+fault-tolerant+minimal+routing+in+mesh.+IEEE+Trans.+Comput.+52%2C+3+%282003%29%2C+310%2D%2D320.
http://scholar.google.com/scholar?hl=en&q=Jie+Wu.+2002.+A+deterministic+fault-tolerant+and+deadlock-free+routing+protocol+in+2-D+meshes+based+on+odd-even+turn+model.+In+Proceedings+of+the+16th+International+Conference+on+Supercomputing.+ACM%2C+67%2D%2D76.
http://scholar.google.com/scholar?hl=en&q=Jie+Wu.+2003.+A+fault-tolerant+and+deadlock-free+routing+protocol+in+2D+meshes+based+on+odd-even+turn+model.+IEEE+Trans.+Comput.+52%2C+9+%282003%29%2C+1154%2D%2D1169.
http://scholar.google.com/scholar?hl=en&q=Jie+Wu+and+Dajin+Wang.+2005.+Fault-tolerant+and+deadlock-free+routing+in+2-D+meshes+using+rectilinear-monotone+polygonal+fault+blocks.+Int.+J.+Parall.%2C+Emerg+Distrib+Syst+20%2C+2+%282005%29%2C+99%2D%2D111.
http://scholar.google.com/scholar?hl=en&q=Duan+Xinming+and+Sun+Xuemei.+2010.+Fault-tolerant+routing+in+a+PRDT+%282%2C+1%29-based+NoC.+In+ICCET%E2%80%9910%2C+Vol.+2.+IEEE%2C+V2-506%2D%2DV2-510.
http://scholar.google.com/scholar?hl=en&q=Guoqiang+Yang%2C+Mei+Yang%2C+Yulu+Yang%2C+and+Yingtao+Jiang.+2007.+On+the+physical+layout+of+PRDT-Based+NoCs.+ITNG%E2%80%9907+%282007%29%2C+729%2D%2D733.
http://scholar.google.com/scholar?hl=en&q=Mei+Yang%2C+Tao+Li%2C+Yingtao+Jiang%2C+and+Yulu+Yang.+2005.+Fault-tolerant+routing+schemes+in+RDT+%282%2C+2%2C+1%29%2F%26alpha%3B-based+interconnection+network+for+networks-on-chip+design.+In+ISPAN%E2%80%9905.+IEEE%2C+6+pp.
http://scholar.google.com/scholar?hl=en&q=Yulu+Yang%2C+Akira+Funahashi%2C+Akiya+Jouraku%2C+Hiroaki+Nishi%2C+Hideharu+Amano%2C+and+Toshinori+Sueyoshi.+2001.+Recursive+diagonal+torus%3A+An+interconnection+network+for+massively+parallel+computers.+IEEE+Trans.+Parallel+Distrib.+Syst.+12%2C+7+%282001%29%2C+701%2D%2D715.
http://scholar.google.com/scholar?hl=en&q=Qiaoyan+Yu%2C+Jos%C3%A9+Cano%2C+Jos%C3%A9+Flich%2C+and+Paul+Ampadu.+2012.+Transient+and+permanent+error+control+for+high-end+multiprocessor+systems-on-chip.+In+NOCS%E2%80%9912.+IEEE%2C+169%2D%2D176.
http://scholar.google.com/scholar?hl=en&q=Qiaoyan+Yu+and+Paul+Ampadu.+2011.+A+dual-layer+method+for+transient+and+permanent+error+co-management+in+NoC+links.+TCAS+II%3A+Express+Briefs+58%2C+1+%282011%29%2C+36%2D%2D40.
http://scholar.google.com/scholar?hl=en&q=Yang+Yu%2C+Mei+Yang%2C+Yulu+Yang%2C+and+Yingtao+Jiang.+2005.+A+rdt-based+interconnection+network+for+scalable+network-on-chip+designs.+In+ITCC%E2%80%9905+IEEE%2C+Vol.+2%2C+723%2D%2D728.
http://scholar.google.com/scholar?hl=en&q=Yang+Yulu+and+Hideharu+Amano.+1996.+Message+transfer+algorithms+on+the+recursive+diagonal+torus.+IEICE+TRANSACTIONS+on+Information+and+Systems+79%2C+2+%281996%29%2C+107%2D%2D116.
http://scholar.google.com/scholar?hl=en&q=Lei+Zhang%2C+Yinhe+Han%2C+Qiang+Xu%2C+and+Xiaowei+Li.+2008a.+Defect+tolerance+in+homogeneous+manycore+processors+using+core-level+redundancy+with+unified+topology.+In+DATE%E2%80%9908.+ACM%2C+891%2D%2D896.
http://scholar.google.com/scholar?hl=en&q=Meilin+Zhang%2C+Qiaoyan+Yu%2C+and+Paul+Ampadu.+2012.+Fine-grained+splitting+methods+to+address+permanent+errors+in+network-on-chip+links.+In+ISCAS%E2%80%9912.+IEEE%2C+2717%2D%2D2720.
http://scholar.google.com/scholar?hl=en&q=Zhen+Zhang%2C+Alain+Greiner%2C+and+Sami+Taktak.+2008b.+A+reconfigurable+routing+algorithm+for+a+fault-tolerant+2D-mesh+network-on-chip.+In+DAC%E2%80%9908.+IEEE%2C+441%2D%2D446.
http://scholar.google.com/scholar?hl=en&q=Haibo+Zhu%2C+Partha+Pratim+Pande%2C+and+Cristian+Grecu.+2007.+Performance+evaluation+of+adaptive+routing+algorithms+for+achieving+fault+tolerance+in+NoC+fabrics.+In+ASAP%E2%80%9907.+IEEE%2C+42%2D%2D47.
