
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os)


-- Running command `
        read_verilog output/ver/mul_i12_o12.v
        show -prefix output/gv/mul_i12_o12 -format gv
        ' --

1. Executing Verilog-2005 frontend: output/ver/mul_i12_o12.v
Parsing Verilog input from `output/ver/mul_i12_o12.v' to AST representation.
Generating RTLIL representation for module `\mul_i12_o12'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `output/gv/mul_i12_o12.dot'.
Dumping module mul_i12_o12 to page 1.
Exec: dot -Tgv 'output/gv/mul_i12_o12.dot' > 'output/gv/mul_i12_o12.gv.new' && mv 'output/gv/mul_i12_o12.gv.new' 'output/gv/mul_i12_o12.gv'

End of script. Logfile hash: 5764a40a82, CPU: user 0.03s system 0.00s, MEM: 24.11 MB peak
Yosys 0.9+4052 (git sha1 a5adb007, gcc 9.3.0-17ubuntu1~20.04 -fPIC -Os)
Time spent: 97% 1x show (0 sec), 2% 2x read_verilog (0 sec)
