Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Aug 12 13:18:08 2016
| Host         : wintermute running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 2 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.217       -1.217                      1                 1944        0.061        0.000                      0                 1848        0.264        0.000                       0                  1134  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk_fpga_0                                         {0.000 5.000}        10.000          100.000         
clk_fpga_1                                         {0.000 2.500}        5.000           200.000         
  clk_10                                           {0.000 50.000}       100.000         10.000          
    gmii_to_rgmii_0_gmii_clk_2_5m_out              {0.000 200.000}      400.000         2.500           
  clkfbout                                         {0.000 2.500}        5.000           200.000         
  gmii_clk_125m_out                                {0.000 4.000}        8.000           125.000         
    rgmii_tx_clk                                   {0.000 4.000}        8.000           125.000         
  gmii_to_rgmii_0_gmii_clk_25m_out                 {0.000 20.000}       40.000          25.000          
design_1_eth_mac_0_rgmii_rx_clk                    {0.000 4.000}        8.000           125.000         
  C                                                {0.000 4.000}        8.000           125.000         
design_1_eth_mac_1_rgmii_rx_clk                    {0.000 4.000}        8.000           125.000         
  C_1                                              {0.000 4.000}        8.000           125.000         
gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {0.000 4.000}        8.000           125.000         
gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                               7.845        0.000                       0                     1  
clk_fpga_1                                   0.965        0.000                      0                  987        0.061        0.000                      0                  987        0.264        0.000                       0                   595  
  clk_10                                                                                                                                                                                98.334        0.000                       0                     2  
    gmii_to_rgmii_0_gmii_clk_2_5m_out                                                                                                                                                  397.845        0.000                       0                     4  
  clkfbout                                                                                                                                                                               3.751        0.000                       0                     2  
  gmii_clk_125m_out                          3.868        0.000                      0                  402        0.121        0.000                      0                  402        3.500        0.000                       0                   267  
  gmii_to_rgmii_0_gmii_clk_25m_out                                                                                                                                                      37.845        0.000                       0                     5  
design_1_eth_mac_0_rgmii_rx_clk                                                                                                                                                          4.826        0.000                       0                     1  
  C                                          3.489        0.000                      0                  199        0.091        0.000                      0                  199        3.500        0.000                       0                   129  
design_1_eth_mac_1_rgmii_rx_clk                                                                                                                                                          4.826        0.000                       0                     1  
  C_1                                        3.373        0.000                      0                  199        0.121        0.000                      0                  199        3.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                         To Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                         --------                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gmii_clk_125m_out                                  clk_fpga_1                                               6.431        0.000                      0                   24                                                                        
C                                                  clk_fpga_1                                              -1.217       -1.217                      1                   13        0.195        0.000                      0                    1  
C_1                                                clk_fpga_1                                               6.622        0.000                      0                   12                                                                        
clk_fpga_1                                         gmii_clk_125m_out                                        3.061        0.000                      0                   24                                                                        
gmii_clk_125m_out                                  rgmii_tx_clk                                             0.357        0.000                      0                   10        0.635        0.000                      0                   10  
clk_fpga_1                                         C                                                        3.505        0.000                      0                   12                                                                        
gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  C                                                        0.053        0.000                      0                    5        0.252        0.000                      0                    5  
clk_fpga_1                                         C_1                                                      3.851        0.000                      0                   12                                                                        
gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  C_1                                                      0.077        0.000                      0                    5        0.223        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  C                  C                        5.255        0.000                      0                    7        0.382        0.000                      0                    7  
**async_default**  C_1                C_1                      5.309        0.000                      0                    7        0.445        0.000                      0                    7  
**async_default**  clk_fpga_1         clk_fpga_1               2.503        0.000                      0                   18        0.421        0.000                      0                   18  
**async_default**  gmii_clk_125m_out  gmii_clk_125m_out        5.457        0.000                      0                    8        0.474        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y28  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.582ns (41.173%)  route 2.260ns (58.827%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.771     3.065    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X101Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y71        FDRE (Prop_fdre_C_Q)         0.456     3.521 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=3, routed)           1.142     4.663    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[0]
    SLICE_X102Y72        LUT4 (Prop_lut4_I0_O)        0.124     4.787 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[0].gm1.m1_i_1__2/O
                         net (fo=1, routed)           0.000     4.787    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg_0[0]
    SLICE_X102Y72        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.300 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.300    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_n_0
    SLICE_X102Y73        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.457 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.597     6.055    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X104Y75        LUT6 (Prop_lut6_I1_O)        0.332     6.387 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.521     6.907    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_0
    SLICE_X104Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.592     7.771    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X104Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.229     8.000    
                         clock uncertainty           -0.083     7.917    
    SLICE_X104Y75        FDPE (Setup_fdpe_C_D)       -0.045     7.872    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.602ns (41.656%)  route 2.244ns (58.344%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 7.851 - 5.000 ) 
    Source Clock Delay      (SCD):    3.146ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.852     3.146    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X109Y68        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDRE (Prop_fdre_C_Q)         0.419     3.565 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           1.099     4.664    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X107Y67        LUT4 (Prop_lut4_I0_O)        0.299     4.963 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[2].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     4.963    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[2]
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.361 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.361    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[3].gms.ms_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.626     6.143    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X107Y69        LUT6 (Prop_lut6_I5_O)        0.329     6.472 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.519     6.992    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_0
    SLICE_X107Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.672     7.851    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X107Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.270     8.121    
                         clock uncertainty           -0.083     8.038    
    SLICE_X107Y69        FDPE (Setup_fdpe_C_D)       -0.081     7.957    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 2.454ns (70.670%)  route 1.018ns (29.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 7.783 - 5.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.824     3.118    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.572 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.018     6.591    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[11]
    SLICE_X105Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.604     7.783    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X105Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism              0.266     8.049    
                         clock uncertainty           -0.083     7.966    
    SLICE_X105Y64        FDRE (Setup_fdre_C_D)       -0.105     7.861    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -6.591    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.704ns (21.364%)  route 2.591ns (78.636%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 7.775 - 5.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.851     3.145    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y80        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDPE (Prop_fdpe_C_Q)         0.456     3.601 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=8, routed)           1.013     4.614    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X104Y75        LUT3 (Prop_lut3_I1_O)        0.124     4.738 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=3, routed)           0.693     5.431    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_reg
    SLICE_X104Y75        LUT6 (Prop_lut6_I4_O)        0.124     5.555 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.885     6.440    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X101Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.596     7.775    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X101Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.229     8.004    
                         clock uncertainty           -0.083     7.921    
    SLICE_X101Y71        FDRE (Setup_fdre_C_CE)      -0.205     7.716    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.704ns (21.364%)  route 2.591ns (78.636%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 7.775 - 5.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.851     3.145    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y80        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDPE (Prop_fdpe_C_Q)         0.456     3.601 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=8, routed)           1.013     4.614    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X104Y75        LUT3 (Prop_lut3_I1_O)        0.124     4.738 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=3, routed)           0.693     5.431    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_reg
    SLICE_X104Y75        LUT6 (Prop_lut6_I4_O)        0.124     5.555 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.885     6.440    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X101Y71        FDSE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.596     7.775    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X101Y71        FDSE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.229     8.004    
                         clock uncertainty           -0.083     7.921    
    SLICE_X101Y71        FDSE (Setup_fdse_C_CE)      -0.205     7.716    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.704ns (21.364%)  route 2.591ns (78.636%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 7.775 - 5.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.851     3.145    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y80        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDPE (Prop_fdpe_C_Q)         0.456     3.601 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=8, routed)           1.013     4.614    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X104Y75        LUT3 (Prop_lut3_I1_O)        0.124     4.738 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=3, routed)           0.693     5.431    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_reg
    SLICE_X104Y75        LUT6 (Prop_lut6_I4_O)        0.124     5.555 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.885     6.440    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X101Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.596     7.775    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X101Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.229     8.004    
                         clock uncertainty           -0.083     7.921    
    SLICE_X101Y71        FDRE (Setup_fdre_C_CE)      -0.205     7.716    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.704ns (21.364%)  route 2.591ns (78.636%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 7.775 - 5.000 ) 
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.851     3.145    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X107Y80        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDPE (Prop_fdpe_C_Q)         0.456     3.601 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=8, routed)           1.013     4.614    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X104Y75        LUT3 (Prop_lut3_I1_O)        0.124     4.738 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=3, routed)           0.693     5.431    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_reg
    SLICE_X104Y75        LUT6 (Prop_lut6_I4_O)        0.124     5.555 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[11]_i_1/O
                         net (fo=36, routed)          0.885     6.440    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X101Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.596     7.775    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X101Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.229     8.004    
                         clock uncertainty           -0.083     7.921    
    SLICE_X101Y71        FDRE (Setup_fdre_C_CE)      -0.205     7.716    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.716    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.303ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 2.454ns (71.356%)  route 0.985ns (28.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 7.783 - 5.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.824     3.118    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.572 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.985     6.558    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[5]
    SLICE_X105Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.604     7.783    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X105Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
                         clock pessimism              0.266     8.049    
                         clock uncertainty           -0.083     7.966    
    SLICE_X105Y64        FDRE (Setup_fdre_C_D)       -0.105     7.861    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.616%)  route 2.409ns (77.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.856     3.150    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X109Y84        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.826     4.432    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.124     4.556 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.943     5.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.640     6.263    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.682     7.861    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X110Y87        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]/C
                         clock pessimism              0.229     8.090    
                         clock uncertainty           -0.083     8.007    
    SLICE_X110Y87        FDRE (Setup_fdre_C_R)       -0.429     7.578    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[0]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.704ns (22.616%)  route 2.409ns (77.384%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.856     3.150    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/ref_clk
    SLICE_X109Y84        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.456     3.606 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1_reg/Q
                         net (fo=20, routed)          0.826     4.432    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/MDC_RISING_REG1
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.124     4.556 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1/O
                         net (fo=19, routed)          0.943     5.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[15]_i_1_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I5_O)        0.124     5.623 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1/O
                         net (fo=12, routed)          0.640     6.263    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[14]_i_1_n_0
    SLICE_X110Y87        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.682     7.861    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ref_clk
    SLICE_X110Y87        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]/C
                         clock pessimism              0.229     8.090    
                         clock uncertainty           -0.083     8.007    
    SLICE_X110Y87        FDRE (Setup_fdre_C_R)       -0.429     7.578    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[1]
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                  1.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.334%)  route 0.270ns (65.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.604     0.940    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X105Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y64        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.270     1.350    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.912     1.278    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.285     0.993    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.289    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.248%)  route 0.271ns (65.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.604     0.940    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X105Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y64        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.271     1.351    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_tdata[3]
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.912     1.278    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.285     0.993    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.289    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.738%)  route 0.303ns (68.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.604     0.940    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X105Y64        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y64        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.303     1.384    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_tdata[7]
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.912     1.278    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.285     0.993    
    RAMB36_X5Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.289    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.976%)  route 0.260ns (67.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.627     0.963    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X106Y80        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y80        FDRE (Prop_fdre_C_Q)         0.128     1.091 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.260     1.351    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.909     1.275    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.264     1.011    
    RAMB36_X5Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.254    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.634     0.970    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X111Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.166    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X111Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.906     1.272    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X111Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.302     0.970    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.078     1.048    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.602     0.938    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X105Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDCE (Prop_fdce_C_Q)         0.141     1.079 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.134    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X105Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.871     1.237    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X105Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.299     0.938    
    SLICE_X105Y67        FDCE (Hold_fdce_C_D)         0.076     1.014    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.634     0.970    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X111Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     1.166    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X111Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.906     1.272    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X111Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.302     0.970    
    SLICE_X111Y61        FDCE (Hold_fdce_C_D)         0.076     1.046    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.632     0.968    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X107Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y62        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.164    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X107Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.901     1.267    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X107Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.299     0.968    
    SLICE_X107Y62        FDCE (Hold_fdce_C_D)         0.075     1.043    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.632     0.968    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X109Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.164    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X109Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.901     1.267    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X109Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.299     0.968    
    SLICE_X109Y62        FDCE (Hold_fdce_C_D)         0.075     1.043    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.602     0.938    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X105Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y67        FDCE (Prop_fdce_C_Q)         0.141     1.079 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.134    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[10]
    SLICE_X105Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.871     1.237    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X105Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.299     0.938    
    SLICE_X105Y67        FDCE (Hold_fdce_C_D)         0.075     1.013    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y12     design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y13     design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y15     design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y16     design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y29   design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X106Y62    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X111Y61    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X108Y62    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_idelayctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y79    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X108Y85    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X108Y85    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y79    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X109Y66    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X109Y66    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X109Y66    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X109Y66    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y79    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X108Y85    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y79    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X108Y85    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[10]_srl2___i_gmii_to_rgmii_i_MANAGEMENT_MDIO_INTERFACE_1_SHIFT_REG_reg_r_3/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y79    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y79    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y79    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X111Y79    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_10
  To Clock:  clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       98.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            1.666         100.000     98.334     BUFR_X0Y0        design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clk10_div_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  gmii_to_rgmii_0_gmii_clk_2_5m_out
  To Clock:  gmii_to_rgmii_0_gmii_clk_2_5m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      397.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_to_rgmii_0_gmii_clk_2_5m_out
Waveform(ns):       { 0.000 200.000 }
Period(ns):         400.000
Sources:            { design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clk10_div_buf/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y1  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y3  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I0  n/a            2.155         400.000     397.845    BUFGCTRL_X0Y2  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m/I0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        3.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.704ns (18.528%)  route 3.096ns (81.472%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 14.291 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.832    10.752    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X111Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.677    14.291    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X111Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.600    14.891    
                         clock uncertainty           -0.066    14.825    
    SLICE_X111Y71        FDRE (Setup_fdre_C_CE)      -0.205    14.620    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.704ns (18.528%)  route 3.096ns (81.472%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 14.291 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.832    10.752    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X111Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.677    14.291    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X111Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.600    14.891    
                         clock uncertainty           -0.066    14.825    
    SLICE_X111Y71        FDRE (Setup_fdre_C_CE)      -0.205    14.620    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.236%)  route 2.956ns (80.764%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 14.289 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.692    10.612    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X111Y72        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.675    14.289    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X111Y72        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.600    14.889    
                         clock uncertainty           -0.066    14.823    
    SLICE_X111Y72        FDRE (Setup_fdre_C_CE)      -0.205    14.618    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.236%)  route 2.956ns (80.764%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 14.289 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.692    10.612    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X111Y72        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.675    14.289    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X111Y72        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.600    14.889    
                         clock uncertainty           -0.066    14.823    
    SLICE_X111Y72        FDRE (Setup_fdre_C_CE)      -0.205    14.618    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.236%)  route 2.956ns (80.764%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 14.289 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.692    10.612    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X111Y72        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.675    14.289    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X111Y72        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.600    14.889    
                         clock uncertainty           -0.066    14.823    
    SLICE_X111Y72        FDRE (Setup_fdre_C_CE)      -0.205    14.618    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.660ns  (logic 0.704ns (19.236%)  route 2.956ns (80.764%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.289ns = ( 14.289 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.692    10.612    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X111Y72        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.675    14.289    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X111Y72        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.600    14.889    
                         clock uncertainty           -0.066    14.823    
    SLICE_X111Y72        FDRE (Setup_fdre_C_CE)      -0.205    14.618    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.612    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.704ns (20.844%)  route 2.673ns (79.156%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.254ns = ( 14.254 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.881     9.405    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_7_out
    SLICE_X110Y74        LUT6 (Prop_lut6_I5_O)        0.124     9.529 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.800    10.329    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rd_en_i
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.639    14.254    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y15         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.600    14.853    
                         clock uncertainty           -0.066    14.788    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.345    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.704ns (19.499%)  route 2.906ns (80.501%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 14.291 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.643    10.562    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X110Y71        FDSE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.677    14.291    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X110Y71        FDSE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.600    14.891    
                         clock uncertainty           -0.066    14.825    
    SLICE_X110Y71        FDSE (Setup_fdse_C_CE)      -0.205    14.620    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.704ns (19.499%)  route 2.906ns (80.501%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 14.291 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.643    10.562    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X110Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.677    14.291    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X110Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.600    14.891    
                         clock uncertainty           -0.066    14.825    
    SLICE_X110Y71        FDRE (Setup_fdre_C_CE)      -0.205    14.620    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.058    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.704ns (19.499%)  route 2.906ns (80.501%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 14.291 - 8.000 ) 
    Source Clock Delay      (SCD):    6.952ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.852     6.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X109Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDCE (Prop_fdce_C_Q)         0.456     7.408 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/Q
                         net (fo=6, routed)           0.992     8.400    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/curr_fwft_state[0]
    SLICE_X110Y70        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gsafety_ic.rd_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.271     9.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/p_7_out
    SLICE_X110Y74        LUT5 (Prop_lut5_I4_O)        0.124     9.919 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gc0.count_d1[11]_i_1/O
                         net (fo=24, routed)          0.643    10.562    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en_into_bram
    SLICE_X110Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.677    14.291    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X110Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.600    14.891    
                         clock uncertainty           -0.066    14.825    
    SLICE_X110Y71        FDRE (Setup_fdre_C_CE)      -0.205    14.620    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  4.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.624     2.133    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X107Y74        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDCE (Prop_fdce_C_Q)         0.141     2.274 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     2.330    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X107Y74        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.891     2.749    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X107Y74        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.616     2.133    
    SLICE_X107Y74        FDCE (Hold_fdce_C_D)         0.076     2.209    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.604     2.113    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X103Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDCE (Prop_fdce_C_Q)         0.141     2.254 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.310    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X103Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.872     2.730    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X103Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.617     2.113    
    SLICE_X103Y67        FDCE (Hold_fdce_C_D)         0.076     2.189    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.606     2.115    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X101Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDCE (Prop_fdce_C_Q)         0.141     2.256 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.312    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X101Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.874     2.732    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X101Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.617     2.115    
    SLICE_X101Y65        FDCE (Hold_fdce_C_D)         0.075     2.190    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.601     2.110    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDPE (Prop_fdpe_C_Q)         0.141     2.251 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.307    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X103Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.869     2.727    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.617     2.110    
    SLICE_X103Y70        FDPE (Hold_fdpe_C_D)         0.075     2.185    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.624     2.133    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X107Y74        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDCE (Prop_fdce_C_Q)         0.141     2.274 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.330    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X107Y74        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.891     2.749    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X107Y74        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.616     2.133    
    SLICE_X107Y74        FDCE (Hold_fdce_C_D)         0.075     2.208    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.726ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.600     2.109    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X105Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDCE (Prop_fdce_C_Q)         0.141     2.250 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.306    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X105Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.868     2.726    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X105Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.617     2.109    
    SLICE_X105Y72        FDCE (Hold_fdce_C_D)         0.075     2.184    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.627     2.136    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X107Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y72        FDCE (Prop_fdce_C_Q)         0.141     2.277 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.333    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X107Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.894     2.752    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X107Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.616     2.136    
    SLICE_X107Y72        FDCE (Hold_fdce_C_D)         0.075     2.211    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.604     2.113    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X103Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y67        FDCE (Prop_fdce_C_Q)         0.141     2.254 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.310    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X103Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.872     2.730    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X103Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.617     2.113    
    SLICE_X103Y67        FDCE (Hold_fdce_C_D)         0.075     2.188    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.627     2.136    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X107Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDCE (Prop_fdce_C_Q)         0.141     2.277 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     2.333    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X107Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.895     2.753    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X107Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.617     2.136    
    SLICE_X107Y71        FDCE (Hold_fdce_C_D)         0.075     2.211    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.625     2.134    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/m_aclk
    SLICE_X106Y73        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.141     2.275 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.059     2.334    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X106Y73        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.892     2.750    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/m_aclk
    SLICE_X106Y73        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.616     2.134    
    SLICE_X106Y73        FDCE (Hold_fdce_C_D)         0.076     2.210    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_clk_125m_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y13     design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y15     design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I1
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y69     design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y57     design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y70     design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y84     design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y83     design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y58     design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y68    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y68    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.rd_en_int_sync_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y68    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.rd_en_int_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X104Y63    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X104Y63    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X104Y63    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X104Y63    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X104Y64    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X104Y64    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X111Y67    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_to_rgmii_0_gmii_clk_25m_out
  To Clock:  gmii_to_rgmii_0_gmii_clk_25m_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_to_rgmii_0_gmii_clk_25m_out
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/I0
Min Period  n/a     BUFGCTRL/I1         n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk_25m_2_5m/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  design_1_eth_mac_0_rgmii_rx_clk
  To Clock:  design_1_eth_mac_0_rgmii_rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_eth_mac_0_rgmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_port_0_rxc }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            3.174         8.000       4.826      BUFR_X1Y4  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        3.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.890ns (23.074%)  route 2.967ns (76.926%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 13.204 - 8.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.845     5.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.518     6.246 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.530     6.777    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Op1[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124     6.901 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.947     7.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.124     7.972 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.453     8.425    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_full_i_reg_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.549 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.037     9.585    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.644    13.204    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.437    13.642    
                         clock uncertainty           -0.035    13.607    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.075    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.890ns (23.255%)  route 2.937ns (76.745%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns = ( 13.204 - 8.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.845     5.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.518     6.246 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.530     6.777    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Op1[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124     6.901 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.947     7.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.124     7.972 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.453     8.425    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_full_i_reg_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.549 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.007     9.556    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.644    13.204    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.437    13.642    
                         clock uncertainty           -0.035    13.607    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.164    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 1.501ns (37.622%)  route 2.489ns (62.378%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.851     5.734    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X110Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDCE (Prop_fdce_C_Q)         0.419     6.153 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/Q
                         net (fo=3, routed)           1.151     7.304    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RD_PNTR_WR[9]
    SLICE_X111Y77        LUT4 (Prop_lut4_I3_O)        0.296     7.600 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[4].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     7.600    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[4]
    SLICE_X111Y77        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.057 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.298     8.355    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X112Y77        LUT6 (Prop_lut6_I5_O)        0.329     8.684 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           1.040     9.724    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_0
    SLICE_X112Y76        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.671    13.231    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X112Y76        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.477    13.708    
                         clock uncertainty           -0.035    13.673    
    SLICE_X112Y76        FDPE (Setup_fdpe_C_D)       -0.024    13.649    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.649    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  3.925    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.501ns (38.857%)  route 2.362ns (61.143%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.734ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.851     5.734    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X110Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDCE (Prop_fdce_C_Q)         0.419     6.153 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/Q
                         net (fo=3, routed)           1.151     7.304    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RD_PNTR_WR[9]
    SLICE_X111Y77        LUT4 (Prop_lut4_I3_O)        0.296     7.600 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[4].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     7.600    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/v1_reg[4]
    SLICE_X111Y77        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.057 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.298     8.355    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp1
    SLICE_X112Y77        LUT6 (Prop_lut6_I5_O)        0.329     8.684 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.913     9.597    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_0
    SLICE_X112Y76        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.671    13.231    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X112Y76        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.477    13.708    
                         clock uncertainty           -0.035    13.673    
    SLICE_X112Y76        FDPE (Setup_fdpe_C_D)       -0.059    13.614    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.614    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 1.794ns (44.964%)  route 2.196ns (55.036%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.845     5.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.518     6.246 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.530     6.777    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Op1[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124     6.901 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.947     7.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.124     7.972 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.719     8.690    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X110Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.270 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.384    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.718 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     9.718    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1_n_6
    SLICE_X110Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.672    13.232    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X110Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.477    13.709    
                         clock uncertainty           -0.035    13.674    
    SLICE_X110Y77        FDCE (Setup_fdce_C_D)        0.062    13.736    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 1.773ns (44.673%)  route 2.196ns (55.327%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.845     5.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.518     6.246 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.530     6.777    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Op1[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124     6.901 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.947     7.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.124     7.972 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.719     8.690    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X110Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.270 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.384    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.697 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     9.697    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1_n_4
    SLICE_X110Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.672    13.232    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X110Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.477    13.709    
                         clock uncertainty           -0.035    13.674    
    SLICE_X110Y77        FDCE (Setup_fdce_C_D)        0.062    13.736    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 1.699ns (43.621%)  route 2.196ns (56.379%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.845     5.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.518     6.246 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.530     6.777    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Op1[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124     6.901 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.947     7.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.124     7.972 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.719     8.690    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X110Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.270 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.384    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.623 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     9.623    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1_n_5
    SLICE_X110Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.672    13.232    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X110Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.477    13.709    
                         clock uncertainty           -0.035    13.674    
    SLICE_X110Y77        FDCE (Setup_fdce_C_D)        0.062    13.736    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.683ns (43.389%)  route 2.196ns (56.611%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 13.232 - 8.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.845     5.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.518     6.246 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.530     6.777    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Op1[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124     6.901 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.947     7.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.124     7.972 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.719     8.690    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X110Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.270 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.384    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X110Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.607 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     9.607    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1_n_7
    SLICE_X110Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.672    13.232    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X110Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.477    13.709    
                         clock uncertainty           -0.035    13.674    
    SLICE_X110Y77        FDCE (Setup_fdce_C_D)        0.062    13.736    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.680ns (43.345%)  route 2.196ns (56.655%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.845     5.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.518     6.246 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.530     6.777    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Op1[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124     6.901 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.947     7.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.124     7.972 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.719     8.690    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X110Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.270 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.604 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     9.604    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_6
    SLICE_X110Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.671    13.231    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X110Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.477    13.708    
                         clock uncertainty           -0.035    13.673    
    SLICE_X110Y76        FDCE (Setup_fdce_C_D)        0.062    13.735    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.659ns (43.036%)  route 2.196ns (56.964%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.728ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.845     5.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.518     6.246 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.530     6.777    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Op1[0]
    SLICE_X112Y75        LUT2 (Prop_lut2_I0_O)        0.124     6.901 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.947     7.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X112Y77        LUT3 (Prop_lut3_I1_O)        0.124     7.972 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.719     8.690    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X110Y75        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.270 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.270    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X110Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.583 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     9.583    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_4
    SLICE_X110Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.671    13.231    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X110Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.477    13.708    
                         clock uncertainty           -0.035    13.673    
    SLICE_X110Y76        FDCE (Setup_fdce_C_D)        0.062    13.735    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         13.735    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  4.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.449ns (16.127%)  route 2.335ns (83.873%))
  Logic Levels:           0  
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.703ns
    Source Clock Delay      (SCD):    3.403ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     1.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     1.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918     2.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.791     3.403    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y60         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y60         IDDR (Prop_iddr_C_Q1)        0.449     3.852 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/Q1
                         net (fo=2, routed)           2.335     6.187    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_tdata[0]
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.819     5.703    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     5.477    
    RAMB36_X5Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.619     6.096    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.096    
                         arrival time                           6.187    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.625     1.794    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.141     1.935 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.991    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.893     2.697    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.903     1.794    
    SLICE_X109Y78        FDCE (Hold_fdce_C_D)         0.076     1.870    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.902ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.625     1.794    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X109Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.141     1.935 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.991    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X109Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.892     2.696    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X109Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.902     1.794    
    SLICE_X109Y77        FDCE (Hold_fdce_C_D)         0.075     1.869    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.902ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.622     1.791    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X109Y75        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDCE (Prop_fdce_C_Q)         0.141     1.932 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.988    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X109Y75        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.889     2.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X109Y75        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.902     1.791    
    SLICE_X109Y75        FDCE (Hold_fdce_C_D)         0.075     1.866    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.904ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.626     1.795    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.141     1.936 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.992    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_d1
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.895     2.699    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                         clock pessimism             -0.904     1.795    
    SLICE_X113Y72        FDPE (Hold_fdpe_C_D)         0.075     1.870    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.625     1.794    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.141     1.935 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.991    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[10]
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.893     2.697    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.903     1.794    
    SLICE_X109Y78        FDCE (Hold_fdce_C_D)         0.075     1.869    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.627     1.796    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X110Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141     1.937 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.059     1.996    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X110Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.897     2.701    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X110Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.905     1.796    
    SLICE_X110Y79        FDCE (Hold_fdce_C_D)         0.076     1.872    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.902ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.625     1.794    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X109Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.141     1.935 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.991    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X109Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.892     2.696    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X109Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.902     1.794    
    SLICE_X109Y77        FDCE (Hold_fdce_C_D)         0.071     1.865    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.625     1.794    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.141     1.935 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     1.991    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[11]
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.893     2.697    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.903     1.794    
    SLICE_X109Y78        FDCE (Hold_fdce_C_D)         0.071     1.865    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.627     1.796    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X110Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.141     1.937 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.058     1.995    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X110Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.897     2.701    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X110Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.905     1.796    
    SLICE_X110Y79        FDCE (Hold_fdce_C_D)         0.071     1.867    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y16    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y31  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y73    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y60    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y59    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y68    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y67    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X112Y79   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_en_int_sync_1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X112Y79   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_en_int_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X112Y79   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_rst_int_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y79   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_en_int_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y79   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_en_int_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y79   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_rst_int_sync_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y79   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gsafety_ic.wr_rst_int_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y78   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X112Y78   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X113Y70   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X113Y70   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y71   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y79   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X105Y75   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X105Y75   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync2/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X105Y75   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync3/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X105Y75   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync4/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X105Y75   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/i_reset_sync_rx_reset/reset_sync5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y77   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y77   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X113Y74   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/link_status_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y77   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X109Y77   design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_eth_mac_1_rgmii_rx_clk
  To Clock:  design_1_eth_mac_1_rgmii_rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_eth_mac_1_rgmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_port_1_rxc }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            3.174         8.000       4.826      BUFR_X1Y5  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  C_1
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        3.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.583ns (35.038%)  route 2.935ns (64.962%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.773ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.860     5.773    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X111Y63        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y63        FDCE (Prop_fdce_C_Q)         0.419     6.192 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[6]/Q
                         net (fo=3, routed)           1.270     7.462    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rd_pntr_bin_reg[11][6]
    SLICE_X112Y63        LUT4 (Prop_lut4_I1_O)        0.299     7.761 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[3].gms.ms_i_1__2/O
                         net (fo=1, routed)           0.000     7.761    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg_0[3]
    SLICE_X112Y63        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.137 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.137    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms_n_0
    SLICE_X112Y64        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.294 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.814     9.109    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X113Y66        LUT6 (Prop_lut6_I1_O)        0.332     9.441 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.851    10.291    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_0
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.478    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X113Y66        FDPE (Setup_fdpe_C_D)       -0.047    13.664    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.664    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.828ns (21.356%)  route 3.049ns (78.644%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 13.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.693     8.210    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_full_i_reg_0
    SLICE_X108Y65        LUT5 (Prop_lut5_I4_O)        0.124     8.334 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.313     9.648    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.646    13.236    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    13.674    
                         clock uncertainty           -0.035    13.639    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    13.107    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.828ns (24.206%)  route 2.593ns (75.794%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 13.236 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           0.693     8.210    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ram_full_i_reg_0
    SLICE_X108Y65        LUT5 (Prop_lut5_I4_O)        0.124     8.334 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           0.857     9.191    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.646    13.236    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y12         RAMB36E1                                     r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.438    13.674    
                         clock uncertainty           -0.035    13.639    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.196    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.732ns (44.097%)  route 2.196ns (55.903%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.153     8.670    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X111Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.250 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.364 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.364    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.698 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000     9.698    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[10]
    SLICE_X111Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X111Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.478    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.062    13.773    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.711ns (43.797%)  route 2.196ns (56.203%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.153     8.670    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X111Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.250 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.364 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.364    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.677 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.000     9.677    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[12]
    SLICE_X111Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X111Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.478    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.062    13.773    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.637ns (42.712%)  route 2.196ns (57.288%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.153     8.670    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X111Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.250 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.364 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.364    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.603 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.000     9.603    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[11]
    SLICE_X111Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X111Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.478    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.062    13.773    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -9.603    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.621ns (42.471%)  route 2.196ns (57.529%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.153     8.670    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X111Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.250 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.364 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.364    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.587 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.000     9.587    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[9]
    SLICE_X111Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X111Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.478    13.746    
                         clock uncertainty           -0.035    13.711    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.062    13.773    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.618ns (42.426%)  route 2.196ns (57.574%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 13.270 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.153     8.670    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X111Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.250 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.584 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     9.584    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[6]
    SLICE_X111Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.680    13.270    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X111Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.478    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    13.774    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.597ns (42.107%)  route 2.196ns (57.893%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 13.270 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.153     8.670    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X111Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.250 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.563 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     9.563    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[8]
    SLICE_X111Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.680    13.270    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X111Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.478    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    13.774    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.523ns (40.955%)  route 2.196ns (59.045%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 13.270 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDPE (Prop_fdpe_C_Q)         0.456     6.226 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/Q
                         net (fo=2, routed)           0.412     6.639    design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Op1[0]
    SLICE_X113Y66        LUT2 (Prop_lut2_I0_O)        0.124     6.763 r  design_1_i/gmii_to_rgmii_axis_0/U0/or_gate_wr_en_fifo_1/Res[0]_INST_0/O
                         net (fo=2, routed)           0.631     7.394    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axis_tvalid
    SLICE_X113Y66        LUT3 (Prop_lut3_I1_O)        0.124     7.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gsafety_ic.wr_en_int_sync_1_i_1/O
                         net (fo=4, routed)           1.153     8.670    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/ram_full_i_reg
    SLICE_X111Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.250 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.250    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.489 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     9.489    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp[7]
    SLICE_X111Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.680    13.270    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X111Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.478    13.747    
                         clock uncertainty           -0.035    13.712    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    13.774    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  4.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.633     1.832    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDCE (Prop_fdce_C_Q)         0.141     1.973 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.029    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.904     2.738    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.906     1.832    
    SLICE_X111Y62        FDCE (Hold_fdce_C_D)         0.076     1.908    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.633     1.832    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDCE (Prop_fdce_C_Q)         0.141     1.973 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.029    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.904     2.738    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.906     1.832    
    SLICE_X111Y62        FDCE (Hold_fdce_C_D)         0.075     1.907    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.633     1.832    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X113Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     1.973 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.029    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X113Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.904     2.738    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X113Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.906     1.832    
    SLICE_X113Y62        FDCE (Hold_fdce_C_D)         0.075     1.907    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.633     1.832    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.141     1.973 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.059     2.032    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[9]
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.904     2.738    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.906     1.832    
    SLICE_X110Y62        FDCE (Hold_fdce_C_D)         0.076     1.908    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.633     1.832    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDCE (Prop_fdce_C_Q)         0.141     1.973 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     2.029    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.904     2.738    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.906     1.832    
    SLICE_X111Y62        FDCE (Hold_fdce_C_D)         0.071     1.903    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.633     1.832    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X113Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     1.973 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     2.029    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X113Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.904     2.738    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X113Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.906     1.832    
    SLICE_X113Y62        FDCE (Hold_fdce_C_D)         0.071     1.903    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.633     1.832    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.141     1.973 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.058     2.031    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.904     2.738    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.906     1.832    
    SLICE_X110Y62        FDCE (Hold_fdce_C_D)         0.071     1.903    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.906ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.633     1.832    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.141     1.973 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/Q
                         net (fo=1, routed)           0.065     2.038    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[11]
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.904     2.738    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]/C
                         clock pessimism             -0.906     1.832    
    SLICE_X110Y62        FDCE (Hold_fdce_C_D)         0.075     1.907    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.907ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.634     1.833    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X110Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.141     1.974 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.065     2.039    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X110Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.906     2.740    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X110Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.907     1.833    
    SLICE_X110Y61        FDCE (Hold_fdce_C_D)         0.075     1.908    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.629     1.828    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDPE (Prop_fdpe_C_Q)         0.141     1.969 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.065     2.034    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X110Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.899     2.733    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.905     1.828    
    SLICE_X110Y68        FDPE (Hold_fdpe_C_D)         0.075     1.903    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y12    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y30  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y71    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y80    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y66    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y55    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y65    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X111Y62   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X113Y66   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X113Y66   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y66   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y66   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X112Y66   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X110Y68   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X110Y68   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X110Y61   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X113Y66   design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.431ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.289ns  (logic 0.478ns (37.072%)  route 0.811ns (62.928%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y67                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X104Y67        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.811     1.289    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X106Y68        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y68        FDCE (Setup_fdce_C_D)       -0.280     7.720    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.190ns  (logic 0.419ns (35.215%)  route 0.771ns (64.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X106Y64        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.771     1.190    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X106Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y65        FDCE (Setup_fdce_C_D)       -0.266     7.734    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.184ns  (logic 0.419ns (35.380%)  route 0.765ns (64.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X106Y64        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.765     1.184    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X106Y65        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y65        FDCE (Setup_fdce_C_D)       -0.265     7.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -1.184    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.155ns  (logic 0.419ns (36.267%)  route 0.736ns (63.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X106Y74        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.736     1.155    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X100Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X100Y72        FDCE (Setup_fdce_C_D)       -0.218     7.782    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.108ns  (logic 0.419ns (37.802%)  route 0.689ns (62.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.689     1.108    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X104Y70        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y70        FDCE (Setup_fdce_C_D)       -0.218     7.782    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.026%)  route 0.584ns (54.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y67                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
    SLICE_X104Y67        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.584     1.062    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X105Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X105Y67        FDCE (Setup_fdce_C_D)       -0.264     7.736    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.053%)  route 0.682ns (61.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.682     1.101    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X104Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y72        FDCE (Setup_fdce_C_D)       -0.218     7.782    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.918ns  (logic 0.419ns (45.638%)  route 0.499ns (54.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X106Y64        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.499     0.918    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X106Y66        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y66        FDCE (Setup_fdce_C_D)       -0.270     7.730    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.812ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.727%)  route 0.637ns (58.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X106Y73        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.637     1.093    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X106Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y71        FDCE (Setup_fdce_C_D)       -0.095     7.905    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  6.812    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.139ns  (logic 0.456ns (40.018%)  route 0.683ns (59.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X106Y72        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.683     1.139    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X104Y70        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X104Y70        FDCE (Setup_fdce_C_D)       -0.047     7.953    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  6.814    





---------------------------------------------------------------------------------------------------
From Clock:  C
  To Clock:  clk_fpga_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.217ns,  Total Violation       -1.217ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.217ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_fpga_1 rise@25.000ns - C rise@24.000ns)
  Data Path Delay:        1.287ns  (logic 0.697ns (54.167%)  route 0.590ns (45.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 27.850 - 25.000 ) 
    Source Clock Delay      (SCD):    3.728ns = ( 27.728 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)         24.000    24.000 r  
    M19                                               0.000    24.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    24.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    25.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    25.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    26.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.890    27.728    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y73         IDDR (Prop_iddr_C_Q1)        0.517    28.245 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.590    28.835    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0_gmii_rx_dv
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.180    29.015 r  design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_i_1/O
                         net (fo=1, routed)           0.000    29.015    design_1_i/gmii_to_rgmii_axis_0/U0/p_0_in
    SLICE_X113Y73        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.671    27.850    design_1_i/gmii_to_rgmii_axis_0/U0/clkin200
    SLICE_X113Y73        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_reg/C
                         clock pessimism              0.000    27.850    
                         clock uncertainty           -0.083    27.767    
    SLICE_X113Y73        FDRE (Setup_fdre_C_D)        0.031    27.798    design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_reg
  -------------------------------------------------------------------
                         required time                         27.798    
                         arrival time                         -29.015    
  -------------------------------------------------------------------
                         slack                                 -1.217    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.102ns  (logic 0.518ns (46.985%)  route 0.584ns (53.015%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.584     1.102    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X107Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y76        FDCE (Setup_fdce_C_D)       -0.071     7.929    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -1.102    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.275%)  route 0.486ns (53.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.486     0.905    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X111Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y79        FDCE (Setup_fdce_C_D)       -0.268     7.732    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.823%)  route 0.609ns (57.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X110Y79        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.609     1.065    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X111Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y79        FDCE (Setup_fdce_C_D)       -0.095     7.905    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.884ns  (logic 0.419ns (47.391%)  route 0.465ns (52.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.465     0.884    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X109Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y79        FDCE (Setup_fdce_C_D)       -0.270     7.730    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.799%)  route 0.496ns (54.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.496     0.915    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X108Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y77        FDCE (Setup_fdce_C_D)       -0.216     7.784    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.434%)  route 0.485ns (51.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.485     0.941    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X109Y80        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y80        FDCE (Setup_fdce_C_D)       -0.095     7.905    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.766ns  (logic 0.478ns (62.415%)  route 0.288ns (37.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X108Y76        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.288     0.766    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X107Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y76        FDCE (Setup_fdce_C_D)       -0.267     7.733    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.717ns  (logic 0.419ns (58.443%)  route 0.298ns (41.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y77                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X109Y77        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.298     0.717    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X106Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y77        FDCE (Setup_fdce_C_D)       -0.270     7.730    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.911ns  (logic 0.456ns (50.052%)  route 0.455ns (49.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y78                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X109Y78        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.455     0.911    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X108Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y77        FDCE (Setup_fdce_C_D)       -0.045     7.955    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  7.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.250ns (48.100%)  route 0.270ns (51.900%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.259     1.109    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y73         IDDR (Prop_iddr_C_Q1)        0.180     1.289 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/Q1
                         net (fo=3, routed)           0.270     1.558    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0_gmii_rx_dv
    SLICE_X113Y73        LUT1 (Prop_lut1_I0_O)        0.070     1.628 r  design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_i_1/O
                         net (fo=1, routed)           0.000     1.628    design_1_i/gmii_to_rgmii_axis_0/U0/p_0_in
    SLICE_X113Y73        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.893     1.259    design_1_i/gmii_to_rgmii_axis_0/U0/clkin200
    SLICE_X113Y73        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_reg/C
                         clock pessimism              0.000     1.259    
                         clock uncertainty            0.083     1.342    
    SLICE_X113Y73        FDRE (Hold_fdre_C_D)         0.092     1.434    design_1_i/gmii_to_rgmii_axis_0/U0/led_dbg_0_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  C_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.622ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.808%)  route 0.817ns (64.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.817     1.273    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[8]
    SLICE_X109Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y62        FDCE (Setup_fdce_C_D)       -0.105     7.895    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.752%)  route 0.609ns (59.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.609     1.028    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X112Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y61        FDCE (Setup_fdce_C_D)       -0.218     7.782    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.912ns  (logic 0.419ns (45.953%)  route 0.493ns (54.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X106Y63        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.493     0.912    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X107Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y62        FDCE (Setup_fdce_C_D)       -0.267     7.733    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.912    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.832ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.483     0.902    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X111Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y61        FDCE (Setup_fdce_C_D)       -0.266     7.734    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  6.832    

Slack (MET) :             6.849ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.912%)  route 0.586ns (53.087%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X108Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.586     1.104    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X108Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y62        FDCE (Setup_fdce_C_D)       -0.047     7.953    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                  6.849    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.950ns  (logic 0.456ns (48.016%)  route 0.494ns (51.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X106Y63        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.494     0.950    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X106Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X106Y62        FDCE (Setup_fdce_C_D)       -0.095     7.905    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.443%)  route 0.485ns (51.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/C
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.485     0.941    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X111Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y61        FDCE (Setup_fdce_C_D)       -0.095     7.905    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.619%)  route 0.296ns (41.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X106Y61        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.296     0.715    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X107Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y62        FDCE (Setup_fdce_C_D)       -0.268     7.732    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.227%)  route 0.452ns (49.773%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y61                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X106Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.452     0.908    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X112Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y61        FDCE (Setup_fdce_C_D)       -0.047     7.953    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.736ns  (logic 0.419ns (56.966%)  route 0.317ns (43.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/C
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.317     0.736    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[9]
    SLICE_X108Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X108Y62        FDCE (Setup_fdce_C_D)       -0.218     7.782    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  7.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        3.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.662ns  (logic 0.419ns (25.212%)  route 1.243ns (74.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.243     1.662    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X106Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X106Y72        FDCE (Setup_fdce_C_D)       -0.277     4.723    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -1.662    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.329ns  (logic 0.419ns (31.531%)  route 0.910ns (68.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.910     1.329    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X102Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X102Y67        FDCE (Setup_fdce_C_D)       -0.229     4.771    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.771    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.406ns  (logic 0.456ns (32.436%)  route 0.950ns (67.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.950     1.406    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X107Y71        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X107Y71        FDCE (Setup_fdce_C_D)       -0.103     4.897    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  3.491    

Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.190ns  (logic 0.456ns (38.331%)  route 0.734ns (61.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y74                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X105Y74        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.734     1.190    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X107Y74        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X107Y74        FDCE (Setup_fdce_C_D)       -0.095     4.905    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.998ns  (logic 0.419ns (41.997%)  route 0.579ns (58.003%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.579     0.998    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X106Y73        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)       -0.265     4.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.961ns  (logic 0.419ns (43.580%)  route 0.542ns (56.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.542     0.961    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X103Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X103Y67        FDCE (Setup_fdce_C_D)       -0.265     4.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.952ns  (logic 0.419ns (44.014%)  route 0.533ns (55.986%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/C
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.533     0.952    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X107Y72        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X107Y72        FDCE (Setup_fdce_C_D)       -0.270     4.730    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.124ns  (logic 0.456ns (40.553%)  route 0.668ns (59.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y67                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X106Y67        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.668     1.124    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X103Y67        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X103Y67        FDCE (Setup_fdce_C_D)       -0.095     4.905    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.943ns  (logic 0.419ns (44.454%)  route 0.524ns (55.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/C
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.524     0.943    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X106Y73        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)       -0.270     4.730    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_clk_125m_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.766%)  route 0.663ns (59.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/C
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.663     1.119    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X106Y73        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X106Y73        FDCE (Setup_fdce_C_D)       -0.093     4.907    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                  3.788    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_clk_125m_out
  To Clock:  rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[3]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.451ns  (logic 3.450ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.988ns = ( 10.988 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.888    10.988    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y58         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         ODDR (Prop_oddr_C_Q)         0.472    11.460 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.461    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    T16                  OBUF (Prop_obuf_I_O)         2.978    14.440 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.440    rgmii_port_0_td[3]
    T16                                                               r  rgmii_port_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.440    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_tx_ctl
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.445ns  (logic 3.444ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.988ns = ( 10.988 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.888    10.988    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y57         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y57         ODDR (Prop_oddr_C_Q)         0.472    11.460 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.461    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T17                  OBUF (Prop_obuf_I_O)         2.972    14.433 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    14.433    rgmii_port_0_tx_ctl
    T17                                                               r  rgmii_port_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.433    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[2]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.390ns  (logic 3.389ns (99.970%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.983ns = ( 10.983 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.883    10.983    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y83         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y83         ODDR (Prop_oddr_C_Q)         0.472    11.455 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.456    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    J22                  OBUF (Prop_obuf_I_O)         2.917    14.373 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.373    rgmii_port_0_td[2]
    J22                                                               r  rgmii_port_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.373    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[1]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.374ns  (logic 3.373ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.983ns = ( 10.983 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.883    10.983    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y84         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.472    11.455 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.456    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    J21                  OBUF (Prop_obuf_I_O)         2.901    14.357 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.357    rgmii_port_0_td[1]
    J21                                                               r  rgmii_port_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.357    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[0]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.377ns  (logic 3.376ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.976ns = ( 10.976 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.876    10.976    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y70         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.472    11.448 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.449    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    M21                  OBUF (Prop_obuf_I_O)         2.904    14.354 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.354    rgmii_port_0_td[0]
    M21                                                               r  rgmii_port_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.312    13.797    
                         output delay                 1.000    14.797    
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[1]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.457ns  (logic 3.456ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.987ns = ( 10.987 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.472    11.459 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    N17                  OBUF (Prop_obuf_I_O)         2.984    14.444 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.444    rgmii_port_1_td[1]
    N17                                                               r  rgmii_port_1_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.444    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_tx_ctl
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.412ns  (logic 3.411ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.990ns = ( 10.990 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.890    10.990    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.472    11.462 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    11.463    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    J16                  OBUF (Prop_obuf_I_O)         2.939    14.402 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    14.402    rgmii_port_1_tx_ctl
    J16                                                               r  rgmii_port_1_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.402    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[0]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.383ns  (logic 3.382ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.984ns = ( 10.984 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.884    10.984    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y63         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         ODDR (Prop_oddr_C_Q)         0.472    11.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.457    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    P21                  OBUF (Prop_obuf_I_O)         2.910    14.368 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.368    rgmii_port_1_td[0]
    P21                                                               r  rgmii_port_1_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[2]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.372ns  (logic 3.371ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.980ns = ( 10.980 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.880    10.980    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y82         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         ODDR (Prop_oddr_C_Q)         0.472    11.452 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.453    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    J20                  OBUF (Prop_obuf_I_O)         2.899    14.352 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.352    rgmii_port_1_td[2]
    J20                                                               r  rgmii_port_1_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[3]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out fall@4.000ns)
  Data Path Delay:        3.371ns  (logic 3.370ns (99.970%)  route 0.001ns (0.030%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.485ns = ( 21.485 - 12.000 ) 
    Source Clock Delay      (SCD):    6.980ns = ( 10.980 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Timing Exception:       MultiCycle Path   Setup -end   0    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.880    10.980    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y81         ODDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         ODDR (Prop_oddr_C_Q)         0.472    11.452 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    11.453    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    K21                  OBUF (Prop_obuf_I_O)         2.898    14.351 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    14.351    rgmii_port_1_td[3]
    K21                                                               r  rgmii_port_1_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     5.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     5.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570     6.749    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.832 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691     8.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     8.615 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    10.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.411    10.690 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    10.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.795    13.485 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    13.485    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism              0.661    14.146    
                         output delay                 1.000    15.146    
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                  0.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[0]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.145ns  (logic 3.144ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.271ns = ( 14.271 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.656    14.271    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y70         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y70         ODDR (Prop_oddr_C_Q)         0.411    14.682 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.683    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[0]
    M21                  OBUF (Prop_obuf_I_O)         2.733    17.416 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.416    rgmii_port_0_td[0]
    M21                                                               r  rgmii_port_0_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.416    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[1]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.142ns  (logic 3.141ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.275ns = ( 14.275 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.660    14.275    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y84         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         ODDR (Prop_oddr_C_Q)         0.411    14.686 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.687    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[1]
    J21                  OBUF (Prop_obuf_I_O)         2.730    17.416 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.416    rgmii_port_0_td[1]
    J21                                                               r  rgmii_port_0_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.416    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[2]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.158ns  (logic 3.157ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.275ns = ( 14.275 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.660    14.275    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y83         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y83         ODDR (Prop_oddr_C_Q)         0.411    14.686 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.687    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[2]
    J22                  OBUF (Prop_obuf_I_O)         2.746    17.433 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.433    rgmii_port_0_td[2]
    J22                                                               r  rgmii_port_0_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.433    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_tx_ctl
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.212ns  (logic 3.211ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.280ns = ( 14.280 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.665    14.280    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y57         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y57         ODDR (Prop_oddr_C_Q)         0.411    14.691 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    14.692    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf
    T17                  OBUF (Prop_obuf_I_O)         2.800    17.492 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    17.492    rgmii_port_0_tx_ctl
    T17                                                               r  rgmii_port_0_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.492    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[3]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.219ns  (logic 3.218ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.280ns = ( 14.280 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.665    14.280    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y58         ODDR (Prop_oddr_C_Q)         0.411    14.691 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.692    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_txd_obuf[3]
    T16                  OBUF (Prop_obuf_I_O)         2.807    17.498 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.498    rgmii_port_0_td[3]
    T16                                                               r  rgmii_port_0_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.312    14.115    
                         clock uncertainty            0.066    14.181    
                         output delay                 2.600    16.781    
  -------------------------------------------------------------------
                         required time                        -16.781    
                         arrival time                          17.498    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[3]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.139ns  (logic 3.138ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.274ns = ( 14.274 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.659    14.274    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y81         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y81         ODDR (Prop_oddr_C_Q)         0.411    14.685 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.686    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txd_obuf[3]
    K21                  OBUF (Prop_obuf_I_O)         2.727    17.413 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.413    rgmii_port_1_td[3]
    K21                                                               r  rgmii_port_1_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.413    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.982ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[2]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.140ns  (logic 3.139ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.274ns = ( 14.274 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.659    14.274    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         ODDR (Prop_oddr_C_Q)         0.411    14.685 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.686    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txd_obuf[2]
    J20                  OBUF (Prop_obuf_I_O)         2.728    17.414 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.414    rgmii_port_1_td[2]
    J20                                                               r  rgmii_port_1_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.414    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[0]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.151ns  (logic 3.150ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.276ns = ( 14.276 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.661    14.276    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y63         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         ODDR (Prop_oddr_C_Q)         0.411    14.687 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.688    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txd_obuf[0]
    P21                  OBUF (Prop_obuf_I_O)         2.739    17.427 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.427    rgmii_port_1_td[0]
    P21                                                               r  rgmii_port_1_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.427    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_tx_ctl
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.179ns  (logic 3.178ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.281ns = ( 14.281 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.666    14.281    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y96         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         ODDR (Prop_oddr_C_Q)         0.411    14.692 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.rgmii_tx_ctl_out/Q
                         net (fo=1, routed)           0.001    14.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf
    J16                  OBUF (Prop_obuf_I_O)         2.767    17.460 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    17.460    rgmii_port_1_tx_ctl
    J16                                                               r  rgmii_port_1_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.460    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[1]
                            (output port clocked by rgmii_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (rgmii_tx_clk fall@4.000ns - gmii_clk_125m_out rise@8.000ns)
  Data Path Delay:        3.224ns  (logic 3.223ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.600ns
  Clock Path Skew:        3.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.427ns = ( 14.427 - 4.000 ) 
    Source Clock Delay      (SCD):    6.279ns = ( 14.279 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.664    14.279    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y90         ODDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         ODDR (Prop_oddr_C_Q)         0.411    14.690 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txdata_zq.txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.691    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txd_obuf[1]
    N17                  OBUF (Prop_obuf_I_O)         2.812    17.503 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.503    rgmii_port_1_td[1]
    N17                                                               r  rgmii_port_1_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     5.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     5.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     7.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.144 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     8.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     9.100 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.887    10.987    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gmii_tx_clk
    OLOGIC_X1Y89         ODDR (Prop_oddr_C_Q)         0.472    11.459 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_txc.gen_rgmii_txc_zq.rgmii_txc_out/Q
                         net (fo=1, routed)           0.001    11.460    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/I
    N18                  OBUF (Prop_obuf_I_O)         2.966    14.427 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    14.427    rgmii_port_1_txc
    N18                                                               f  rgmii_port_1_txc (OUT)
                         clock pessimism             -0.661    13.766    
                         clock uncertainty            0.066    13.832    
                         output delay                 2.600    16.432    
  -------------------------------------------------------------------
                         required time                        -16.432    
                         arrival time                          17.503    
  -------------------------------------------------------------------
                         slack                                  1.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        3.505ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.390ns  (logic 0.456ns (32.799%)  route 0.934ns (67.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X107Y77        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.934     1.390    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X109Y75        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X109Y75        FDCE (Setup_fdce_C_D)       -0.105     4.895    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.555%)  route 0.444ns (51.445%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.444     0.863    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X110Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X110Y79        FDCE (Setup_fdce_C_D)       -0.268     4.732    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.862ns  (logic 0.419ns (48.583%)  route 0.443ns (51.417%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X107Y77        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.443     0.862    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X108Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X108Y76        FDCE (Setup_fdce_C_D)       -0.220     4.780    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.780    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.916ns  (logic 0.456ns (49.804%)  route 0.460ns (50.196%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.460     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X109Y78        FDCE (Setup_fdce_C_D)       -0.093     4.907    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             3.999ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.733ns  (logic 0.419ns (57.186%)  route 0.314ns (42.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.314     0.733    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X110Y79        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X110Y79        FDCE (Setup_fdce_C_D)       -0.268     4.732    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.733    
  -------------------------------------------------------------------
                         slack                                  3.999    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.956ns  (logic 0.456ns (47.713%)  route 0.500ns (52.288%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X107Y77        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.500     0.956    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X108Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X108Y76        FDCE (Setup_fdce_C_D)       -0.043     4.957    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.885ns  (logic 0.456ns (51.547%)  route 0.429ns (48.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/C
    SLICE_X106Y78        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.429     0.885    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X109Y78        FDCE (Setup_fdce_C_D)       -0.093     4.907    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.707ns  (logic 0.419ns (59.271%)  route 0.288ns (40.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X107Y77        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.288     0.707    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X109Y77        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X109Y77        FDCE (Setup_fdce_C_D)       -0.265     4.735    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.732ns  (logic 0.419ns (57.254%)  route 0.313ns (42.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y77                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X107Y77        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.313     0.732    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X108Y76        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X108Y76        FDCE (Setup_fdce_C_D)       -0.220     4.780    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.780    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.760ns  (logic 0.456ns (59.986%)  route 0.304ns (40.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.304     0.760    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X109Y78        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X109Y78        FDCE (Setup_fdce_C_D)       -0.095     4.905    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  4.145    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[0]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C fall@4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.536ns  (logic 2.536ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 13.117 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    P17                                               0.000     2.500 r  rgmii_port_0_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    P17                  IBUF (Prop_ibuf_I_O)         0.760     3.260 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.260    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     5.036 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     5.036    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X1Y60         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)          4.000     4.000 f  
    M19                                               0.000     4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     4.374 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     4.850 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.267     5.117    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y60         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty           -0.025     5.092    
    ILOGIC_X1Y60         IDDR (Setup_iddr_C_D)       -0.002     5.090    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.090    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[3]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 2.508ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 9.112 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    P22                                               0.000    -1.500 r  rgmii_port_0_rd[3] (IN)
                         net (fo=0)                   0.000    -1.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    P22                  IBUF (Prop_ibuf_I_O)         0.731    -0.769 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.769    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y67         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     1.008 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     1.008    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X1Y67         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.262     1.112    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y67         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.112    
                         clock uncertainty           -0.025     1.087    
    ILOGIC_X1Y67         IDDR (Setup_iddr_C_D)       -0.002     1.085    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[2]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 2.507ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 9.112 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    N22                                               0.000    -1.500 r  rgmii_port_0_rd[2] (IN)
                         net (fo=0)                   0.000    -1.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    N22                  IBUF (Prop_ibuf_I_O)         0.730    -0.770 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.770    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     1.007 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     1.007    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X1Y68         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.262     1.112    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y68         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.112    
                         clock uncertainty           -0.025     1.087    
    ILOGIC_X1Y68         IDDR (Setup_iddr_C_D)       -0.002     1.085    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.085    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[1]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C fall@4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.493ns  (logic 2.493ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 13.117 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    P18                                               0.000     2.500 r  rgmii_port_0_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.716     3.216 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.216    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.993 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.993    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X1Y59         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)          4.000     4.000 f  
    M19                                               0.000     4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     4.374 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     4.850 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.267     5.117    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y59         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.117    
                         clock uncertainty           -0.025     5.092    
    ILOGIC_X1Y59         IDDR (Setup_iddr_C_D)       -0.002     5.090    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.090    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 rgmii_port_0_rx_ctl
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 2.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.109ns = ( 9.109 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    M20                                               0.000    -1.500 r  rgmii_port_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    M20                  IBUF (Prop_ibuf_I_O)         0.706    -0.794 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.794    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y73         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     0.983 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.983    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.259     1.109    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     1.109    
                         clock uncertainty           -0.025     1.084    
    ILOGIC_X1Y73         IDDR (Setup_iddr_C_D)       -0.002     1.082    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.082    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  0.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[1]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C fall@-4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 3.011ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 7.743 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    P18                                               0.000    -2.800 r  rgmii_port_0_rd[1] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.249    -1.551 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.551    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.211 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.211    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X1Y59         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)         -4.000    -4.000 f  
    M19                                               0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -2.704 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.194    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -1.163 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.905    -0.257    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y59         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.257    
                         clock uncertainty            0.025    -0.232    
    ILOGIC_X1Y59         IDDR (Hold_iddr_C_D)         0.191    -0.041    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rgmii_port_0_rx_ctl
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C rise@-8.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.002ns  (logic 3.002ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    M20                                               0.000    -6.800 r  rgmii_port_0_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl
    M20                  IBUF (Prop_ibuf_I_O)         1.240    -5.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.560    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y73         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.798 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.798    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)         -8.000    -8.000 r  
    M19                                               0.000    -8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -6.704 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.194    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -5.163 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.890    -4.272    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y73         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.272    
                         clock uncertainty            0.025    -4.247    
    ILOGIC_X1Y73         IDDR (Hold_iddr_C_D)         0.191    -4.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.056    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[2]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C fall@-4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.025ns  (logic 3.025ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 7.733 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    N22                                               0.000    -2.800 r  rgmii_port_0_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[2]
    N22                  IBUF (Prop_ibuf_I_O)         1.263    -1.537 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.537    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.225 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.225    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X1Y68         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)         -4.000    -4.000 f  
    M19                                               0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -2.704 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.194    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -1.163 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.895    -0.267    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y68         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.267    
                         clock uncertainty            0.025    -0.242    
    ILOGIC_X1Y68         IDDR (Hold_iddr_C_D)         0.191    -0.051    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[3]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C fall@-4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 3.026ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns = ( 7.733 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    P22                                               0.000    -2.800 r  rgmii_port_0_rd[3] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[3]
    P22                  IBUF (Prop_ibuf_I_O)         1.264    -1.536 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.536    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y67         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.226 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.226    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X1Y67         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)         -4.000    -4.000 f  
    M19                                               0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -2.704 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.194    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -1.163 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.895    -0.267    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y67         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.267    
                         clock uncertainty            0.025    -0.242    
    ILOGIC_X1Y67         IDDR (Hold_iddr_C_D)         0.191    -0.051    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[0]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C fall@-4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 3.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.743ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 7.743 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_0_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    P17                                               0.000    -2.800 r  rgmii_port_0_rd[0] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxd[0]
    P17                  IBUF (Prop_ibuf_I_O)         1.292    -1.508 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.508    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.254 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.254    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X1Y60         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C fall edge)         -4.000    -4.000 f  
    M19                                               0.000    -4.000 f  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296    -2.704 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.194    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031    -1.163 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.905    -0.257    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y60         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.257    
                         clock uncertainty            0.025    -0.232    
    ILOGIC_X1Y60         IDDR (Hold_iddr_C_D)         0.191    -0.041    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        3.851ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.881ns  (logic 0.419ns (47.548%)  route 0.462ns (52.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.462     0.881    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X111Y62        FDCE (Setup_fdce_C_D)       -0.268     4.732    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.881    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.866ns  (logic 0.419ns (48.393%)  route 0.447ns (51.607%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/C
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.447     0.866    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X110Y61        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X110Y61        FDCE (Setup_fdce_C_D)       -0.268     4.732    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.918ns  (logic 0.419ns (45.618%)  route 0.499ns (54.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.499     0.918    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X112Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X112Y62        FDCE (Setup_fdce_C_D)       -0.215     4.785    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.853ns  (logic 0.419ns (49.116%)  route 0.434ns (50.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.434     0.853    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X113Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X113Y62        FDCE (Setup_fdce_C_D)       -0.267     4.733    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.733    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.772%)  route 0.562ns (55.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.562     1.018    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X111Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X111Y62        FDCE (Setup_fdce_C_D)       -0.071     4.929    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.929    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.311%)  route 0.488ns (51.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y62                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/C
    SLICE_X106Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.488     0.944    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[10]
    SLICE_X106Y63        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X106Y63        FDCE (Setup_fdce_C_D)       -0.095     4.905    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.920ns  (logic 0.456ns (49.580%)  route 0.464ns (50.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/C
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.464     0.920    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X110Y62        FDCE (Setup_fdce_C_D)       -0.093     4.907    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.730ns  (logic 0.419ns (57.433%)  route 0.311ns (42.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/C
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.311     0.730    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X110Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X110Y62        FDCE (Setup_fdce_C_D)       -0.266     4.734    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.819%)  route 0.441ns (49.181%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X111Y60        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.441     0.897    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X113Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X113Y62        FDCE (Setup_fdce_C_D)       -0.093     4.907    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.901ns  (logic 0.456ns (50.610%)  route 0.445ns (49.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y62                                     0.000     0.000 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
    SLICE_X109Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.445     0.901    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X112Y62        FDCE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X112Y62        FDCE (Setup_fdce_C_D)       -0.047     4.953    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                  4.052    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[1]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 fall@4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.540ns  (logic 2.540ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 13.144 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R20                                               0.000     2.500 r  rgmii_port_1_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    R20                  IBUF (Prop_ibuf_I_O)         0.763     3.263 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.263    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y66         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     5.040 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     5.040    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X1Y66         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)        4.000     4.000 f  
    N19                                               0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     4.403 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     4.879 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.265     5.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y66         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.144    
                         clock uncertainty           -0.025     5.119    
    ILOGIC_X1Y66         IDDR (Setup_iddr_C_D)       -0.002     5.117    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[3]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 fall@4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.531ns  (logic 2.531ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 13.144 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    R21                                               0.000     2.500 r  rgmii_port_1_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    R21                  IBUF (Prop_ibuf_I_O)         0.754     3.254 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.254    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y65         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     5.031 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     5.031    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X1Y65         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)        4.000     4.000 f  
    N19                                               0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     4.403 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     4.879 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.265     5.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y65         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.144    
                         clock uncertainty           -0.025     5.119    
    ILOGIC_X1Y65         IDDR (Setup_iddr_C_D)       -0.002     5.117    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.117    
                         arrival time                          -5.031    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[2]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 fall@4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.511ns  (logic 2.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 13.147 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    T19                                               0.000     2.500 r  rgmii_port_1_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    T19                  IBUF (Prop_ibuf_I_O)         0.734     3.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.234    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     5.011 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     5.011    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X1Y55         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)        4.000     4.000 f  
    N19                                               0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     4.403 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     4.879 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.268     5.147    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y55         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty           -0.025     5.122    
    ILOGIC_X1Y55         IDDR (Setup_iddr_C_D)       -0.002     5.120    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.120    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 rgmii_port_1_rx_ctl
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 fall@4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.485ns  (logic 2.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.139ns = ( 13.139 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    N20                                               0.000     2.500 r  rgmii_port_1_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    N20                  IBUF (Prop_ibuf_I_O)         0.708     3.208 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.208    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y71         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     4.985 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.985    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D
    ILOGIC_X1Y71         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)        4.000     4.000 f  
    N19                                               0.000     4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     4.403 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     4.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     4.879 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.260     5.139    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y71         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.139    
                         clock uncertainty           -0.025     5.114    
    ILOGIC_X1Y71         IDDR (Setup_iddr_C_D)       -0.002     5.112    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.112    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[0]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 2.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 9.140 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    L21                                               0.000    -1.500 r  rgmii_port_1_rd[0] (IN)
                         net (fo=0)                   0.000    -1.500    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    L21                  IBUF (Prop_ibuf_I_O)         0.706    -0.794 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.794    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.777     0.983 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.983    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X1Y80         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.261     1.140    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y80         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.140    
                         clock uncertainty           -0.025     1.115    
    ILOGIC_X1Y80         IDDR (Setup_iddr_C_D)       -0.002     1.113    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.113    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  0.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[0]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 rise@-8.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    L21                                               0.000    -6.800 r  rgmii_port_1_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxd[0]
    L21                  IBUF (Prop_ibuf_I_O)         1.239    -5.561 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.561    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[0]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.799 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.799    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[0].delay_rgmii_rxd_n_0
    ILOGIC_X1Y80         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)       -8.000    -8.000 r  
    N19                                               0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -6.674 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.164    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -5.133 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.894    -4.238    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y80         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.238    
                         clock uncertainty            0.025    -4.213    
    ILOGIC_X1Y80         IDDR (Hold_iddr_C_D)         0.191    -4.022    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgmii_port_1_rx_ctl
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 rise@-8.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.004ns  (logic 3.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.760ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    N20                                               0.000    -6.800 r  rgmii_port_1_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rx_ctl
    N20                  IBUF (Prop_ibuf_I_O)         1.241    -5.559 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.559    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rx_ctl
    IDELAY_X1Y71         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.796 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.796    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/D
    ILOGIC_X1Y71         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)       -8.000    -8.000 r  
    N19                                               0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -6.674 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.164    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -5.133 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.892    -4.240    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y71         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.240    
                         clock uncertainty            0.025    -4.215    
    ILOGIC_X1Y71         IDDR (Hold_iddr_C_D)         0.191    -4.024    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.024    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[2]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 fall@-4.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 3.029ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 7.776 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    T19                                               0.000    -2.800 r  rgmii_port_1_rd[2] (IN)
                         net (fo=0)                   0.000    -2.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxd[2]
    T19                  IBUF (Prop_ibuf_I_O)         1.267    -1.533 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.533    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762     0.229 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.229    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[2].delay_rgmii_rxd_n_0
    ILOGIC_X1Y55         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 fall edge)       -4.000    -4.000 f  
    N19                                               0.000    -4.000 f  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -4.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -2.674 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -2.164    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -1.133 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.908    -0.224    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y55         IDDR                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.224    
                         clock uncertainty            0.025    -0.199    
    ILOGIC_X1Y55         IDDR (Hold_iddr_C_D)         0.191    -0.008    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[3]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 rise@-8.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.049ns  (logic 3.049ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R21                                               0.000    -6.800 r  rgmii_port_1_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxd[3]
    R21                  IBUF (Prop_ibuf_I_O)         1.287    -5.513 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.513    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[3]
    IDELAY_X1Y65         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.751 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.751    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[3].delay_rgmii_rxd_n_0
    ILOGIC_X1Y65         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)       -8.000    -8.000 r  
    N19                                               0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -6.674 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.164    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -5.133 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.901    -4.231    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y65         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.231    
                         clock uncertainty            0.025    -4.206    
    ILOGIC_X1Y65         IDDR (Hold_iddr_C_D)         0.191    -4.015    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[1]
                            (input port clocked by gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             C_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (C_1 rise@-8.000ns - gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_to_rgmii_axis_gmii_to_rgmii_1_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    R20                                               0.000    -6.800 r  rgmii_port_1_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxd[1]
    R20                  IBUF (Prop_ibuf_I_O)         1.296    -5.504 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.504    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxd[1]
    IDELAY_X1Y66         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.762    -3.742 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.742    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_zq.rxdata_bus[1].delay_rgmii_rxd_n_0
    ILOGIC_X1Y66         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)       -8.000    -8.000 r  
    N19                                               0.000    -8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326    -6.674 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510    -6.164    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031    -5.133 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.901    -4.231    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    ILOGIC_X1Y66         IDDR                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.231    
                         clock uncertainty            0.025    -4.206    
    ILOGIC_X1Y66         IDDR (Hold_iddr_C_D)         0.191    -4.015    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/gen_rgmii_rx_iddr_zq.rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  0.273    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C
  To Clock:  C

Setup :            0  Failing Endpoints,  Worst Slack        5.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.352%)  route 1.708ns (74.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 13.235 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.852     5.735    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.456     6.191 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     6.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.124     6.972 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.052     8.023    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X113Y79        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.675    13.235    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y79        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.437    13.672    
                         clock uncertainty           -0.035    13.637    
    SLICE_X113Y79        FDPE (Recov_fdpe_C_PRE)     -0.359    13.278    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.352%)  route 1.708ns (74.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 13.235 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.852     5.735    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.456     6.191 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     6.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.124     6.972 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.052     8.023    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X113Y79        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.675    13.235    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y79        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.437    13.672    
                         clock uncertainty           -0.035    13.637    
    SLICE_X113Y79        FDPE (Recov_fdpe_C_PRE)     -0.359    13.278    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.580ns (25.352%)  route 1.708ns (74.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 13.235 - 8.000 ) 
    Source Clock Delay      (SCD):    5.735ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.852     5.735    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.456     6.191 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     6.848    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.124     6.972 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.052     8.023    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X113Y79        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.675    13.235    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y79        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.437    13.672    
                         clock uncertainty           -0.035    13.637    
    SLICE_X113Y79        FDPE (Recov_fdpe_C_PRE)     -0.359    13.278    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                          -8.023    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.419ns (38.234%)  route 0.677ns (61.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.848     5.731    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.419     6.150 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.677     6.827    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y76        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.671    13.231    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X112Y76        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.437    13.668    
                         clock uncertainty           -0.035    13.633    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.536    13.097    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.419ns (38.234%)  route 0.677ns (61.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.231ns = ( 13.231 - 8.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.848     5.731    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.419     6.150 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.677     6.827    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y76        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.671    13.231    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X112Y76        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.437    13.668    
                         clock uncertainty           -0.035    13.633    
    SLICE_X112Y76        FDPE (Recov_fdpe_C_PRE)     -0.536    13.097    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.097    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.406ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.419ns (43.761%)  route 0.538ns (56.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.229ns = ( 13.229 - 8.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.848     5.731    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.419     6.150 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.538     6.689    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X112Y75        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.669    13.229    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.437    13.666    
                         clock uncertainty           -0.035    13.631    
    SLICE_X112Y75        FDPE (Recov_fdpe_C_PRE)     -0.536    13.095    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.095    
                         arrival time                          -6.689    
  -------------------------------------------------------------------
                         slack                                  6.406    

Slack (MET) :             6.640ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C rise@8.000ns - C rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.419ns (54.350%)  route 0.352ns (45.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.234ns = ( 13.234 - 8.000 ) 
    Source Clock Delay      (SCD):    5.731ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.296     1.296 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.806    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.031     2.837 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.782    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     3.883 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.848     5.731    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.419     6.150 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.352     6.502    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y71        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          8.000     8.000 r  
    M19                                               0.000     8.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         1.234     9.234 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.693    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.918    10.611 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.469    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091    11.560 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.674    13.234    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y71        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.477    13.711    
                         clock uncertainty           -0.035    13.676    
    SLICE_X113Y71        FDPE (Recov_fdpe_C_PRE)     -0.534    13.142    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         13.142    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                  6.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.626%)  route 0.120ns (48.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.626     1.795    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.128     1.923 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.120     2.043    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y71        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.896     2.700    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y71        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.891     1.809    
    SLICE_X113Y71        FDPE (Remov_fdpe_C_PRE)     -0.148     1.661    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.607%)  route 0.231ns (64.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.626     1.795    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.128     1.923 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.231     2.155    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X112Y75        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.892     2.696    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X112Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.869     1.827    
    SLICE_X112Y75        FDPE (Remov_fdpe_C_PRE)     -0.125     1.702    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (31.001%)  route 0.285ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.626     1.795    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.128     1.923 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.285     2.208    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y76        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.893     2.697    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X112Y76        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.869     1.828    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.125     1.703    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.128ns (31.001%)  route 0.285ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.626     1.795    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y72        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDPE (Prop_fdpe_C_Q)         0.128     1.923 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.285     2.208    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X112Y76        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.893     2.697    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X112Y76        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.869     1.828    
    SLICE_X112Y76        FDPE (Remov_fdpe_C_PRE)     -0.125     1.703    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.497%)  route 0.641ns (77.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.627     1.796    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141     1.937 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     2.156    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.045     2.201 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.422     2.623    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X113Y79        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.897     2.701    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y79        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.869     1.832    
    SLICE_X113Y79        FDPE (Remov_fdpe_C_PRE)     -0.095     1.737    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.497%)  route 0.641ns (77.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.627     1.796    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141     1.937 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     2.156    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.045     2.201 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.422     2.623    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X113Y79        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.897     2.701    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y79        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.869     1.832    
    SLICE_X113Y79        FDPE (Remov_fdpe_C_PRE)     -0.095     1.737    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock C  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C rise@0.000ns - C rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.497%)  route 0.641ns (77.503%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.374     0.374 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.580    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     0.850 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.144    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.170 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.627     1.796    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141     1.937 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     2.156    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X113Y70        LUT2 (Prop_lut2_I1_O)        0.045     2.201 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.422     2.623    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X113Y79        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C rise edge)          0.000     0.000 r  
    M19                                               0.000     0.000 r  rgmii_port_0_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc
    M19                  IBUF (Prop_ibuf_I_O)         0.701     0.701 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.012    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.443 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.775    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.804 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_axis_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.897     2.701    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X113Y79        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.869     1.832    
    SLICE_X113Y79        FDPE (Remov_fdpe_C_PRE)     -0.095     1.737    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.886    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C_1
  To Clock:  C_1

Setup :            0  Failing Endpoints,  Worst Slack        5.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.779ns (34.859%)  route 1.456ns (65.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.855     5.768    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X108Y66        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.478     6.246 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.684     6.930    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X108Y66        LUT2 (Prop_lut2_I1_O)        0.301     7.231 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.772     8.003    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X110Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.438    13.706    
                         clock uncertainty           -0.035    13.671    
    SLICE_X110Y66        FDPE (Recov_fdpe_C_PRE)     -0.359    13.312    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.779ns (34.859%)  route 1.456ns (65.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.855     5.768    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X108Y66        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.478     6.246 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.684     6.930    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X108Y66        LUT2 (Prop_lut2_I1_O)        0.301     7.231 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.772     8.003    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X110Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.438    13.706    
                         clock uncertainty           -0.035    13.671    
    SLICE_X110Y66        FDPE (Recov_fdpe_C_PRE)     -0.359    13.312    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.779ns (34.859%)  route 1.456ns (65.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.855     5.768    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X108Y66        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.478     6.246 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.684     6.930    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X108Y66        LUT2 (Prop_lut2_I1_O)        0.301     7.231 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.772     8.003    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X110Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.438    13.706    
                         clock uncertainty           -0.035    13.671    
    SLICE_X110Y66        FDPE (Recov_fdpe_C_PRE)     -0.359    13.312    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDPE (Prop_fdpe_C_Q)         0.478     6.248 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.580     6.828    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X113Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.480    13.748    
                         clock uncertainty           -0.035    13.713    
    SLICE_X113Y66        FDPE (Recov_fdpe_C_PRE)     -0.530    13.183    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDPE (Prop_fdpe_C_Q)         0.478     6.248 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.580     6.828    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X113Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.480    13.748    
                         clock uncertainty           -0.035    13.713    
    SLICE_X113Y66        FDPE (Recov_fdpe_C_PRE)     -0.530    13.183    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 13.269 - 8.000 ) 
    Source Clock Delay      (SCD):    5.770ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.857     5.770    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDPE (Prop_fdpe_C_Q)         0.478     6.248 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.580     6.828    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X113Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.679    13.269    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.480    13.748    
                         clock uncertainty           -0.035    13.713    
    SLICE_X113Y66        FDPE (Recov_fdpe_C_PRE)     -0.530    13.183    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (C_1 rise@8.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.162%)  route 0.489ns (53.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 13.268 - 8.000 ) 
    Source Clock Delay      (SCD):    5.767ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.326     1.326 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.510     1.836    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     2.867 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.945     3.812    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     3.913 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.854     5.767    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDPE (Prop_fdpe_C_Q)         0.419     6.186 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.489     6.675    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y67        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        8.000     8.000 r  
    N19                                               0.000     8.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         1.264     9.264 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.459     9.723    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    10.641 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.858    11.499    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    11.590 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         1.678    13.268    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y67        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.478    13.745    
                         clock uncertainty           -0.035    13.710    
    SLICE_X110Y67        FDPE (Recov_fdpe_C_PRE)     -0.534    13.176    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         13.176    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  6.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.202%)  route 0.183ns (58.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.891ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.629     1.828    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y68        FDPE (Prop_fdpe_C_Q)         0.128     1.956 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.183     2.139    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y67        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.900     2.734    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y67        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.891     1.843    
    SLICE_X110Y67        FDPE (Remov_fdpe_C_PRE)     -0.149     1.694    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.892ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.631     1.830    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDPE (Prop_fdpe_C_Q)         0.148     1.978 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.183     2.161    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X113Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.901     2.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.892     1.843    
    SLICE_X113Y66        FDPE (Remov_fdpe_C_PRE)     -0.148     1.695    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.892ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.631     1.830    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDPE (Prop_fdpe_C_Q)         0.148     1.978 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.183     2.161    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X113Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.901     2.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.892     1.843    
    SLICE_X113Y66        FDPE (Remov_fdpe_C_PRE)     -0.148     1.695    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.892ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.631     1.830    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X112Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y66        FDPE (Prop_fdpe_C_Q)         0.148     1.978 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.183     2.161    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X113Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.901     2.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X113Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.892     1.843    
    SLICE_X113Y66        FDPE (Remov_fdpe_C_PRE)     -0.148     1.695    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.247ns (32.947%)  route 0.503ns (67.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.630     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X108Y66        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.148     1.977 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.233     2.210    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X108Y66        LUT2 (Prop_lut2_I1_O)        0.099     2.309 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.270     2.579    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X110Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.901     2.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.869     1.866    
    SLICE_X110Y66        FDPE (Remov_fdpe_C_PRE)     -0.095     1.771    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.247ns (32.947%)  route 0.503ns (67.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.630     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X108Y66        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.148     1.977 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.233     2.210    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X108Y66        LUT2 (Prop_lut2_I1_O)        0.099     2.309 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.270     2.579    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X110Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.901     2.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.869     1.866    
    SLICE_X110Y66        FDPE (Remov_fdpe_C_PRE)     -0.095     1.771    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock C_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (C_1 rise@0.000ns - C_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.247ns (32.947%)  route 0.503ns (67.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.403     0.403 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.206     0.609    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     0.879 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.294     1.173    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.199 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.630     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X108Y66        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.148     1.977 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.233     2.210    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X108Y66        LUT2 (Prop_lut2_I1_O)        0.099     2.309 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.270     2.579    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X110Y66        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock C_1 rise edge)        0.000     0.000 r  
    N19                                               0.000     0.000 r  rgmii_port_1_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc
    N19                  IBUF (Prop_ibuf_I_O)         0.731     0.731 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/rgmii_rxc_ibuf_i/O
                         net (fo=1, routed)           0.311     1.042    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/rgmii_rxc
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.473 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufr_rgmii_rx_clk/O
                         net (fo=13, routed)          0.332     1.805    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.834 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_to_rgmii_axis_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/bufg_rgmii_rx_clk/O
                         net (fo=116, routed)         0.901     2.735    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X110Y66        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.869     1.866    
    SLICE_X110Y66        FDPE (Remov_fdpe_C_PRE)     -0.095     1.771    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.808    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.284%)  route 1.347ns (67.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.773     3.067    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X104Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     3.585 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.598     4.183    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X104Y69        LUT2 (Prop_lut2_I1_O)        0.124     4.307 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.748     5.056    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X103Y74        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.592     7.771    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X103Y74        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.229     8.000    
                         clock uncertainty           -0.083     7.917    
    SLICE_X103Y74        FDPE (Recov_fdpe_C_PRE)     -0.359     7.558    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.503ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.284%)  route 1.347ns (67.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns = ( 7.771 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.773     3.067    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X104Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     3.585 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.598     4.183    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X104Y69        LUT2 (Prop_lut2_I1_O)        0.124     4.307 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.748     5.056    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X103Y74        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.592     7.771    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X103Y74        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.229     8.000    
                         clock uncertainty           -0.083     7.917    
    SLICE_X103Y74        FDPE (Recov_fdpe_C_PRE)     -0.359     7.558    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.642ns (33.093%)  route 1.298ns (66.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 7.778 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.773     3.067    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X104Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     3.585 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.246    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X104Y69        LUT2 (Prop_lut2_I1_O)        0.124     4.370 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.637     5.007    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X104Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.599     7.778    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X104Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.266     8.044    
                         clock uncertainty           -0.083     7.961    
    SLICE_X104Y68        FDPE (Recov_fdpe_C_PRE)     -0.361     7.600    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.642ns (33.093%)  route 1.298ns (66.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 7.778 - 5.000 ) 
    Source Clock Delay      (SCD):    3.067ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.773     3.067    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X104Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.518     3.585 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.246    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X104Y69        LUT2 (Prop_lut2_I1_O)        0.124     4.370 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.637     5.007    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X104Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.599     7.778    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X104Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.266     8.044    
                         clock uncertainty           -0.083     7.961    
    SLICE_X104Y68        FDPE (Recov_fdpe_C_PRE)     -0.361     7.600    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.523%)  route 1.320ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 7.857 - 5.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.853     3.147    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.456     3.603 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.259    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X111Y69        LUT2 (Prop_lut2_I1_O)        0.124     4.383 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.664     5.047    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y64        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.678     7.857    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y64        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229     8.086    
                         clock uncertainty           -0.083     8.003    
    SLICE_X109Y64        FDPE (Recov_fdpe_C_PRE)     -0.359     7.644    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.523%)  route 1.320ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 7.857 - 5.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.853     3.147    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.456     3.603 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.259    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X111Y69        LUT2 (Prop_lut2_I1_O)        0.124     4.383 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.664     5.047    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y64        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.678     7.857    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y64        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.229     8.086    
                         clock uncertainty           -0.083     8.003    
    SLICE_X109Y64        FDPE (Recov_fdpe_C_PRE)     -0.359     7.644    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.523%)  route 1.320ns (69.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 7.857 - 5.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.853     3.147    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X111Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y69        FDRE (Prop_fdre_C_Q)         0.456     3.603 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.259    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X111Y69        LUT2 (Prop_lut2_I1_O)        0.124     4.383 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.664     5.047    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y64        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.678     7.857    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y64        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.229     8.086    
                         clock uncertainty           -0.083     8.003    
    SLICE_X109Y64        FDPE (Recov_fdpe_C_PRE)     -0.359     7.644    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.644    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.580ns (30.307%)  route 1.334ns (69.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 7.851 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.843     3.137    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y75        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.651     4.244    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X106Y75        LUT2 (Prop_lut2_I1_O)        0.124     4.368 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.683     5.051    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X107Y79        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.672     7.851    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X107Y79        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.270     8.121    
                         clock uncertainty           -0.083     8.038    
    SLICE_X107Y79        FDPE (Recov_fdpe_C_PRE)     -0.359     7.679    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.580ns (30.307%)  route 1.334ns (69.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.851ns = ( 7.851 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.843     3.137    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y75        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.651     4.244    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X106Y75        LUT2 (Prop_lut2_I1_O)        0.124     4.368 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.683     5.051    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X107Y79        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.672     7.851    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X107Y79        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.270     8.121    
                         clock uncertainty           -0.083     8.038    
    SLICE_X107Y79        FDPE (Recov_fdpe_C_PRE)     -0.359     7.679    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.769ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.580ns (32.865%)  route 1.185ns (67.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 7.845 - 5.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.843     3.137    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y75        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y75        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.651     4.244    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X106Y75        LUT2 (Prop_lut2_I1_O)        0.124     4.368 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.534     4.902    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X108Y75        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     6.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.666     7.845    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.270     8.115    
                         clock uncertainty           -0.083     8.032    
    SLICE_X108Y75        FDPE (Recov_fdpe_C_PRE)     -0.361     7.671    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.671    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  2.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.358%)  route 0.181ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.627     0.963    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y69        FDPE (Prop_fdpe_C_Q)         0.128     1.091 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     1.272    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X110Y69        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.898     1.264    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X110Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.264     1.000    
    SLICE_X110Y69        FDPE (Remov_fdpe_C_PRE)     -0.149     0.851    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_1/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.599     0.935    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.128     1.063 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.241    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X105Y69        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.869     1.235    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.285     0.950    
    SLICE_X105Y69        FDPE (Remov_fdpe_C_PRE)     -0.149     0.801    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.873%)  route 0.189ns (56.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.622     0.958    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y74        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDPE (Prop_fdpe_C_Q)         0.148     1.106 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.189     1.295    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X107Y75        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.889     1.255    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X107Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.264     0.991    
    SLICE_X107Y75        FDPE (Remov_fdpe_C_PRE)     -0.148     0.843    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.241%)  route 0.179ns (54.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.627     0.963    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X108Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDPE (Prop_fdpe_C_Q)         0.148     1.111 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.179     1.290    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X107Y69        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.895     1.261    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X107Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.977    
    SLICE_X107Y69        FDPE (Remov_fdpe_C_PRE)     -0.148     0.829    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.241%)  route 0.179ns (54.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.627     0.963    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X108Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        FDPE (Prop_fdpe_C_Q)         0.148     1.111 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.179     1.290    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X107Y69        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.895     1.261    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X107Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.977    
    SLICE_X107Y69        FDPE (Remov_fdpe_C_PRE)     -0.148     0.829    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.128%)  route 0.283ns (68.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.599     0.935    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y70        FDPE (Prop_fdpe_C_Q)         0.128     1.063 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.283     1.346    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X103Y69        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.868     1.234    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X103Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.264     0.970    
    SLICE_X103Y69        FDPE (Remov_fdpe_C_PRE)     -0.148     0.822    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.429%)  route 0.298ns (61.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.622     0.958    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X107Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y75        FDPE (Prop_fdpe_C_Q)         0.141     1.099 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.120     1.219    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X106Y75        LUT2 (Prop_lut2_I0_O)        0.045     1.264 f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.178     1.442    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X108Y75        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.889     1.255    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X108Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.284     0.971    
    SLICE_X108Y75        FDPE (Remov_fdpe_C_PRE)     -0.071     0.900    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_0_rx_fifo/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.348%)  route 0.340ns (72.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.595     0.931    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X103Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.340     1.399    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X104Y75        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.863     1.229    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X104Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.965    
    SLICE_X104Y75        FDPE (Remov_fdpe_C_PRE)     -0.125     0.840    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.128ns (27.348%)  route 0.340ns (72.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.595     0.931    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X103Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y75        FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full_axis.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.340     1.399    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X104Y75        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.863     1.229    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X104Y75        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.965    
    SLICE_X104Y75        FDPE (Remov_fdpe_C_PRE)     -0.125     0.840    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.619%)  route 0.336ns (64.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.936ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.600     0.936    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X105Y69        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y69        FDPE (Prop_fdpe_C_Q)         0.141     1.077 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.099     1.176    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X104Y69        LUT2 (Prop_lut2_I0_O)        0.045     1.221 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.237     1.458    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X104Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.870     1.236    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X104Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.285     0.951    
    SLICE_X104Y68        FDPE (Remov_fdpe_C_PRE)     -0.071     0.880    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.578    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_clk_125m_out
  To Clock:  gmii_clk_125m_out

Setup :            0  Failing Endpoints,  Worst Slack        5.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.239%)  route 1.549ns (72.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 14.285 - 8.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.774     6.874    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y71        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDPE (Prop_fdpe_C_Q)         0.456     7.330 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.701     8.031    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.124     8.155 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.848     9.003    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y73        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.671    14.285    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y73        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.600    14.885    
                         clock uncertainty           -0.066    14.819    
    SLICE_X109Y73        FDPE (Recov_fdpe_C_PRE)     -0.359    14.460    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.239%)  route 1.549ns (72.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 14.285 - 8.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.774     6.874    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y71        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDPE (Prop_fdpe_C_Q)         0.456     7.330 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.701     8.031    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.124     8.155 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.848     9.003    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y73        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.671    14.285    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y73        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.600    14.885    
                         clock uncertainty           -0.066    14.819    
    SLICE_X109Y73        FDPE (Recov_fdpe_C_PRE)     -0.359    14.460    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.239%)  route 1.549ns (72.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.285ns = ( 14.285 - 8.000 ) 
    Source Clock Delay      (SCD):    6.874ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.774     6.874    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y71        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y71        FDPE (Prop_fdpe_C_Q)         0.456     7.330 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.701     8.031    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X104Y71        LUT2 (Prop_lut2_I0_O)        0.124     8.155 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.848     9.003    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y73        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.671    14.285    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y73        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.600    14.885    
                         clock uncertainty           -0.066    14.819    
    SLICE_X109Y73        FDPE (Recov_fdpe_C_PRE)     -0.359    14.460    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.642ns (33.444%)  route 1.278ns (66.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 14.216 - 8.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.775     6.875    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDPE (Prop_fdpe_C_Q)         0.518     7.393 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.671     8.064    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X102Y69        LUT2 (Prop_lut2_I0_O)        0.124     8.188 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     8.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X102Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.602    14.216    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.637    14.853    
                         clock uncertainty           -0.066    14.787    
    SLICE_X102Y68        FDPE (Recov_fdpe_C_PRE)     -0.361    14.426    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.642ns (33.444%)  route 1.278ns (66.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 14.216 - 8.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.775     6.875    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDPE (Prop_fdpe_C_Q)         0.518     7.393 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.671     8.064    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X102Y69        LUT2 (Prop_lut2_I0_O)        0.124     8.188 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     8.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X102Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.602    14.216    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.637    14.853    
                         clock uncertainty           -0.066    14.787    
    SLICE_X102Y68        FDPE (Recov_fdpe_C_PRE)     -0.361    14.426    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             5.631ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.642ns (33.444%)  route 1.278ns (66.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 14.216 - 8.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.775     6.875    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDPE (Prop_fdpe_C_Q)         0.518     7.393 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.671     8.064    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X102Y69        LUT2 (Prop_lut2_I0_O)        0.124     8.188 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.607     8.795    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X102Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.602    14.216    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.637    14.853    
                         clock uncertainty           -0.066    14.787    
    SLICE_X102Y68        FDPE (Recov_fdpe_C_PRE)     -0.361    14.426    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  5.631    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.419ns (37.285%)  route 0.705ns (62.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 14.214 - 8.000 ) 
    Source Clock Delay      (SCD):    6.953ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.853     6.953    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDPE (Prop_fdpe_C_Q)         0.419     7.372 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.705     8.077    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X105Y71        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.600    14.214    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y71        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.600    14.814    
                         clock uncertainty           -0.066    14.748    
    SLICE_X105Y71        FDPE (Recov_fdpe_C_PRE)     -0.534    14.214    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                          -8.077    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_clk_125m_out rise@8.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 14.215 - 8.000 ) 
    Source Clock Delay      (SCD):    6.875ns
    Clock Pessimism Removal (CPR):    0.638ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.762     3.056    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.144 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855     4.999    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     5.100 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.775     6.875    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDPE (Prop_fdpe_C_Q)         0.419     7.294 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.625     7.919    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y70        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     9.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091     9.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         1.570    10.750    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.833 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    12.524    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    12.615 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         1.601    14.215    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.638    14.853    
                         clock uncertainty           -0.066    14.787    
    SLICE_X102Y70        FDPE (Recov_fdpe_C_PRE)     -0.536    14.251    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.601     2.110    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X103Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDPE (Prop_fdpe_C_Q)         0.128     2.238 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.234     2.472    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X102Y70        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.869     2.727    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.604     2.123    
    SLICE_X102Y70        FDPE (Remov_fdpe_C_PRE)     -0.125     1.998    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.714%)  route 0.303ns (70.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.727ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.628     2.137    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X106Y70        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDPE (Prop_fdpe_C_Q)         0.128     2.265 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.303     2.568    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X105Y71        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.869     2.727    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X105Y71        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.583     2.144    
    SLICE_X105Y71        FDPE (Remov_fdpe_C_PRE)     -0.149     1.995    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.722%)  route 0.430ns (67.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.602     2.111    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.164     2.275 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     2.498    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X102Y69        LUT2 (Prop_lut2_I1_O)        0.045     2.543 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.207     2.750    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X102Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.871     2.729    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.603     2.126    
    SLICE_X102Y68        FDPE (Remov_fdpe_C_PRE)     -0.071     2.055    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.722%)  route 0.430ns (67.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.602     2.111    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.164     2.275 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     2.498    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X102Y69        LUT2 (Prop_lut2_I1_O)        0.045     2.543 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.207     2.750    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X102Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.871     2.729    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.603     2.126    
    SLICE_X102Y68        FDPE (Remov_fdpe_C_PRE)     -0.071     2.055    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.722%)  route 0.430ns (67.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.602     2.111    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y69        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.164     2.275 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.223     2.498    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X102Y69        LUT2 (Prop_lut2_I1_O)        0.045     2.543 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.207     2.750    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X102Y68        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_clk_125m_out
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.871     2.729    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X102Y68        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.603     2.126    
    SLICE_X102Y68        FDPE (Remov_fdpe_C_PRE)     -0.071     2.055    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_2/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.750    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.503%)  route 0.476ns (69.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.600     2.109    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X104Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.164     2.273 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.134     2.407    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X104Y71        LUT2 (Prop_lut2_I1_O)        0.045     2.452 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342     2.794    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y73        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.892     2.750    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y73        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X109Y73        FDPE (Remov_fdpe_C_PRE)     -0.095     2.072    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.503%)  route 0.476ns (69.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.600     2.109    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X104Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.164     2.273 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.134     2.407    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X104Y71        LUT2 (Prop_lut2_I1_O)        0.045     2.452 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342     2.794    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y73        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.892     2.750    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y73        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X109Y73        FDPE (Remov_fdpe_C_PRE)     -0.095     2.072    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock gmii_clk_125m_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_clk_125m_out rise@0.000ns - gmii_clk_125m_out rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.209ns (30.503%)  route 0.476ns (69.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.580     0.916    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.966 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518     1.483    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.509 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.600     2.109    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X104Y71        FDRE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y71        FDRE (Prop_fdre_C_Q)         0.164     2.273 r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.134     2.407    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X104Y71        LUT2 (Prop_lut2_I1_O)        0.045     2.452 f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.342     2.794    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X109Y73        FDPE                                         f  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_clk_125m_out rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=594, routed)         0.846     1.212    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.265 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_axis_gmii_to_rgmii_0_0_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564     1.829    design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/gmii_clk_125m_in
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.858 r  design_1_i/gmii_to_rgmii_axis_0/U0/gmii_to_rgmii_1/U0/i_bufgmux_gmii_clk/O
                         net (fo=132, routed)         0.892     2.750    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X109Y73        FDPE                                         r  design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.583     2.167    
    SLICE_X109Y73        FDPE (Remov_fdpe_C_PRE)     -0.095     2.072    design_1_i/gmii_to_rgmii_axis_0/U0/fifo_generator_3/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.722    





