gabriele@gabriele-PC:~/DPU-PYNQ/boards$ make BOARD=ZCU104
BOARD: ZCU104
VITIS_PLATFORM: /home/gabriele/DPU-PYNQ/boards/ZCU104/dpu/dpu.xpfm
bash check_env.sh
cd /home/gabriele/DPU-PYNQ/boards/ZCU104 ;\
/tools/Xilinx/Vivado/2020.2/bin/vivado -mode batch -source scripts/gen_dpu_xo.tcl \
	-tclargs binary_container_1/dpu.xo DPUCZDX8G hw ZCU104

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source scripts/gen_dpu_xo.tcl
# if { $::argc != 4 } {
#     puts "ERROR: Program \"$::argv0\" requires 4 arguments!\n"
#     puts "Usage: $::argv0 <xoname> <krnl_name> <target> <device>\n"
#     exit
# }
# set xoname    [lindex $::argv 0]
# set krnl_name [lindex $::argv 1]
# set target    [lindex $::argv 2]
# set device    [lindex $::argv 3]
# puts $xoname
binary_container_1/dpu.xo
# set suffix "${krnl_name}_${target}_${device}"
# source -notrace ./scripts/package_dpu_kernel.tcl
update_compile_order: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2387.762 ; gain = 8.004 ; free physical = 2640 ; free virtual = 10624
update_compile_order: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2388.059 ; gain = 0.297 ; free physical = 2596 ; free virtual = 10620
WARNING: [Vivado 12-818] No files matched '../../vitis-ai-git/dsa/DPU-TRD/dpu_ip/DPUCZDX8G_v3_3_0/ttcl/timing_impl_clocks_xdc.ttcl'
WARNING: [Vivado 12-818] No files matched '../../vitis-ai-git/dsa/DPU-TRD/dpu_ip/DPUCZDX8G_v3_3_0/ttcl/timing_clocks_xdc.ttcl'
INFO: [IP_Flow 19-5654] Module 'DPUCZDX8G' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/arch_def.vh" from the top-level HDL file.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu_conf.vh" from the top-level HDL file.
INFO: [IP_Flow 19-1841] HDL Parser: Add include file "/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu_conf.vh" to file group xilinx_anylanguagesynthesis.
INFO: [IP_Flow 19-1841] HDL Parser: Add include file "/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu_conf.vh" to file group xilinx_anylanguagebehavioralsimulation.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk_2' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk_2' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n_2' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n_2' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_GP0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_HP0' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_HP2' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_CONTROL' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI_GP0'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk_2': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n_2'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'FREQ_HZ' with value '300000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk_2': Added interface parameter 'FREQ_HZ' with value '600000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_rst_n_2': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-7067] Note that bus interface 'aclk' has a fixed FREQ_HZ of '300000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'ap_clk_2' has a fixed FREQ_HZ of '600000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'ap_clk_2' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3157] Bus Interface 'ap_rst_n_2': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n_2' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagesynthesis (Synthesis)': "/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu_conf.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Synthesis file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:   src/dpu_conf.vh
  /home/gabriele/DPU-PYNQ/boards/ZCU104/dpu_conf.vh
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'src/fingerprint_json.ttcl' found in file group 'Synthesis'.
Resolution: Remove the file from the specified file group.
WARNING: [IP_Flow 19-731] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': "/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu_conf.vh" file path is not relative to the IP root directory.
WARNING: [IP_Flow 19-4816] The Simulation file group has two include files that have the same base name. It is not guaranteed which of these two files will be picked up during synthesis/simulation:   src/dpu_conf.vh
  /home/gabriele/DPU-PYNQ/boards/ZCU104/dpu_conf.vh
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'src/fingerprint_json.ttcl' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2422.043 ; gain = 0.297 ; free physical = 2487 ; free virtual = 10596
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk_2' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n_2' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
# if {[file exists "${xoname}"]} {
#     file delete -force "${xoname}"
# }
# package_xo -xo_path ${xoname} -kernel_name ${krnl_name} -ip_directory ./packaged_kernel_${suffix} -kernel_xml ./kernel_xml/dpu/kernel.xml
WARNING: [Vivado 12-4404] The CPU emulation flow in v++ is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [Common 17-206] Exiting Vivado at Thu Jun 30 16:52:22 2022...
cd /home/gabriele/DPU-PYNQ/boards/ZCU104 ;\
v++ -t hw --platform /home/gabriele/DPU-PYNQ/boards/ZCU104/dpu/dpu.xpfm --save-temps --config /home/gabriele/DPU-PYNQ/boards/ZCU104/prj_config --xp param:compiler.userPostSysLinkTcl=/home/gabriele/DPU-PYNQ/boards/../vitis-ai-git/dsa/DPU-TRD/prj/Vitis/syslink/strip_interconnects.tcl -l --temp_dir binary_container_1 \
	--log_dir binary_container_1/logs \
	--remote_ip_cache binary_container_1/ip_cache -o /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin binary_container_1/dpu.xo
WARNING: [v++ 60-1600] The option 'xp' was used directly on the command line, where its usage is deprecated. To ensure input line works for supported operating systems or shells, v++ supports specification for some options in a configuration file. As an alternative, please use options 'advanced.*', 'vivado.*' in a configuration file. Use one or more configuration files along with section headers to define key-value pairs for the advanced properties or parameters. Specify a configuration file using '--config'.
INFO: [v++ 84-14] Sample config file already exists. To regenerate, remove file 'sample_link.ini'.
Option Map File Used: '/tools/Xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

WARNING: [v++ 60-1495] Deprecated parameter found: compiler.userPostSysLinkTcl. Please use this replacement parameter instead: compiler.userPostDebugProfileOverlayTcl
INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/reports/link
	Log files: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/logs/link
Running Dispatch Server on port:33831
INFO: [v++ 60-1548] Creating build summary session with primary output /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin.link_summary, at Thu Jun 30 16:52:38 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Thu Jun 30 16:52:38 2022
Running Rule Check Server on port:35895
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/reports/link/v++_link_dpu_guidance.html', at Thu Jun 30 16:52:40 2022
INFO: [v++ 60-895]   Target platform: /home/gabriele/DPU-PYNQ/boards/ZCU104/dpu/dpu.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu/hw/dpu.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: dpu
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [16:52:40] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xo -keep --config /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/syslinkConfig.ini --xpfm /home/gabriele/DPU-PYNQ/boards/ZCU104/dpu/dpu.xpfm --target hw --output_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int --temp_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Thu Jun 30 16:52:42 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [16:52:42] build_xd_ip_db started: /tools/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/dpu.hpfm -clkid 0 -ip /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/iprepo/xilinx_com_RTLKernel_DPUCZDX8G_1_0,DPUCZDX8G -o /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [16:52:48] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.977 ; gain = 316.816 ; free physical = 3163 ; free virtual = 10808
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [16:52:48] cfgen started: /tools/Xilinx/Vitis/2020.2/bin/cfgen  -nk DPUCZDX8G:2 -sp DPUCZDX8G_1.M_AXI_GP0:HPC0 -sp DPUCZDX8G_1.M_AXI_HP0:HP0 -sp DPUCZDX8G_1.M_AXI_HP2:HP1 -sp DPUCZDX8G_2.M_AXI_GP0:HPC0 -sp DPUCZDX8G_2.M_AXI_HP0:HP2 -sp DPUCZDX8G_2.M_AXI_HP2:HP3 -clock.id 1:DPUCZDX8G_1.aclk -clock.id 6:DPUCZDX8G_1.ap_clk_2 -clock.id 1:DPUCZDX8G_2.aclk -clock.id 6:DPUCZDX8G_2.ap_clk_2 -dmclkid 0 -r /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G, num: 2  {DPUCZDX8G_1 DPUCZDX8G_2}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_GP0, sptag: HPC0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_HP0, sptag: HP0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_1, k_port: M_AXI_HP2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_GP0, sptag: HPC0
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_HP0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: DPUCZDX8G_2, k_port: M_AXI_HP2, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_instr_addr to HPC0 for directive DPUCZDX8G_1.M_AXI_GP0:HPC0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_prof_addr to HPC0 for directive DPUCZDX8G_1.M_AXI_GP0:HPC0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base0_addr to HP0 for directive DPUCZDX8G_1.M_AXI_HP0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base1_addr to HP0 for directive DPUCZDX8G_1.M_AXI_HP0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base2_addr to HP0 for directive DPUCZDX8G_1.M_AXI_HP0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base3_addr to HP0 for directive DPUCZDX8G_1.M_AXI_HP0:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base4_addr to HP1 for directive DPUCZDX8G_1.M_AXI_HP2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base5_addr to HP1 for directive DPUCZDX8G_1.M_AXI_HP2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base6_addr to HP1 for directive DPUCZDX8G_1.M_AXI_HP2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_1.dpu_base7_addr to HP1 for directive DPUCZDX8G_1.M_AXI_HP2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_instr_addr to HPC0 for directive DPUCZDX8G_2.M_AXI_GP0:HPC0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_prof_addr to HPC0 for directive DPUCZDX8G_2.M_AXI_GP0:HPC0
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base0_addr to HP2 for directive DPUCZDX8G_2.M_AXI_HP0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base1_addr to HP2 for directive DPUCZDX8G_2.M_AXI_HP0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base2_addr to HP2 for directive DPUCZDX8G_2.M_AXI_HP0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base3_addr to HP2 for directive DPUCZDX8G_2.M_AXI_HP0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base4_addr to HP3 for directive DPUCZDX8G_2.M_AXI_HP2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base5_addr to HP3 for directive DPUCZDX8G_2.M_AXI_HP2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base6_addr to HP3 for directive DPUCZDX8G_2.M_AXI_HP2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument DPUCZDX8G_2.dpu_base7_addr to HP3 for directive DPUCZDX8G_2.M_AXI_HP2:HP3
INFO: [SYSTEM_LINK 82-37] [16:52:51] cfgen finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1629.977 ; gain = 0.000 ; free physical = 3158 ; free virtual = 10790
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [16:52:51] cf2bd started: /tools/Xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/_sysl/.xsd --temp_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link --output_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [16:52:54] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1629.977 ; gain = 0.000 ; free physical = 3190 ; free virtual = 10829
INFO: [v++ 60-1441] [16:52:54] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1585.832 ; gain = 0.000 ; free physical = 3227 ; free virtual = 10869
INFO: [v++ 60-1443] [16:52:54] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/sdsl.dat -rtd /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/cf2sw.rtd -nofilter /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/cf2sw_full.rtd -xclbin /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/xclbin_orig.xml -o /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link
INFO: [v++ 60-1441] [16:52:56] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.832 ; gain = 0.000 ; free physical = 3265 ; free virtual = 10899
INFO: [v++ 60-1443] [16:52:56] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link
INFO: [v++ 60-1441] [16:52:58] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1585.832 ; gain = 0.000 ; free physical = 2920 ; free virtual = 10570
INFO: [v++ 60-1443] [16:52:58] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /home/gabriele/DPU-PYNQ/boards/ZCU104/dpu/dpu.xpfm --remote_ip_cache /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/ip_cache -s --output_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int --log_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/logs/link --report_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/reports/link --config /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/vplConfig.ini -k /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link --no-info --iprepo /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0 --messageDb /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link/vpl.pb /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/kernel_info.dat'.
WARNING: [VPL 60-1495] Deprecated parameter found: compiler.userPostSysLinkTcl. Please use this replacement parameter instead: compiler.userPostDebugProfileOverlayTcl
INFO: [VPL 60-423]   Target device: dpu
INFO: [VPL 60-1032] Extracting hardware platform to /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/vivado/vpl/.local/hw_platform
WARNING: /tools/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[16:53:11] Run vpl: Step create_project: Started
Creating Vivado project.
[16:53:17] Run vpl: Step create_project: Completed
[16:53:17] Run vpl: Step create_bd: Started
[16:53:32] Run vpl: Step create_bd: Completed
[16:53:32] Run vpl: Step update_bd: Started
[16:53:46] Run vpl: Step update_bd: Completed
[16:53:46] Run vpl: Step generate_target: Started
[16:54:25] Run vpl: Step generate_target: Completed
[16:54:25] Run vpl: Step config_hw_runs: Started
[16:54:26] Run vpl: Step config_hw_runs: Completed
[16:54:26] Run vpl: Step synth: Started
[16:54:58] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:55:28] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:55:58] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:56:28] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:56:58] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:57:28] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:57:58] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:58:28] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:58:58] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:59:28] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[16:59:58] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:00:28] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:00:58] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:01:28] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:01:58] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:02:28] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:02:59] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:03:29] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:03:59] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:04:29] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:04:59] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:05:29] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:05:59] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:06:29] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:06:59] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:07:29] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:07:59] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:08:29] Block-level synthesis in progress, 0 of 2 jobs complete, 1 job running.
[17:08:59] Block-level synthesis in progress, 1 of 2 jobs complete, 0 jobs running.
[17:09:29] Top-level synthesis in progress.
[17:09:59] Top-level synthesis in progress.
[17:10:29] Top-level synthesis in progress.
[17:10:44] Run vpl: Step synth: Completed
[17:10:44] Run vpl: Step impl: Started
[17:15:15] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 22m 15s 

[17:15:15] Starting logic optimization..
[17:16:15] Phase 1 Retarget
[17:16:15] Phase 2 Constant propagation
[17:16:15] Phase 3 Sweep
[17:16:45] Phase 4 BUFG optimization
[17:16:45] Phase 5 Shift Register Optimization
[17:16:45] Phase 6 Post Processing Netlist
[17:18:46] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 30s 

[17:18:46] Starting logic placement..
[17:18:46] Phase 1 Placer Initialization
[17:18:46] Phase 1.1 Placer Initialization Netlist Sorting
[17:18:46] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[17:18:46] Phase 1.3 Build Placer Netlist Model
[17:20:16] Phase 1.4 Constrain Clocks/Macros
[17:20:16] Phase 2 Global Placement
[17:20:16] Phase 2.1 Floorplanning
[17:20:46] Phase 2.2 Update Timing before SLR Path Opt
[17:21:17] Phase 2.3 Global Placement Core
[17:24:47] Phase 2.3.1 Physical Synthesis In Placer
[17:26:17] Phase 3 Detail Placement
[17:26:17] Phase 3.1 Commit Multi Column Macros
[17:26:17] Phase 3.2 Commit Most Macros & LUTRAMs
[17:28:48] Phase 3.3 Small Shape DP
[17:28:48] Phase 3.3.1 Small Shape Clustering
[17:29:18] Phase 3.3.2 DP Optimization
[17:30:18] Phase 3.3.3 Flow Legalize Slice Clusters
[17:30:18] Phase 3.3.4 Slice Area Swap
[17:31:18] Phase 3.4 Re-assign LUT pins
[17:31:49] Phase 3.5 Pipeline Register Optimization
[17:31:49] Phase 3.6 Fast Optimization
[17:32:49] Phase 4 Post Placement Optimization and Clean-Up
[17:32:49] Phase 4.1 Post Commit Optimization
[17:34:19] Phase 4.1.1 Post Placement Optimization
[17:34:19] Phase 4.1.1.1 BUFG Insertion
[17:34:19] Phase 1 Physical Synthesis Initialization
[17:35:49] Phase 4.2 Post Placement Cleanup
[17:35:49] Phase 4.3 Placer Reporting
[17:35:49] Phase 4.3.1 Print Estimated Congestion
[17:35:49] Phase 4.4 Final Placement Cleanup
[17:37:20] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 18m 33s 

[17:37:20] Starting logic routing..
[17:38:20] Phase 1 Build RT Design
[17:39:20] Phase 2 Router Initialization
[17:39:20] Phase 2.1 Fix Topology Constraints
[17:39:20] Phase 2.2 Pre Route Cleanup
[17:39:20] Phase 2.3 Global Clock Net Routing
[17:39:20] Phase 2.4 Update Timing
[17:41:51] Phase 3 Initial Routing
[17:41:51] Phase 3.1 Global Routing
[17:42:51] Phase 4 Rip-up And Reroute
[17:42:51] Phase 4.1 Global Iteration 0
[17:54:24] Phase 4.2 Global Iteration 1
[17:55:54] Phase 4.3 Global Iteration 2
[17:56:24] Phase 5 Delay and Skew Optimization
[17:56:24] Phase 5.1 Delay CleanUp
[17:56:24] Phase 5.2 Clock Skew Optimization
[17:56:24] Phase 6 Post Hold Fix
[17:56:24] Phase 6.1 Hold Fix Iter
[17:56:24] Phase 6.1.1 Update Timing
[17:57:25] Phase 7 Route finalize
[17:57:25] Phase 8 Verifying routed nets
[17:57:25] Phase 9 Depositing Routes
[17:57:25] Phase 10 Route finalize
[17:57:25] Phase 11 Post Router Timing
[17:58:55] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 21m 35s 

[17:58:55] Starting bitstream generation..
[18:02:26] Creating bitmap...
[18:03:07] Writing bitstream ./dpu_wrapper.bit...
[18:03:07] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 04m 12s 
[18:03:07] Run vpl: Step impl: Completed
[18:03:07] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [18:03:08] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:16 ; elapsed = 01:10:10 . Memory (MB): peak = 1585.832 ; gain = 0.000 ; free physical = 6644 ; free virtual = 8950
INFO: [v++ 60-1443] [18:03:08] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/address_map.xml -sdsl /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/sdsl.dat -xclbin /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/xclbin_orig.xml -rtd /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu.rtd -o /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [18:03:11] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1585.832 ; gain = 0.000 ; free physical = 7394 ; free virtual = 9735
INFO: [v++ 60-1443] [18:03:11] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu_xml.rtd --add-section BUILD_METADATA:JSON:/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu.xml --add-section SYSTEM_METADATA:RAW:/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_xd_dpu_1_0 --output /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin
INFO: [v++ 60-1454] Run Directory: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link
XRT Build Version: 2.8.0 (HEAD)
       Build Date: 2022-04-22 13:21:39
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 19311208 bytes
Format : RAW
File   : '/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/system.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 4654 bytes
Format : JSON
File   : '/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 5161 bytes
Format : RAW
File   : '/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/dpu.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 16543 bytes
Format : RAW
File   : '/home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (19351599 bytes) to the output file: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [18:03:11] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1585.832 ; gain = 0.000 ; free physical = 7367 ; free virtual = 9733
INFO: [v++ 60-1443] [18:03:11] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin.info --input /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin
INFO: [v++ 60-1454] Run Directory: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link
INFO: [v++ 60-1441] [18:03:11] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1585.832 ; gain = 0.000 ; free physical = 7367 ; free virtual = 9732
INFO: [v++ 60-1443] [18:03:11] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/run_link
INFO: [v++ 60-1441] [18:03:11] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1585.832 ; gain = 0.000 ; free physical = 7367 ; free virtual = 9732
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/reports/link/system_estimate_dpu.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/reports/link/v++_link_dpu_guidance.html
	Timing Report: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/reports/link/imp/impl_1_dpu_wrapper_timing_summary_routed.rpt
	Vivado Log: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/logs/link/vivado.log
	Steps Log File: /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 10m 43s
INFO: [v++ 60-1653] Closing dispatch client.
cp -f /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/vivado/vpl/prj/prj.gen/sources_1/bd/*/hw_handoff/*.hwh \
	/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu.hwh
cp -f /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/link/vivado/vpl/prj/prj.runs/impl_1/*.bit \
	/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu.bit
cp -f /home/gabriele/DPU-PYNQ/boards/ZCU104/binary_container_1/dpu.xclbin \
	/home/gabriele/DPU-PYNQ/boards/ZCU104/dpu.xclbin

