
paint_projet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5d0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020b4  0800e7a0  0800e7a0  0001e7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010854  08010854  000300b8  2**0
                  CONTENTS
  4 .ARM          00000008  08010854  08010854  00020854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801085c  0801085c  000300b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801085c  0801085c  0002085c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010860  08010860  00020860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08010864  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008cfc  200000b8  0801091c  000300b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008db4  0801091c  00038db4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c8bf  00000000  00000000  000300e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005560  00000000  00000000  0005c9a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000025e8  00000000  00000000  00061f08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002350  00000000  00000000  000644f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002e276  00000000  00000000  00066840  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001f431  00000000  00000000  00094ab6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00114a00  00000000  00000000  000b3ee7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001c88e7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a36c  00000000  00000000  001c8964  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b8 	.word	0x200000b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e788 	.word	0x0800e788

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000bc 	.word	0x200000bc
 800020c:	0800e788 	.word	0x0800e788

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 80005b0:	b480      	push	{r7}
 80005b2:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80005b4:	bf00      	nop
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80005be:	b480      	push	{r7}
 80005c0:	b083      	sub	sp, #12
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	6078      	str	r0, [r7, #4]
 80005c6:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80005c8:	bf00      	nop
 80005ca:	370c      	adds	r7, #12
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr

080005d4 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
	...

080005e4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	4a07      	ldr	r2, [pc, #28]	; (8000610 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	4a06      	ldr	r2, [pc, #24]	; (8000614 <vApplicationGetIdleTaskMemory+0x30>)
 80005fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2280      	movs	r2, #128	; 0x80
 8000600:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000602:	bf00      	nop
 8000604:	3714      	adds	r7, #20
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	200000d4 	.word	0x200000d4
 8000614:	2000012c 	.word	0x2000012c

08000618 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000622:	20c8      	movs	r0, #200	; 0xc8
 8000624:	f001 ffd6 	bl	80025d4 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000628:	f000 fa7a 	bl	8000b20 <ft5336_I2C_InitializeIfRequired>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr

0800064a <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800064a:	b580      	push	{r7, lr}
 800064c:	b084      	sub	sp, #16
 800064e:	af00      	add	r7, sp, #0
 8000650:	4603      	mov	r3, r0
 8000652:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000654:	2300      	movs	r3, #0
 8000656:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8000658:	2300      	movs	r3, #0
 800065a:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 800065c:	2300      	movs	r3, #0
 800065e:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000660:	f000 fa5e 	bl	8000b20 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000664:	2300      	movs	r3, #0
 8000666:	73fb      	strb	r3, [r7, #15]
 8000668:	e010      	b.n	800068c <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800066a:	88fb      	ldrh	r3, [r7, #6]
 800066c:	b2db      	uxtb	r3, r3
 800066e:	21a8      	movs	r1, #168	; 0xa8
 8000670:	4618      	mov	r0, r3
 8000672:	f001 ff91 	bl	8002598 <TS_IO_Read>
 8000676:	4603      	mov	r3, r0
 8000678:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	b2db      	uxtb	r3, r3
 800067e:	2b51      	cmp	r3, #81	; 0x51
 8000680:	d101      	bne.n	8000686 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 8000682:	2301      	movs	r3, #1
 8000684:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	3301      	adds	r3, #1
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	7bfb      	ldrb	r3, [r7, #15]
 800068e:	2b02      	cmp	r3, #2
 8000690:	d802      	bhi.n	8000698 <ft5336_ReadID+0x4e>
 8000692:	7bbb      	ldrb	r3, [r7, #14]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d0e8      	beq.n	800066a <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 8000698:	7b7b      	ldrb	r3, [r7, #13]
 800069a:	b2db      	uxtb	r3, r3
 800069c:	b29b      	uxth	r3, r3
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	b082      	sub	sp, #8
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	4603      	mov	r3, r0
 80006ae:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80006b0:	88fb      	ldrh	r3, [r7, #6]
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 fa44 	bl	8000b40 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80006b8:	88fb      	ldrh	r3, [r7, #6]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 f932 	bl	8000924 <ft5336_TS_DisableIT>
}
 80006c0:	bf00      	nop
 80006c2:	3708      	adds	r7, #8
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}

080006c8 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b084      	sub	sp, #16
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80006d6:	88fb      	ldrh	r3, [r7, #6]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	2102      	movs	r1, #2
 80006dc:	4618      	mov	r0, r3
 80006de:	f001 ff5b 	bl	8002598 <TS_IO_Read>
 80006e2:	4603      	mov	r3, r0
 80006e4:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80006f2:	7bfb      	ldrb	r3, [r7, #15]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	2b05      	cmp	r3, #5
 80006f8:	d901      	bls.n	80006fe <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
 8000700:	b2da      	uxtb	r2, r3
 8000702:	4b05      	ldr	r3, [pc, #20]	; (8000718 <ft5336_TS_DetectTouch+0x50>)
 8000704:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8000706:	4b04      	ldr	r3, [pc, #16]	; (8000718 <ft5336_TS_DetectTouch+0x50>)
 8000708:	2200      	movs	r2, #0
 800070a:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	b2db      	uxtb	r3, r3
}
 8000710:	4618      	mov	r0, r3
 8000712:	3710      	adds	r7, #16
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	2000032c 	.word	0x2000032c

0800071c <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
 8000728:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800072a:	2300      	movs	r3, #0
 800072c:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 800073e:	4b6d      	ldr	r3, [pc, #436]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 8000740:	789a      	ldrb	r2, [r3, #2]
 8000742:	4b6c      	ldr	r3, [pc, #432]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 8000744:	785b      	ldrb	r3, [r3, #1]
 8000746:	429a      	cmp	r2, r3
 8000748:	f080 80cf 	bcs.w	80008ea <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 800074c:	4b69      	ldr	r3, [pc, #420]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 800074e:	789b      	ldrb	r3, [r3, #2]
 8000750:	2b09      	cmp	r3, #9
 8000752:	d871      	bhi.n	8000838 <ft5336_TS_GetXY+0x11c>
 8000754:	a201      	add	r2, pc, #4	; (adr r2, 800075c <ft5336_TS_GetXY+0x40>)
 8000756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800075a:	bf00      	nop
 800075c:	08000785 	.word	0x08000785
 8000760:	08000797 	.word	0x08000797
 8000764:	080007a9 	.word	0x080007a9
 8000768:	080007bb 	.word	0x080007bb
 800076c:	080007cd 	.word	0x080007cd
 8000770:	080007df 	.word	0x080007df
 8000774:	080007f1 	.word	0x080007f1
 8000778:	08000803 	.word	0x08000803
 800077c:	08000815 	.word	0x08000815
 8000780:	08000827 	.word	0x08000827
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 8000784:	2304      	movs	r3, #4
 8000786:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8000788:	2303      	movs	r3, #3
 800078a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 800078c:	2306      	movs	r3, #6
 800078e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8000790:	2305      	movs	r3, #5
 8000792:	753b      	strb	r3, [r7, #20]
      break;
 8000794:	e051      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 8000796:	230a      	movs	r3, #10
 8000798:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 800079a:	2309      	movs	r3, #9
 800079c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 800079e:	230c      	movs	r3, #12
 80007a0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80007a2:	230b      	movs	r3, #11
 80007a4:	753b      	strb	r3, [r7, #20]
      break;
 80007a6:	e048      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80007a8:	2310      	movs	r3, #16
 80007aa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80007ac:	230f      	movs	r3, #15
 80007ae:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80007b0:	2312      	movs	r3, #18
 80007b2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80007b4:	2311      	movs	r3, #17
 80007b6:	753b      	strb	r3, [r7, #20]
      break;
 80007b8:	e03f      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80007ba:	2316      	movs	r3, #22
 80007bc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80007be:	2315      	movs	r3, #21
 80007c0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80007c2:	2318      	movs	r3, #24
 80007c4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80007c6:	2317      	movs	r3, #23
 80007c8:	753b      	strb	r3, [r7, #20]
      break;
 80007ca:	e036      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80007cc:	231c      	movs	r3, #28
 80007ce:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80007d0:	231b      	movs	r3, #27
 80007d2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80007d4:	231e      	movs	r3, #30
 80007d6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80007d8:	231d      	movs	r3, #29
 80007da:	753b      	strb	r3, [r7, #20]
      break;
 80007dc:	e02d      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80007de:	2322      	movs	r3, #34	; 0x22
 80007e0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80007e2:	2321      	movs	r3, #33	; 0x21
 80007e4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80007e6:	2324      	movs	r3, #36	; 0x24
 80007e8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 80007ea:	2323      	movs	r3, #35	; 0x23
 80007ec:	753b      	strb	r3, [r7, #20]
      break;
 80007ee:	e024      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80007f0:	2328      	movs	r3, #40	; 0x28
 80007f2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 80007f4:	2327      	movs	r3, #39	; 0x27
 80007f6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 80007f8:	232a      	movs	r3, #42	; 0x2a
 80007fa:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 80007fc:	2329      	movs	r3, #41	; 0x29
 80007fe:	753b      	strb	r3, [r7, #20]
      break;
 8000800:	e01b      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000802:	232e      	movs	r3, #46	; 0x2e
 8000804:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8000806:	232d      	movs	r3, #45	; 0x2d
 8000808:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800080a:	2330      	movs	r3, #48	; 0x30
 800080c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 800080e:	232f      	movs	r3, #47	; 0x2f
 8000810:	753b      	strb	r3, [r7, #20]
      break;
 8000812:	e012      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000814:	2334      	movs	r3, #52	; 0x34
 8000816:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000818:	2333      	movs	r3, #51	; 0x33
 800081a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 800081c:	2336      	movs	r3, #54	; 0x36
 800081e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000820:	2335      	movs	r3, #53	; 0x35
 8000822:	753b      	strb	r3, [r7, #20]
      break;
 8000824:	e009      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8000826:	233a      	movs	r3, #58	; 0x3a
 8000828:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800082a:	2339      	movs	r3, #57	; 0x39
 800082c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 800082e:	233c      	movs	r3, #60	; 0x3c
 8000830:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000832:	233b      	movs	r3, #59	; 0x3b
 8000834:	753b      	strb	r3, [r7, #20]
      break;
 8000836:	e000      	b.n	800083a <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000838:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800083a:	89fb      	ldrh	r3, [r7, #14]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	7dfa      	ldrb	r2, [r7, #23]
 8000840:	4611      	mov	r1, r2
 8000842:	4618      	mov	r0, r3
 8000844:	f001 fea8 	bl	8002598 <TS_IO_Read>
 8000848:	4603      	mov	r3, r0
 800084a:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800084c:	7cfb      	ldrb	r3, [r7, #19]
 800084e:	b2db      	uxtb	r3, r3
 8000850:	b29a      	uxth	r2, r3
 8000852:	4b29      	ldr	r3, [pc, #164]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000854:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000856:	89fb      	ldrh	r3, [r7, #14]
 8000858:	b2db      	uxtb	r3, r3
 800085a:	7dba      	ldrb	r2, [r7, #22]
 800085c:	4611      	mov	r1, r2
 800085e:	4618      	mov	r0, r3
 8000860:	f001 fe9a 	bl	8002598 <TS_IO_Read>
 8000864:	4603      	mov	r3, r0
 8000866:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000868:	7cfb      	ldrb	r3, [r7, #19]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	021b      	lsls	r3, r3, #8
 800086e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000872:	b21a      	sxth	r2, r3
 8000874:	4b20      	ldr	r3, [pc, #128]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	b21b      	sxth	r3, r3
 800087a:	4313      	orrs	r3, r2
 800087c:	b21b      	sxth	r3, r3
 800087e:	b29a      	uxth	r2, r3
 8000880:	4b1d      	ldr	r3, [pc, #116]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000882:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 8000884:	4b1c      	ldr	r3, [pc, #112]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 8000886:	881a      	ldrh	r2, [r3, #0]
 8000888:	68bb      	ldr	r3, [r7, #8]
 800088a:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 800088c:	89fb      	ldrh	r3, [r7, #14]
 800088e:	b2db      	uxtb	r3, r3
 8000890:	7d7a      	ldrb	r2, [r7, #21]
 8000892:	4611      	mov	r1, r2
 8000894:	4618      	mov	r0, r3
 8000896:	f001 fe7f 	bl	8002598 <TS_IO_Read>
 800089a:	4603      	mov	r3, r0
 800089c:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800089e:	7cfb      	ldrb	r3, [r7, #19]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	b29a      	uxth	r2, r3
 80008a4:	4b14      	ldr	r3, [pc, #80]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008a6:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80008a8:	89fb      	ldrh	r3, [r7, #14]
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	7d3a      	ldrb	r2, [r7, #20]
 80008ae:	4611      	mov	r1, r2
 80008b0:	4618      	mov	r0, r3
 80008b2:	f001 fe71 	bl	8002598 <TS_IO_Read>
 80008b6:	4603      	mov	r3, r0
 80008b8:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80008ba:	7cfb      	ldrb	r3, [r7, #19]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	021b      	lsls	r3, r3, #8
 80008c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80008c4:	b21a      	sxth	r2, r3
 80008c6:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008c8:	881b      	ldrh	r3, [r3, #0]
 80008ca:	b21b      	sxth	r3, r3
 80008cc:	4313      	orrs	r3, r2
 80008ce:	b21b      	sxth	r3, r3
 80008d0:	b29a      	uxth	r2, r3
 80008d2:	4b09      	ldr	r3, [pc, #36]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008d4:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80008d6:	4b08      	ldr	r3, [pc, #32]	; (80008f8 <ft5336_TS_GetXY+0x1dc>)
 80008d8:	881a      	ldrh	r2, [r3, #0]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80008de:	4b05      	ldr	r3, [pc, #20]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 80008e0:	789b      	ldrb	r3, [r3, #2]
 80008e2:	3301      	adds	r3, #1
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4b03      	ldr	r3, [pc, #12]	; (80008f4 <ft5336_TS_GetXY+0x1d8>)
 80008e8:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80008ea:	bf00      	nop
 80008ec:	3718      	adds	r7, #24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	2000032c 	.word	0x2000032c
 80008f8:	20000330 	.word	0x20000330

080008fc <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8000906:	2300      	movs	r3, #0
 8000908:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800090a:	2301      	movs	r3, #1
 800090c:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800090e:	88fb      	ldrh	r3, [r7, #6]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	7bfa      	ldrb	r2, [r7, #15]
 8000914:	21a4      	movs	r1, #164	; 0xa4
 8000916:	4618      	mov	r0, r3
 8000918:	f001 fe24 	bl	8002564 <TS_IO_Write>
}
 800091c:	bf00      	nop
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800092e:	2300      	movs	r3, #0
 8000930:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000932:	2300      	movs	r3, #0
 8000934:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000936:	88fb      	ldrh	r3, [r7, #6]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	7bfa      	ldrb	r2, [r7, #15]
 800093c:	21a4      	movs	r1, #164	; 0xa4
 800093e:	4618      	mov	r0, r3
 8000940:	f001 fe10 	bl	8002564 <TS_IO_Write>
}
 8000944:	bf00      	nop
 8000946:	3710      	adds	r7, #16
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 8000956:	2300      	movs	r3, #0
}
 8000958:	4618      	mov	r0, r3
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 800096e:	bf00      	nop
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr

0800097a <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	b084      	sub	sp, #16
 800097e:	af00      	add	r7, sp, #0
 8000980:	4603      	mov	r3, r0
 8000982:	6039      	str	r1, [r7, #0]
 8000984:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 800098a:	88fb      	ldrh	r3, [r7, #6]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	2101      	movs	r1, #1
 8000990:	4618      	mov	r0, r3
 8000992:	f001 fe01 	bl	8002598 <TS_IO_Read>
 8000996:	4603      	mov	r3, r0
 8000998:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 800099a:	7bfb      	ldrb	r3, [r7, #15]
 800099c:	b2db      	uxtb	r3, r3
 800099e:	461a      	mov	r2, r3
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	bf00      	nop
 80009a6:	3710      	adds	r7, #16
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b086      	sub	sp, #24
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60b9      	str	r1, [r7, #8]
 80009b4:	607a      	str	r2, [r7, #4]
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	4603      	mov	r3, r0
 80009ba:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80009bc:	2300      	movs	r3, #0
 80009be:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80009cc:	4b4d      	ldr	r3, [pc, #308]	; (8000b04 <ft5336_TS_GetTouchInfo+0x158>)
 80009ce:	785b      	ldrb	r3, [r3, #1]
 80009d0:	461a      	mov	r2, r3
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	4293      	cmp	r3, r2
 80009d6:	f080 8090 	bcs.w	8000afa <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	2b09      	cmp	r3, #9
 80009de:	d85d      	bhi.n	8000a9c <ft5336_TS_GetTouchInfo+0xf0>
 80009e0:	a201      	add	r2, pc, #4	; (adr r2, 80009e8 <ft5336_TS_GetTouchInfo+0x3c>)
 80009e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e6:	bf00      	nop
 80009e8:	08000a11 	.word	0x08000a11
 80009ec:	08000a1f 	.word	0x08000a1f
 80009f0:	08000a2d 	.word	0x08000a2d
 80009f4:	08000a3b 	.word	0x08000a3b
 80009f8:	08000a49 	.word	0x08000a49
 80009fc:	08000a57 	.word	0x08000a57
 8000a00:	08000a65 	.word	0x08000a65
 8000a04:	08000a73 	.word	0x08000a73
 8000a08:	08000a81 	.word	0x08000a81
 8000a0c:	08000a8f 	.word	0x08000a8f
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000a10:	2303      	movs	r3, #3
 8000a12:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000a14:	2307      	movs	r3, #7
 8000a16:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8000a18:	2308      	movs	r3, #8
 8000a1a:	757b      	strb	r3, [r7, #21]
      break;
 8000a1c:	e03f      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000a1e:	2309      	movs	r3, #9
 8000a20:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000a22:	230d      	movs	r3, #13
 8000a24:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 8000a26:	230e      	movs	r3, #14
 8000a28:	757b      	strb	r3, [r7, #21]
      break;
 8000a2a:	e038      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000a2c:	230f      	movs	r3, #15
 8000a2e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000a30:	2313      	movs	r3, #19
 8000a32:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000a34:	2314      	movs	r3, #20
 8000a36:	757b      	strb	r3, [r7, #21]
      break;
 8000a38:	e031      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8000a3a:	2315      	movs	r3, #21
 8000a3c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000a3e:	2319      	movs	r3, #25
 8000a40:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000a42:	231a      	movs	r3, #26
 8000a44:	757b      	strb	r3, [r7, #21]
      break;
 8000a46:	e02a      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8000a48:	231b      	movs	r3, #27
 8000a4a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000a4c:	231f      	movs	r3, #31
 8000a4e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000a50:	2320      	movs	r3, #32
 8000a52:	757b      	strb	r3, [r7, #21]
      break;
 8000a54:	e023      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 8000a56:	2321      	movs	r3, #33	; 0x21
 8000a58:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8000a5a:	2325      	movs	r3, #37	; 0x25
 8000a5c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000a5e:	2326      	movs	r3, #38	; 0x26
 8000a60:	757b      	strb	r3, [r7, #21]
      break;
 8000a62:	e01c      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000a64:	2327      	movs	r3, #39	; 0x27
 8000a66:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8000a68:	232b      	movs	r3, #43	; 0x2b
 8000a6a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000a6c:	232c      	movs	r3, #44	; 0x2c
 8000a6e:	757b      	strb	r3, [r7, #21]
      break;
 8000a70:	e015      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000a72:	232d      	movs	r3, #45	; 0x2d
 8000a74:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8000a76:	2331      	movs	r3, #49	; 0x31
 8000a78:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8000a7a:	2332      	movs	r3, #50	; 0x32
 8000a7c:	757b      	strb	r3, [r7, #21]
      break;
 8000a7e:	e00e      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8000a80:	2333      	movs	r3, #51	; 0x33
 8000a82:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8000a84:	2337      	movs	r3, #55	; 0x37
 8000a86:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8000a88:	2338      	movs	r3, #56	; 0x38
 8000a8a:	757b      	strb	r3, [r7, #21]
      break;
 8000a8c:	e007      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 8000a8e:	2339      	movs	r3, #57	; 0x39
 8000a90:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8000a92:	233d      	movs	r3, #61	; 0x3d
 8000a94:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8000a96:	233e      	movs	r3, #62	; 0x3e
 8000a98:	757b      	strb	r3, [r7, #21]
      break;
 8000a9a:	e000      	b.n	8000a9e <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8000a9c:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000a9e:	89fb      	ldrh	r3, [r7, #14]
 8000aa0:	b2db      	uxtb	r3, r3
 8000aa2:	7dfa      	ldrb	r2, [r7, #23]
 8000aa4:	4611      	mov	r1, r2
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f001 fd76 	bl	8002598 <TS_IO_Read>
 8000aac:	4603      	mov	r3, r0
 8000aae:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8000ab0:	7d3b      	ldrb	r3, [r7, #20]
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	119b      	asrs	r3, r3, #6
 8000ab6:	f003 0203 	and.w	r2, r3, #3
 8000aba:	6a3b      	ldr	r3, [r7, #32]
 8000abc:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8000abe:	89fb      	ldrh	r3, [r7, #14]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	7dba      	ldrb	r2, [r7, #22]
 8000ac4:	4611      	mov	r1, r2
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 fd66 	bl	8002598 <TS_IO_Read>
 8000acc:	4603      	mov	r3, r0
 8000ace:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8000ad0:	7d3b      	ldrb	r3, [r7, #20]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8000ada:	89fb      	ldrh	r3, [r7, #14]
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	7d7a      	ldrb	r2, [r7, #21]
 8000ae0:	4611      	mov	r1, r2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 fd58 	bl	8002598 <TS_IO_Read>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000aec:	7d3b      	ldrb	r3, [r7, #20]
 8000aee:	b2db      	uxtb	r3, r3
 8000af0:	111b      	asrs	r3, r3, #4
 8000af2:	f003 0204 	and.w	r2, r3, #4
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000afa:	bf00      	nop
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	2000032c 	.word	0x2000032c

08000b08 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000b0c:	4b03      	ldr	r3, [pc, #12]	; (8000b1c <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	2000032c 	.word	0x2000032c

08000b20 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000b24:	f7ff fff0 	bl	8000b08 <ft5336_Get_I2C_InitializedStatus>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d104      	bne.n	8000b38 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000b2e:	f001 fd0f 	bl	8002550 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000b32:	4b02      	ldr	r3, [pc, #8]	; (8000b3c <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	701a      	strb	r2, [r3, #0]
  }
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	2000032c 	.word	0x2000032c

08000b40 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000b4e:	68fb      	ldr	r3, [r7, #12]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b5c:	b5b0      	push	{r4, r5, r7, lr}
 8000b5e:	b0b2      	sub	sp, #200	; 0xc8
 8000b60:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
   	char text[50]={};
 8000b62:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000b66:	2232      	movs	r2, #50	; 0x32
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f00d fa07 	bl	800df7e <memset>
	static TS_StateTypeDef  TS_State;
	uint32_t potl,potr,joystick_h, joystick_v;
	ADC_ChannelConfTypeDef sConfig = {0};
 8000b70:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	673b      	str	r3, [r7, #112]	; 0x70
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b82:	2300      	movs	r3, #0
 8000b84:	677b      	str	r3, [r7, #116]	; 0x74
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b86:	f003 ff00 	bl	800498a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b8a:	f000 f99f 	bl	8000ecc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b8e:	f001 f839 	bl	8001c04 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000b92:	f000 fa9d 	bl	80010d0 <MX_ADC3_Init>
  MX_I2C1_Init();
 8000b96:	f000 fb49 	bl	800122c <MX_I2C1_Init>
  MX_I2C3_Init();
 8000b9a:	f000 fb87 	bl	80012ac <MX_I2C3_Init>
  MX_LTDC_Init();
 8000b9e:	f000 fbc5 	bl	800132c <MX_LTDC_Init>
  MX_RTC_Init();
 8000ba2:	f000 fc45 	bl	8001430 <MX_RTC_Init>
  MX_SPI2_Init();
 8000ba6:	f000 fce9 	bl	800157c <MX_SPI2_Init>
  MX_TIM1_Init();
 8000baa:	f000 fd25 	bl	80015f8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000bae:	f000 fd77 	bl	80016a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000bb2:	f000 fdc3 	bl	800173c <MX_TIM3_Init>
  MX_TIM5_Init();
 8000bb6:	f000 fe4f 	bl	8001858 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000bba:	f000 fe9b 	bl	80018f4 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000bbe:	f000 ff73 	bl	8001aa8 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000bc2:	f000 ffa1 	bl	8001b08 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000bc6:	f000 fa31 	bl	800102c <MX_ADC1_Init>
  MX_DAC_Init();
 8000bca:	f000 fad3 	bl	8001174 <MX_DAC_Init>
  MX_UART7_Init();
 8000bce:	f000 ff3b 	bl	8001a48 <MX_UART7_Init>
  MX_FMC_Init();
 8000bd2:	f000 ffc9 	bl	8001b68 <MX_FMC_Init>
  MX_DMA2D_Init();
 8000bd6:	f000 faf7 	bl	80011c8 <MX_DMA2D_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000bda:	f001 fd07 	bl	80025ec <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8000bde:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000be2:	2000      	movs	r0, #0
 8000be4:	f001 fd9a 	bl	800271c <BSP_LCD_LayerDefaultInit>
  BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 8000be8:	f001 fd70 	bl	80026cc <BSP_LCD_GetXSize>
 8000bec:	4604      	mov	r4, r0
 8000bee:	f001 fd81 	bl	80026f4 <BSP_LCD_GetYSize>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	fb03 f304 	mul.w	r3, r3, r4
 8000bf8:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 8000bfc:	009b      	lsls	r3, r3, #2
 8000bfe:	4619      	mov	r1, r3
 8000c00:	2001      	movs	r0, #1
 8000c02:	f001 fd8b 	bl	800271c <BSP_LCD_LayerDefaultInit>
  BSP_LCD_DisplayOn();
 8000c06:	f002 fa53 	bl	80030b0 <BSP_LCD_DisplayOn>
  BSP_LCD_SetFont(&Font12);
 8000c0a:	489b      	ldr	r0, [pc, #620]	; (8000e78 <main+0x31c>)
 8000c0c:	f001 fe28 	bl	8002860 <BSP_LCD_SetFont>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000c10:	f04f 30ff 	mov.w	r0, #4294967295
 8000c14:	f001 fe0a 	bl	800282c <BSP_LCD_SetBackColor>
  BSP_LCD_SelectLayer(1);
 8000c18:	2001      	movs	r0, #1
 8000c1a:	f001 fddf 	bl	80027dc <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(LCD_COLOR_TRANSPARENT);
 8000c1e:	2000      	movs	r0, #0
 8000c20:	f001 fe4e 	bl	80028c0 <BSP_LCD_Clear>
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000c24:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000c28:	f001 fde8 	bl	80027fc <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(0, 245, 480, 5);
 8000c2c:	2305      	movs	r3, #5
 8000c2e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000c32:	21f5      	movs	r1, #245	; 0xf5
 8000c34:	2000      	movs	r0, #0
 8000c36:	f002 f921 	bl	8002e7c <BSP_LCD_FillRect>
  BSP_LCD_FillRect(435, 0, 5, 245);
 8000c3a:	23f5      	movs	r3, #245	; 0xf5
 8000c3c:	2205      	movs	r2, #5
 8000c3e:	2100      	movs	r1, #0
 8000c40:	f240 10b3 	movw	r0, #435	; 0x1b3
 8000c44:	f002 f91a 	bl	8002e7c <BSP_LCD_FillRect>
  BSP_LCD_SelectLayer(0);
 8000c48:	2000      	movs	r0, #0
 8000c4a:	f001 fdc7 	bl	80027dc <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8000c52:	f001 fe35 	bl	80028c0 <BSP_LCD_Clear>
  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8000c56:	4889      	ldr	r0, [pc, #548]	; (8000e7c <main+0x320>)
 8000c58:	f001 fdd0 	bl	80027fc <BSP_LCD_SetTextColor>

  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000c5c:	f001 fd36 	bl	80026cc <BSP_LCD_GetXSize>
 8000c60:	4603      	mov	r3, r0
 8000c62:	b29c      	uxth	r4, r3
 8000c64:	f001 fd46 	bl	80026f4 <BSP_LCD_GetYSize>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4620      	mov	r0, r4
 8000c70:	f002 fdec 	bl	800384c <BSP_TS_Init>
  HAL_UART_Receive_IT(&huart1,rxbuffer,1);
 8000c74:	2201      	movs	r2, #1
 8000c76:	4982      	ldr	r1, [pc, #520]	; (8000e80 <main+0x324>)
 8000c78:	4882      	ldr	r0, [pc, #520]	; (8000e84 <main+0x328>)
 8000c7a:	f009 fcaf 	bl	800a5dc <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of myMutexLCD */
  osMutexDef(myMutexLCD);
 8000c7e:	2300      	movs	r3, #0
 8000c80:	667b      	str	r3, [r7, #100]	; 0x64
 8000c82:	2300      	movs	r3, #0
 8000c84:	66bb      	str	r3, [r7, #104]	; 0x68
  myMutexLCDHandle = osMutexCreate(osMutex(myMutexLCD));
 8000c86:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f00a fd1f 	bl	800b6ce <osMutexCreate>
 8000c90:	4602      	mov	r2, r0
 8000c92:	4b7d      	ldr	r3, [pc, #500]	; (8000e88 <main+0x32c>)
 8000c94:	601a      	str	r2, [r3, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueueUART */
  osMessageQDef(myQueueUART, 16, uint8_t);
 8000c96:	4b7d      	ldr	r3, [pc, #500]	; (8000e8c <main+0x330>)
 8000c98:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000c9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueUARTHandle = osMessageCreate(osMessageQ(myQueueUART), NULL);
 8000ca2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f00a fd28 	bl	800b6fe <osMessageCreate>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	4b77      	ldr	r3, [pc, #476]	; (8000e90 <main+0x334>)
 8000cb2:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000cb4:	4b77      	ldr	r3, [pc, #476]	; (8000e94 <main+0x338>)
 8000cb6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000cba:	461d      	mov	r5, r3
 8000cbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cc4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000cc8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f00a fc9d 	bl	800b60e <osThreadCreate>
 8000cd4:	4602      	mov	r2, r0
 8000cd6:	4b70      	ldr	r3, [pc, #448]	; (8000e98 <main+0x33c>)
 8000cd8:	601a      	str	r2, [r3, #0]

  /* definition and creation of Mode */
  osThreadDef(Mode, StartMode, osPriorityIdle, 0, 512);
 8000cda:	4b70      	ldr	r3, [pc, #448]	; (8000e9c <main+0x340>)
 8000cdc:	f107 041c 	add.w	r4, r7, #28
 8000ce0:	461d      	mov	r5, r3
 8000ce2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ce4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ce6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ModeHandle = osThreadCreate(osThread(Mode), NULL);
 8000cee:	f107 031c 	add.w	r3, r7, #28
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f00a fc8a 	bl	800b60e <osThreadCreate>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	4b68      	ldr	r3, [pc, #416]	; (8000ea0 <main+0x344>)
 8000cfe:	601a      	str	r2, [r3, #0]

  /* definition and creation of Peindre */
  osThreadDef(Peindre, StartPeindre, osPriorityIdle, 0, 1024);
 8000d00:	4b68      	ldr	r3, [pc, #416]	; (8000ea4 <main+0x348>)
 8000d02:	463c      	mov	r4, r7
 8000d04:	461d      	mov	r5, r3
 8000d06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d0a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PeindreHandle = osThreadCreate(osThread(Peindre), NULL);
 8000d12:	463b      	mov	r3, r7
 8000d14:	2100      	movs	r1, #0
 8000d16:	4618      	mov	r0, r3
 8000d18:	f00a fc79 	bl	800b60e <osThreadCreate>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	4b62      	ldr	r3, [pc, #392]	; (8000ea8 <main+0x34c>)
 8000d20:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000d22:	f00a fc6d 	bl	800b600 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(LED13_GPIO_Port,LED13_Pin,HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 8000d26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d2a:	4860      	ldr	r0, [pc, #384]	; (8000eac <main+0x350>)
 8000d2c:	f005 fb24 	bl	8006378 <HAL_GPIO_ReadPin>
 8000d30:	4603      	mov	r3, r0
 8000d32:	461a      	mov	r2, r3
 8000d34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d38:	485d      	ldr	r0, [pc, #372]	; (8000eb0 <main+0x354>)
 8000d3a:	f005 fb35 	bl	80063a8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED14_GPIO_Port,LED14_Pin,HAL_GPIO_ReadPin(BP2_GPIO_Port,BP2_Pin));
 8000d3e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d42:	485a      	ldr	r0, [pc, #360]	; (8000eac <main+0x350>)
 8000d44:	f005 fb18 	bl	8006378 <HAL_GPIO_ReadPin>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	2120      	movs	r1, #32
 8000d4e:	4859      	ldr	r0, [pc, #356]	; (8000eb4 <main+0x358>)
 8000d50:	f005 fb2a 	bl	80063a8 <HAL_GPIO_WritePin>
	  sprintf(text,"BP1 : %d",HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 8000d54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d58:	4854      	ldr	r0, [pc, #336]	; (8000eac <main+0x350>)
 8000d5a:	f005 fb0d 	bl	8006378 <HAL_GPIO_ReadPin>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	461a      	mov	r2, r3
 8000d62:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000d66:	4954      	ldr	r1, [pc, #336]	; (8000eb8 <main+0x35c>)
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f00d f911 	bl	800df90 <siprintf>
	  BSP_LCD_DisplayStringAtLine(5,(uint8_t*) text);
 8000d6e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000d72:	4619      	mov	r1, r3
 8000d74:	2005      	movs	r0, #5
 8000d76:	f001 fed3 	bl	8002b20 <BSP_LCD_DisplayStringAtLine>

	  sConfig.Channel = ADC_CHANNEL_6;
 8000d7a:	2306      	movs	r3, #6
 8000d7c:	66fb      	str	r3, [r7, #108]	; 0x6c
	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000d7e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000d82:	4619      	mov	r1, r3
 8000d84:	484d      	ldr	r0, [pc, #308]	; (8000ebc <main+0x360>)
 8000d86:	f003 ffe5 	bl	8004d54 <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc3);
 8000d8a:	484c      	ldr	r0, [pc, #304]	; (8000ebc <main+0x360>)
 8000d8c:	f003 fe90 	bl	8004ab0 <HAL_ADC_Start>
	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000d90:	bf00      	nop
 8000d92:	2164      	movs	r1, #100	; 0x64
 8000d94:	4849      	ldr	r0, [pc, #292]	; (8000ebc <main+0x360>)
 8000d96:	f003 ff4b 	bl	8004c30 <HAL_ADC_PollForConversion>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d1f8      	bne.n	8000d92 <main+0x236>
	  potr = HAL_ADC_GetValue(&hadc3);
 8000da0:	4846      	ldr	r0, [pc, #280]	; (8000ebc <main+0x360>)
 8000da2:	f003 ffc9 	bl	8004d38 <HAL_ADC_GetValue>
 8000da6:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc

	  sConfig.Channel = ADC_CHANNEL_7;
 8000daa:	2307      	movs	r3, #7
 8000dac:	66fb      	str	r3, [r7, #108]	; 0x6c
	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000dae:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000db2:	4619      	mov	r1, r3
 8000db4:	4841      	ldr	r0, [pc, #260]	; (8000ebc <main+0x360>)
 8000db6:	f003 ffcd 	bl	8004d54 <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc3);
 8000dba:	4840      	ldr	r0, [pc, #256]	; (8000ebc <main+0x360>)
 8000dbc:	f003 fe78 	bl	8004ab0 <HAL_ADC_Start>
	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000dc0:	bf00      	nop
 8000dc2:	2164      	movs	r1, #100	; 0x64
 8000dc4:	483d      	ldr	r0, [pc, #244]	; (8000ebc <main+0x360>)
 8000dc6:	f003 ff33 	bl	8004c30 <HAL_ADC_PollForConversion>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1f8      	bne.n	8000dc2 <main+0x266>
	  potl = HAL_ADC_GetValue(&hadc3);
 8000dd0:	483a      	ldr	r0, [pc, #232]	; (8000ebc <main+0x360>)
 8000dd2:	f003 ffb1 	bl	8004d38 <HAL_ADC_GetValue>
 8000dd6:	f8c7 00b8 	str.w	r0, [r7, #184]	; 0xb8

	  sConfig.Channel = ADC_CHANNEL_8;
 8000dda:	2308      	movs	r3, #8
 8000ddc:	66fb      	str	r3, [r7, #108]	; 0x6c
	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000dde:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000de2:	4619      	mov	r1, r3
 8000de4:	4835      	ldr	r0, [pc, #212]	; (8000ebc <main+0x360>)
 8000de6:	f003 ffb5 	bl	8004d54 <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc3);
 8000dea:	4834      	ldr	r0, [pc, #208]	; (8000ebc <main+0x360>)
 8000dec:	f003 fe60 	bl	8004ab0 <HAL_ADC_Start>
	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000df0:	bf00      	nop
 8000df2:	2164      	movs	r1, #100	; 0x64
 8000df4:	4831      	ldr	r0, [pc, #196]	; (8000ebc <main+0x360>)
 8000df6:	f003 ff1b 	bl	8004c30 <HAL_ADC_PollForConversion>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d1f8      	bne.n	8000df2 <main+0x296>
	  joystick_v = HAL_ADC_GetValue(&hadc3);
 8000e00:	482e      	ldr	r0, [pc, #184]	; (8000ebc <main+0x360>)
 8000e02:	f003 ff99 	bl	8004d38 <HAL_ADC_GetValue>
 8000e06:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4

	  HAL_ADC_Start(&hadc1);
 8000e0a:	482d      	ldr	r0, [pc, #180]	; (8000ec0 <main+0x364>)
 8000e0c:	f003 fe50 	bl	8004ab0 <HAL_ADC_Start>
	  while(HAL_ADC_PollForConversion(&hadc1, 100)!=HAL_OK);
 8000e10:	bf00      	nop
 8000e12:	2164      	movs	r1, #100	; 0x64
 8000e14:	482a      	ldr	r0, [pc, #168]	; (8000ec0 <main+0x364>)
 8000e16:	f003 ff0b 	bl	8004c30 <HAL_ADC_PollForConversion>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d1f8      	bne.n	8000e12 <main+0x2b6>
	  joystick_h = HAL_ADC_GetValue(&hadc1);
 8000e20:	4827      	ldr	r0, [pc, #156]	; (8000ec0 <main+0x364>)
 8000e22:	f003 ff89 	bl	8004d38 <HAL_ADC_GetValue>
 8000e26:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

	  sprintf(text,"POTL : %4u POTR : %4u joy_v : %4u joy_h : %4u",(uint)potl,(uint)potr,(uint)joystick_v,(uint)joystick_h);
 8000e2a:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 8000e2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000e32:	9301      	str	r3, [sp, #4]
 8000e34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000e38:	9300      	str	r3, [sp, #0]
 8000e3a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000e3e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8000e42:	4920      	ldr	r1, [pc, #128]	; (8000ec4 <main+0x368>)
 8000e44:	f00d f8a4 	bl	800df90 <siprintf>
	  BSP_LCD_DisplayStringAtLine(9,(uint8_t*) text);
 8000e48:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	2009      	movs	r0, #9
 8000e50:	f001 fe66 	bl	8002b20 <BSP_LCD_DisplayStringAtLine>

	  BSP_TS_GetState(&TS_State);
 8000e54:	481c      	ldr	r0, [pc, #112]	; (8000ec8 <main+0x36c>)
 8000e56:	f002 fd39 	bl	80038cc <BSP_TS_GetState>
	  if(TS_State.touchDetected){
 8000e5a:	4b1b      	ldr	r3, [pc, #108]	; (8000ec8 <main+0x36c>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	f43f af61 	beq.w	8000d26 <main+0x1ca>
		  BSP_LCD_FillCircle(TS_State.touchX[0],TS_State.touchY[0],4);
 8000e64:	4b18      	ldr	r3, [pc, #96]	; (8000ec8 <main+0x36c>)
 8000e66:	8858      	ldrh	r0, [r3, #2]
 8000e68:	4b17      	ldr	r3, [pc, #92]	; (8000ec8 <main+0x36c>)
 8000e6a:	899b      	ldrh	r3, [r3, #12]
 8000e6c:	2204      	movs	r2, #4
 8000e6e:	4619      	mov	r1, r3
 8000e70:	f002 f87e 	bl	8002f70 <BSP_LCD_FillCircle>
	  HAL_GPIO_WritePin(LED13_GPIO_Port,LED13_Pin,HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 8000e74:	e757      	b.n	8000d26 <main+0x1ca>
 8000e76:	bf00      	nop
 8000e78:	20000038 	.word	0x20000038
 8000e7c:	ffff0000 	.word	0xffff0000
 8000e80:	20008c84 	.word	0x20008c84
 8000e84:	20008a58 	.word	0x20008a58
 8000e88:	20008898 	.word	0x20008898
 8000e8c:	0800e7dc 	.word	0x0800e7dc
 8000e90:	2000891c 	.word	0x2000891c
 8000e94:	0800e7f8 	.word	0x0800e7f8
 8000e98:	200086d4 	.word	0x200086d4
 8000e9c:	0800e81c 	.word	0x0800e81c
 8000ea0:	20008c80 	.word	0x20008c80
 8000ea4:	0800e840 	.word	0x0800e840
 8000ea8:	20008808 	.word	0x20008808
 8000eac:	40020000 	.word	0x40020000
 8000eb0:	40021c00 	.word	0x40021c00
 8000eb4:	40021000 	.word	0x40021000
 8000eb8:	0800e7a0 	.word	0x0800e7a0
 8000ebc:	20008a10 	.word	0x20008a10
 8000ec0:	200089c8 	.word	0x200089c8
 8000ec4:	0800e7ac 	.word	0x0800e7ac
 8000ec8:	20000334 	.word	0x20000334

08000ecc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b0b4      	sub	sp, #208	; 0xd0
 8000ed0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ed2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000ed6:	2230      	movs	r2, #48	; 0x30
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f00d f84f 	bl	800df7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
 8000eee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ef0:	f107 0308 	add.w	r3, r7, #8
 8000ef4:	2284      	movs	r2, #132	; 0x84
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f00d f840 	bl	800df7e <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000efe:	f006 fb95 	bl	800762c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f02:	4b47      	ldr	r3, [pc, #284]	; (8001020 <SystemClock_Config+0x154>)
 8000f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f06:	4a46      	ldr	r2, [pc, #280]	; (8001020 <SystemClock_Config+0x154>)
 8000f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f0e:	4b44      	ldr	r3, [pc, #272]	; (8001020 <SystemClock_Config+0x154>)
 8000f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f16:	607b      	str	r3, [r7, #4]
 8000f18:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f1a:	4b42      	ldr	r3, [pc, #264]	; (8001024 <SystemClock_Config+0x158>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a41      	ldr	r2, [pc, #260]	; (8001024 <SystemClock_Config+0x158>)
 8000f20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f24:	6013      	str	r3, [r2, #0]
 8000f26:	4b3f      	ldr	r3, [pc, #252]	; (8001024 <SystemClock_Config+0x158>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f2e:	603b      	str	r3, [r7, #0]
 8000f30:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000f32:	2309      	movs	r3, #9
 8000f34:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f3c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f40:	2301      	movs	r3, #1
 8000f42:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f46:	2302      	movs	r3, #2
 8000f48:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000f54:	2319      	movs	r3, #25
 8000f56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000f5a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000f5e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f62:	2302      	movs	r3, #2
 8000f64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000f68:	2309      	movs	r3, #9
 8000f6a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f6e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000f72:	4618      	mov	r0, r3
 8000f74:	f006 fbba 	bl	80076ec <HAL_RCC_OscConfig>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000f7e:	f001 f98d 	bl	800229c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f82:	f006 fb63 	bl	800764c <HAL_PWREx_EnableOverDrive>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000f8c:	f001 f986 	bl	800229c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f90:	230f      	movs	r3, #15
 8000f92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f96:	2302      	movs	r3, #2
 8000f98:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fa2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fa6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000faa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000fb2:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000fb6:	2106      	movs	r1, #6
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f006 fe3b 	bl	8007c34 <HAL_RCC_ClockConfig>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8000fc4:	f001 f96a 	bl	800229c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_RTC
 8000fc8:	4b17      	ldr	r3, [pc, #92]	; (8001028 <SystemClock_Config+0x15c>)
 8000fca:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART6
                              |RCC_PERIPHCLK_UART7|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C3;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000fcc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000fd0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000fd2:	2305      	movs	r3, #5
 8000fd4:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000fe2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fe6:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000fe8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fec:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	663b      	str	r3, [r7, #96]	; 0x60
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	4618      	mov	r0, r3
 8001008:	f007 f818 	bl	800803c <HAL_RCCEx_PeriphCLKConfig>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d001      	beq.n	8001016 <SystemClock_Config+0x14a>
  {
    Error_Handler();
 8001012:	f001 f943 	bl	800229c <Error_Handler>
  }
}
 8001016:	bf00      	nop
 8001018:	37d0      	adds	r7, #208	; 0xd0
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800
 8001024:	40007000 	.word	0x40007000
 8001028:	00015868 	.word	0x00015868

0800102c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001032:	463b      	mov	r3, r7
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800103e:	4b21      	ldr	r3, [pc, #132]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001040:	4a21      	ldr	r2, [pc, #132]	; (80010c8 <MX_ADC1_Init+0x9c>)
 8001042:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001044:	4b1f      	ldr	r3, [pc, #124]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001046:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800104a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800104c:	4b1d      	ldr	r3, [pc, #116]	; (80010c4 <MX_ADC1_Init+0x98>)
 800104e:	2200      	movs	r2, #0
 8001050:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001052:	4b1c      	ldr	r3, [pc, #112]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001054:	2200      	movs	r2, #0
 8001056:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001058:	4b1a      	ldr	r3, [pc, #104]	; (80010c4 <MX_ADC1_Init+0x98>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800105e:	4b19      	ldr	r3, [pc, #100]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001060:	2200      	movs	r2, #0
 8001062:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001066:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800106c:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <MX_ADC1_Init+0x98>)
 800106e:	4a17      	ldr	r2, [pc, #92]	; (80010cc <MX_ADC1_Init+0xa0>)
 8001070:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001072:	4b14      	ldr	r3, [pc, #80]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001078:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <MX_ADC1_Init+0x98>)
 800107a:	2201      	movs	r2, #1
 800107c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001080:	2200      	movs	r2, #0
 8001082:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <MX_ADC1_Init+0x98>)
 8001088:	2201      	movs	r2, #1
 800108a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800108c:	480d      	ldr	r0, [pc, #52]	; (80010c4 <MX_ADC1_Init+0x98>)
 800108e:	f003 fccb 	bl	8004a28 <HAL_ADC_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001098:	f001 f900 	bl	800229c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800109c:	2300      	movs	r3, #0
 800109e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010a0:	2301      	movs	r3, #1
 80010a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010a8:	463b      	mov	r3, r7
 80010aa:	4619      	mov	r1, r3
 80010ac:	4805      	ldr	r0, [pc, #20]	; (80010c4 <MX_ADC1_Init+0x98>)
 80010ae:	f003 fe51 	bl	8004d54 <HAL_ADC_ConfigChannel>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010b8:	f001 f8f0 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200089c8 	.word	0x200089c8
 80010c8:	40012000 	.word	0x40012000
 80010cc:	0f000001 	.word	0x0f000001

080010d0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010d6:	463b      	mov	r3, r7
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80010e2:	4b21      	ldr	r3, [pc, #132]	; (8001168 <MX_ADC3_Init+0x98>)
 80010e4:	4a21      	ldr	r2, [pc, #132]	; (800116c <MX_ADC3_Init+0x9c>)
 80010e6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010e8:	4b1f      	ldr	r3, [pc, #124]	; (8001168 <MX_ADC3_Init+0x98>)
 80010ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010ee:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80010f0:	4b1d      	ldr	r3, [pc, #116]	; (8001168 <MX_ADC3_Init+0x98>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010f6:	4b1c      	ldr	r3, [pc, #112]	; (8001168 <MX_ADC3_Init+0x98>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80010fc:	4b1a      	ldr	r3, [pc, #104]	; (8001168 <MX_ADC3_Init+0x98>)
 80010fe:	2200      	movs	r2, #0
 8001100:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001102:	4b19      	ldr	r3, [pc, #100]	; (8001168 <MX_ADC3_Init+0x98>)
 8001104:	2200      	movs	r2, #0
 8001106:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800110a:	4b17      	ldr	r3, [pc, #92]	; (8001168 <MX_ADC3_Init+0x98>)
 800110c:	2200      	movs	r2, #0
 800110e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001110:	4b15      	ldr	r3, [pc, #84]	; (8001168 <MX_ADC3_Init+0x98>)
 8001112:	4a17      	ldr	r2, [pc, #92]	; (8001170 <MX_ADC3_Init+0xa0>)
 8001114:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001116:	4b14      	ldr	r3, [pc, #80]	; (8001168 <MX_ADC3_Init+0x98>)
 8001118:	2200      	movs	r2, #0
 800111a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800111c:	4b12      	ldr	r3, [pc, #72]	; (8001168 <MX_ADC3_Init+0x98>)
 800111e:	2201      	movs	r2, #1
 8001120:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001122:	4b11      	ldr	r3, [pc, #68]	; (8001168 <MX_ADC3_Init+0x98>)
 8001124:	2200      	movs	r2, #0
 8001126:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800112a:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <MX_ADC3_Init+0x98>)
 800112c:	2201      	movs	r2, #1
 800112e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001130:	480d      	ldr	r0, [pc, #52]	; (8001168 <MX_ADC3_Init+0x98>)
 8001132:	f003 fc79 	bl	8004a28 <HAL_ADC_Init>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 800113c:	f001 f8ae 	bl	800229c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001140:	2306      	movs	r3, #6
 8001142:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001144:	2301      	movs	r3, #1
 8001146:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001148:	2300      	movs	r3, #0
 800114a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800114c:	463b      	mov	r3, r7
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_ADC3_Init+0x98>)
 8001152:	f003 fdff 	bl	8004d54 <HAL_ADC_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 800115c:	f001 f89e 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20008a10 	.word	0x20008a10
 800116c:	40012200 	.word	0x40012200
 8001170:	0f000001 	.word	0x0f000001

08001174 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800117a:	463b      	mov	r3, r7
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001182:	4b0f      	ldr	r3, [pc, #60]	; (80011c0 <MX_DAC_Init+0x4c>)
 8001184:	4a0f      	ldr	r2, [pc, #60]	; (80011c4 <MX_DAC_Init+0x50>)
 8001186:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001188:	480d      	ldr	r0, [pc, #52]	; (80011c0 <MX_DAC_Init+0x4c>)
 800118a:	f004 f909 	bl	80053a0 <HAL_DAC_Init>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001194:	f001 f882 	bl	800229c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001198:	2300      	movs	r3, #0
 800119a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800119c:	2300      	movs	r3, #0
 800119e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80011a0:	463b      	mov	r3, r7
 80011a2:	2200      	movs	r2, #0
 80011a4:	4619      	mov	r1, r3
 80011a6:	4806      	ldr	r0, [pc, #24]	; (80011c0 <MX_DAC_Init+0x4c>)
 80011a8:	f004 f970 	bl	800548c <HAL_DAC_ConfigChannel>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80011b2:	f001 f873 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20008ad8 	.word	0x20008ad8
 80011c4:	40007400 	.word	0x40007400

080011c8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80011cc:	4b15      	ldr	r3, [pc, #84]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011ce:	4a16      	ldr	r2, [pc, #88]	; (8001228 <MX_DMA2D_Init+0x60>)
 80011d0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80011d2:	4b14      	ldr	r3, [pc, #80]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80011d8:	4b12      	ldr	r3, [pc, #72]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80011f0:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80011fc:	4809      	ldr	r0, [pc, #36]	; (8001224 <MX_DMA2D_Init+0x5c>)
 80011fe:	f004 fb7b 	bl	80058f8 <HAL_DMA2D_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001208:	f001 f848 	bl	800229c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800120c:	2101      	movs	r1, #1
 800120e:	4805      	ldr	r0, [pc, #20]	; (8001224 <MX_DMA2D_Init+0x5c>)
 8001210:	f004 fcd0 	bl	8005bb4 <HAL_DMA2D_ConfigLayer>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800121a:	f001 f83f 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	20008bcc 	.word	0x20008bcc
 8001228:	4002b000 	.word	0x4002b000

0800122c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001230:	4b1b      	ldr	r3, [pc, #108]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001232:	4a1c      	ldr	r2, [pc, #112]	; (80012a4 <MX_I2C1_Init+0x78>)
 8001234:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8001236:	4b1a      	ldr	r3, [pc, #104]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001238:	4a1b      	ldr	r2, [pc, #108]	; (80012a8 <MX_I2C1_Init+0x7c>)
 800123a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800123c:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <MX_I2C1_Init+0x74>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001242:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001244:	2201      	movs	r2, #1
 8001246:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001248:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <MX_I2C1_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800124e:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001254:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800125a:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <MX_I2C1_Init+0x74>)
 800125c:	2200      	movs	r2, #0
 800125e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001260:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001266:	480e      	ldr	r0, [pc, #56]	; (80012a0 <MX_I2C1_Init+0x74>)
 8001268:	f005 f8b8 	bl	80063dc <HAL_I2C_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001272:	f001 f813 	bl	800229c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001276:	2100      	movs	r1, #0
 8001278:	4809      	ldr	r0, [pc, #36]	; (80012a0 <MX_I2C1_Init+0x74>)
 800127a:	f005 fdc7 	bl	8006e0c <HAL_I2CEx_ConfigAnalogFilter>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001284:	f001 f80a 	bl	800229c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001288:	2100      	movs	r1, #0
 800128a:	4805      	ldr	r0, [pc, #20]	; (80012a0 <MX_I2C1_Init+0x74>)
 800128c:	f005 fe09 	bl	8006ea2 <HAL_I2CEx_ConfigDigitalFilter>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001296:	f001 f801 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	2000884c 	.word	0x2000884c
 80012a4:	40005400 	.word	0x40005400
 80012a8:	00c0eaff 	.word	0x00c0eaff

080012ac <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80012b0:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <MX_I2C3_Init+0x74>)
 80012b2:	4a1c      	ldr	r2, [pc, #112]	; (8001324 <MX_I2C3_Init+0x78>)
 80012b4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 80012b6:	4b1a      	ldr	r3, [pc, #104]	; (8001320 <MX_I2C3_Init+0x74>)
 80012b8:	4a1b      	ldr	r2, [pc, #108]	; (8001328 <MX_I2C3_Init+0x7c>)
 80012ba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80012bc:	4b18      	ldr	r3, [pc, #96]	; (8001320 <MX_I2C3_Init+0x74>)
 80012be:	2200      	movs	r2, #0
 80012c0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012c2:	4b17      	ldr	r3, [pc, #92]	; (8001320 <MX_I2C3_Init+0x74>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c8:	4b15      	ldr	r3, [pc, #84]	; (8001320 <MX_I2C3_Init+0x74>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80012ce:	4b14      	ldr	r3, [pc, #80]	; (8001320 <MX_I2C3_Init+0x74>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012d4:	4b12      	ldr	r3, [pc, #72]	; (8001320 <MX_I2C3_Init+0x74>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <MX_I2C3_Init+0x74>)
 80012dc:	2200      	movs	r2, #0
 80012de:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e0:	4b0f      	ldr	r3, [pc, #60]	; (8001320 <MX_I2C3_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80012e6:	480e      	ldr	r0, [pc, #56]	; (8001320 <MX_I2C3_Init+0x74>)
 80012e8:	f005 f878 	bl	80063dc <HAL_I2C_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 80012f2:	f000 ffd3 	bl	800229c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012f6:	2100      	movs	r1, #0
 80012f8:	4809      	ldr	r0, [pc, #36]	; (8001320 <MX_I2C3_Init+0x74>)
 80012fa:	f005 fd87 	bl	8006e0c <HAL_I2CEx_ConfigAnalogFilter>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001304:	f000 ffca 	bl	800229c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001308:	2100      	movs	r1, #0
 800130a:	4805      	ldr	r0, [pc, #20]	; (8001320 <MX_I2C3_Init+0x74>)
 800130c:	f005 fdc9 	bl	8006ea2 <HAL_I2CEx_ConfigDigitalFilter>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001316:	f000 ffc1 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	200086d8 	.word	0x200086d8
 8001324:	40005c00 	.word	0x40005c00
 8001328:	00c0eaff 	.word	0x00c0eaff

0800132c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b08e      	sub	sp, #56	; 0x38
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001332:	1d3b      	adds	r3, r7, #4
 8001334:	2234      	movs	r2, #52	; 0x34
 8001336:	2100      	movs	r1, #0
 8001338:	4618      	mov	r0, r3
 800133a:	f00c fe20 	bl	800df7e <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800133e:	4b3a      	ldr	r3, [pc, #232]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001340:	4a3a      	ldr	r2, [pc, #232]	; (800142c <MX_LTDC_Init+0x100>)
 8001342:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001344:	4b38      	ldr	r3, [pc, #224]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001346:	2200      	movs	r2, #0
 8001348:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800134a:	4b37      	ldr	r3, [pc, #220]	; (8001428 <MX_LTDC_Init+0xfc>)
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001350:	4b35      	ldr	r3, [pc, #212]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001352:	2200      	movs	r2, #0
 8001354:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001356:	4b34      	ldr	r3, [pc, #208]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001358:	2200      	movs	r2, #0
 800135a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 800135c:	4b32      	ldr	r3, [pc, #200]	; (8001428 <MX_LTDC_Init+0xfc>)
 800135e:	2228      	movs	r2, #40	; 0x28
 8001360:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8001362:	4b31      	ldr	r3, [pc, #196]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001364:	2209      	movs	r2, #9
 8001366:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8001368:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <MX_LTDC_Init+0xfc>)
 800136a:	2235      	movs	r2, #53	; 0x35
 800136c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 800136e:	4b2e      	ldr	r3, [pc, #184]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001370:	220b      	movs	r2, #11
 8001372:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001374:	4b2c      	ldr	r3, [pc, #176]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001376:	f240 2215 	movw	r2, #533	; 0x215
 800137a:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 800137c:	4b2a      	ldr	r3, [pc, #168]	; (8001428 <MX_LTDC_Init+0xfc>)
 800137e:	f240 121b 	movw	r2, #283	; 0x11b
 8001382:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8001384:	4b28      	ldr	r3, [pc, #160]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001386:	f240 2235 	movw	r2, #565	; 0x235
 800138a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 800138c:	4b26      	ldr	r3, [pc, #152]	; (8001428 <MX_LTDC_Init+0xfc>)
 800138e:	f240 121d 	movw	r2, #285	; 0x11d
 8001392:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001394:	4b24      	ldr	r3, [pc, #144]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001396:	2200      	movs	r2, #0
 8001398:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800139c:	4b22      	ldr	r3, [pc, #136]	; (8001428 <MX_LTDC_Init+0xfc>)
 800139e:	2200      	movs	r2, #0
 80013a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80013a4:	4b20      	ldr	r3, [pc, #128]	; (8001428 <MX_LTDC_Init+0xfc>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80013ac:	481e      	ldr	r0, [pc, #120]	; (8001428 <MX_LTDC_Init+0xfc>)
 80013ae:	f005 fdc5 	bl	8006f3c <HAL_LTDC_Init>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d001      	beq.n	80013bc <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80013b8:	f000 ff70 	bl	800229c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 80013c0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80013c4:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 80013ca:	f44f 7388 	mov.w	r3, #272	; 0x110
 80013ce:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80013d0:	2302      	movs	r3, #2
 80013d2:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80013d4:	23ff      	movs	r3, #255	; 0xff
 80013d6:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80013dc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80013e0:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80013e2:	2307      	movs	r3, #7
 80013e4:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 80013e6:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80013ea:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 80013ec:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80013f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 80013f2:	f44f 7388 	mov.w	r3, #272	; 0x110
 80013f6:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80013f8:	2300      	movs	r3, #0
 80013fa:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001404:	2300      	movs	r3, #0
 8001406:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	2200      	movs	r2, #0
 800140e:	4619      	mov	r1, r3
 8001410:	4805      	ldr	r0, [pc, #20]	; (8001428 <MX_LTDC_Init+0xfc>)
 8001412:	f005 ff25 	bl	8007260 <HAL_LTDC_ConfigLayer>
 8001416:	4603      	mov	r3, r0
 8001418:	2b00      	cmp	r3, #0
 800141a:	d001      	beq.n	8001420 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 800141c:	f000 ff3e 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001420:	bf00      	nop
 8001422:	3738      	adds	r7, #56	; 0x38
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20008920 	.word	0x20008920
 800142c:	40016800 	.word	0x40016800

08001430 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b092      	sub	sp, #72	; 0x48
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001436:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800143a:	2200      	movs	r2, #0
 800143c:	601a      	str	r2, [r3, #0]
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	609a      	str	r2, [r3, #8]
 8001442:	60da      	str	r2, [r3, #12]
 8001444:	611a      	str	r2, [r3, #16]
 8001446:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8001448:	2300      	movs	r3, #0
 800144a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 800144c:	463b      	mov	r3, r7
 800144e:	222c      	movs	r2, #44	; 0x2c
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f00c fd93 	bl	800df7e <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001458:	4b46      	ldr	r3, [pc, #280]	; (8001574 <MX_RTC_Init+0x144>)
 800145a:	4a47      	ldr	r2, [pc, #284]	; (8001578 <MX_RTC_Init+0x148>)
 800145c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800145e:	4b45      	ldr	r3, [pc, #276]	; (8001574 <MX_RTC_Init+0x144>)
 8001460:	2200      	movs	r2, #0
 8001462:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001464:	4b43      	ldr	r3, [pc, #268]	; (8001574 <MX_RTC_Init+0x144>)
 8001466:	227f      	movs	r2, #127	; 0x7f
 8001468:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800146a:	4b42      	ldr	r3, [pc, #264]	; (8001574 <MX_RTC_Init+0x144>)
 800146c:	22ff      	movs	r2, #255	; 0xff
 800146e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001470:	4b40      	ldr	r3, [pc, #256]	; (8001574 <MX_RTC_Init+0x144>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001476:	4b3f      	ldr	r3, [pc, #252]	; (8001574 <MX_RTC_Init+0x144>)
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800147c:	4b3d      	ldr	r3, [pc, #244]	; (8001574 <MX_RTC_Init+0x144>)
 800147e:	2200      	movs	r2, #0
 8001480:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001482:	483c      	ldr	r0, [pc, #240]	; (8001574 <MX_RTC_Init+0x144>)
 8001484:	f007 f9c8 	bl	8008818 <HAL_RTC_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 800148e:	f000 ff05 	bl	800229c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001492:	2300      	movs	r3, #0
 8001494:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 8001498:	2300      	movs	r3, #0
 800149a:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 800149e:	2300      	movs	r3, #0
 80014a0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80014a8:	2300      	movs	r3, #0
 80014aa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014ac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014b0:	2201      	movs	r2, #1
 80014b2:	4619      	mov	r1, r3
 80014b4:	482f      	ldr	r0, [pc, #188]	; (8001574 <MX_RTC_Init+0x144>)
 80014b6:	f007 fa2b 	bl	8008910 <HAL_RTC_SetTime>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80014c0:	f000 feec 	bl	800229c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80014c4:	2301      	movs	r3, #1
 80014c6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 80014ca:	2301      	movs	r3, #1
 80014cc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 80014d0:	2301      	movs	r3, #1
 80014d2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80014dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014e0:	2201      	movs	r2, #1
 80014e2:	4619      	mov	r1, r3
 80014e4:	4823      	ldr	r0, [pc, #140]	; (8001574 <MX_RTC_Init+0x144>)
 80014e6:	f007 fad1 	bl	8008a8c <HAL_RTC_SetDate>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 80014f0:	f000 fed4 	bl	800229c <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80014f8:	2300      	movs	r3, #0
 80014fa:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80014fc:	2300      	movs	r3, #0
 80014fe:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001500:	2300      	movs	r3, #0
 8001502:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001504:	2300      	movs	r3, #0
 8001506:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800150c:	2300      	movs	r3, #0
 800150e:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001510:	2300      	movs	r3, #0
 8001512:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001518:	2301      	movs	r3, #1
 800151a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 800151e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	2201      	movs	r2, #1
 8001528:	4619      	mov	r1, r3
 800152a:	4812      	ldr	r0, [pc, #72]	; (8001574 <MX_RTC_Init+0x144>)
 800152c:	f007 fb56 	bl	8008bdc <HAL_RTC_SetAlarm>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8001536:	f000 feb1 	bl	800229c <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800153a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800153e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001540:	463b      	mov	r3, r7
 8001542:	2201      	movs	r2, #1
 8001544:	4619      	mov	r1, r3
 8001546:	480b      	ldr	r0, [pc, #44]	; (8001574 <MX_RTC_Init+0x144>)
 8001548:	f007 fb48 	bl	8008bdc <HAL_RTC_SetAlarm>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_RTC_Init+0x126>
  {
    Error_Handler();
 8001552:	f000 fea3 	bl	800229c <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001556:	2202      	movs	r2, #2
 8001558:	2100      	movs	r1, #0
 800155a:	4806      	ldr	r0, [pc, #24]	; (8001574 <MX_RTC_Init+0x144>)
 800155c:	f007 fcc8 	bl	8008ef0 <HAL_RTCEx_SetTimeStamp>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8001566:	f000 fe99 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800156a:	bf00      	nop
 800156c:	3748      	adds	r7, #72	; 0x48
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20008aec 	.word	0x20008aec
 8001578:	40002800 	.word	0x40002800

0800157c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001580:	4b1b      	ldr	r3, [pc, #108]	; (80015f0 <MX_SPI2_Init+0x74>)
 8001582:	4a1c      	ldr	r2, [pc, #112]	; (80015f4 <MX_SPI2_Init+0x78>)
 8001584:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001586:	4b1a      	ldr	r3, [pc, #104]	; (80015f0 <MX_SPI2_Init+0x74>)
 8001588:	f44f 7282 	mov.w	r2, #260	; 0x104
 800158c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800158e:	4b18      	ldr	r3, [pc, #96]	; (80015f0 <MX_SPI2_Init+0x74>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001594:	4b16      	ldr	r3, [pc, #88]	; (80015f0 <MX_SPI2_Init+0x74>)
 8001596:	f44f 7240 	mov.w	r2, #768	; 0x300
 800159a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800159c:	4b14      	ldr	r3, [pc, #80]	; (80015f0 <MX_SPI2_Init+0x74>)
 800159e:	2200      	movs	r2, #0
 80015a0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015a2:	4b13      	ldr	r3, [pc, #76]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015aa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80015ae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015be:	2200      	movs	r2, #0
 80015c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80015c8:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015ca:	2207      	movs	r2, #7
 80015cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80015ce:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015d6:	2208      	movs	r2, #8
 80015d8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80015da:	4805      	ldr	r0, [pc, #20]	; (80015f0 <MX_SPI2_Init+0x74>)
 80015dc:	f007 fd5d 	bl	800909a <HAL_SPI_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80015e6:	f000 fe59 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20008724 	.word	0x20008724
 80015f4:	40003800 	.word	0x40003800

080015f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015fe:	f107 0310 	add.w	r3, r7, #16
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	2200      	movs	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	605a      	str	r2, [r3, #4]
 8001614:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001616:	4b20      	ldr	r3, [pc, #128]	; (8001698 <MX_TIM1_Init+0xa0>)
 8001618:	4a20      	ldr	r2, [pc, #128]	; (800169c <MX_TIM1_Init+0xa4>)
 800161a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800161c:	4b1e      	ldr	r3, [pc, #120]	; (8001698 <MX_TIM1_Init+0xa0>)
 800161e:	2200      	movs	r2, #0
 8001620:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001622:	4b1d      	ldr	r3, [pc, #116]	; (8001698 <MX_TIM1_Init+0xa0>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001628:	4b1b      	ldr	r3, [pc, #108]	; (8001698 <MX_TIM1_Init+0xa0>)
 800162a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800162e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001630:	4b19      	ldr	r3, [pc, #100]	; (8001698 <MX_TIM1_Init+0xa0>)
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001636:	4b18      	ldr	r3, [pc, #96]	; (8001698 <MX_TIM1_Init+0xa0>)
 8001638:	2200      	movs	r2, #0
 800163a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800163c:	4b16      	ldr	r3, [pc, #88]	; (8001698 <MX_TIM1_Init+0xa0>)
 800163e:	2200      	movs	r2, #0
 8001640:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001642:	4815      	ldr	r0, [pc, #84]	; (8001698 <MX_TIM1_Init+0xa0>)
 8001644:	f007 fdbb 	bl	80091be <HAL_TIM_Base_Init>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800164e:	f000 fe25 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001652:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001656:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001658:	f107 0310 	add.w	r3, r7, #16
 800165c:	4619      	mov	r1, r3
 800165e:	480e      	ldr	r0, [pc, #56]	; (8001698 <MX_TIM1_Init+0xa0>)
 8001660:	f008 f86e 	bl	8009740 <HAL_TIM_ConfigClockSource>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800166a:	f000 fe17 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800166e:	2300      	movs	r3, #0
 8001670:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001672:	2300      	movs	r3, #0
 8001674:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001676:	2300      	movs	r3, #0
 8001678:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800167a:	1d3b      	adds	r3, r7, #4
 800167c:	4619      	mov	r1, r3
 800167e:	4806      	ldr	r0, [pc, #24]	; (8001698 <MX_TIM1_Init+0xa0>)
 8001680:	f008 fda2 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d001      	beq.n	800168e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800168a:	f000 fe07 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800168e:	bf00      	nop
 8001690:	3720      	adds	r7, #32
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20008b0c 	.word	0x20008b0c
 800169c:	40010000 	.word	0x40010000

080016a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b088      	sub	sp, #32
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	605a      	str	r2, [r3, #4]
 80016b0:	609a      	str	r2, [r3, #8]
 80016b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016be:	4b1e      	ldr	r3, [pc, #120]	; (8001738 <MX_TIM2_Init+0x98>)
 80016c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80016c6:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <MX_TIM2_Init+0x98>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <MX_TIM2_Init+0x98>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80016d2:	4b19      	ldr	r3, [pc, #100]	; (8001738 <MX_TIM2_Init+0x98>)
 80016d4:	f04f 32ff 	mov.w	r2, #4294967295
 80016d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016da:	4b17      	ldr	r3, [pc, #92]	; (8001738 <MX_TIM2_Init+0x98>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e0:	4b15      	ldr	r3, [pc, #84]	; (8001738 <MX_TIM2_Init+0x98>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016e6:	4814      	ldr	r0, [pc, #80]	; (8001738 <MX_TIM2_Init+0x98>)
 80016e8:	f007 fd69 	bl	80091be <HAL_TIM_Base_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80016f2:	f000 fdd3 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016fc:	f107 0310 	add.w	r3, r7, #16
 8001700:	4619      	mov	r1, r3
 8001702:	480d      	ldr	r0, [pc, #52]	; (8001738 <MX_TIM2_Init+0x98>)
 8001704:	f008 f81c 	bl	8009740 <HAL_TIM_ConfigClockSource>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800170e:	f000 fdc5 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800171a:	1d3b      	adds	r3, r7, #4
 800171c:	4619      	mov	r1, r3
 800171e:	4806      	ldr	r0, [pc, #24]	; (8001738 <MX_TIM2_Init+0x98>)
 8001720:	f008 fd52 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800172a:	f000 fdb7 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800172e:	bf00      	nop
 8001730:	3720      	adds	r7, #32
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20008c0c 	.word	0x20008c0c

0800173c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b094      	sub	sp, #80	; 0x50
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001742:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001750:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001760:	f107 0320 	add.w	r3, r7, #32
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
 8001768:	605a      	str	r2, [r3, #4]
 800176a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
 8001778:	611a      	str	r2, [r3, #16]
 800177a:	615a      	str	r2, [r3, #20]
 800177c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800177e:	4b34      	ldr	r3, [pc, #208]	; (8001850 <MX_TIM3_Init+0x114>)
 8001780:	4a34      	ldr	r2, [pc, #208]	; (8001854 <MX_TIM3_Init+0x118>)
 8001782:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001784:	4b32      	ldr	r3, [pc, #200]	; (8001850 <MX_TIM3_Init+0x114>)
 8001786:	2200      	movs	r2, #0
 8001788:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800178a:	4b31      	ldr	r3, [pc, #196]	; (8001850 <MX_TIM3_Init+0x114>)
 800178c:	2200      	movs	r2, #0
 800178e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001790:	4b2f      	ldr	r3, [pc, #188]	; (8001850 <MX_TIM3_Init+0x114>)
 8001792:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001796:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001798:	4b2d      	ldr	r3, [pc, #180]	; (8001850 <MX_TIM3_Init+0x114>)
 800179a:	2200      	movs	r2, #0
 800179c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800179e:	4b2c      	ldr	r3, [pc, #176]	; (8001850 <MX_TIM3_Init+0x114>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017a4:	482a      	ldr	r0, [pc, #168]	; (8001850 <MX_TIM3_Init+0x114>)
 80017a6:	f007 fd0a 	bl	80091be <HAL_TIM_Base_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80017b0:	f000 fd74 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b8:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017be:	4619      	mov	r1, r3
 80017c0:	4823      	ldr	r0, [pc, #140]	; (8001850 <MX_TIM3_Init+0x114>)
 80017c2:	f007 ffbd 	bl	8009740 <HAL_TIM_ConfigClockSource>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80017cc:	f000 fd66 	bl	800229c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017d0:	481f      	ldr	r0, [pc, #124]	; (8001850 <MX_TIM3_Init+0x114>)
 80017d2:	f007 fd49 	bl	8009268 <HAL_TIM_PWM_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM3_Init+0xa4>
  {
    Error_Handler();
 80017dc:	f000 fd5e 	bl	800229c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80017e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017ec:	4619      	mov	r1, r3
 80017ee:	4818      	ldr	r0, [pc, #96]	; (8001850 <MX_TIM3_Init+0x114>)
 80017f0:	f008 f860 	bl	80098b4 <HAL_TIM_SlaveConfigSynchro>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
 80017fa:	f000 fd4f 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017fe:	2300      	movs	r3, #0
 8001800:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001802:	2300      	movs	r3, #0
 8001804:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001806:	f107 0320 	add.w	r3, r7, #32
 800180a:	4619      	mov	r1, r3
 800180c:	4810      	ldr	r0, [pc, #64]	; (8001850 <MX_TIM3_Init+0x114>)
 800180e:	f008 fcdb 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8001818:	f000 fd40 	bl	800229c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800181c:	2360      	movs	r3, #96	; 0x60
 800181e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001824:	2300      	movs	r3, #0
 8001826:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800182c:	1d3b      	adds	r3, r7, #4
 800182e:	2200      	movs	r2, #0
 8001830:	4619      	mov	r1, r3
 8001832:	4807      	ldr	r0, [pc, #28]	; (8001850 <MX_TIM3_Init+0x114>)
 8001834:	f007 fe6c 	bl	8009510 <HAL_TIM_PWM_ConfigChannel>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM3_Init+0x106>
  {
    Error_Handler();
 800183e:	f000 fd2d 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001842:	4803      	ldr	r0, [pc, #12]	; (8001850 <MX_TIM3_Init+0x114>)
 8001844:	f002 fdd6 	bl	80043f4 <HAL_TIM_MspPostInit>

}
 8001848:	bf00      	nop
 800184a:	3750      	adds	r7, #80	; 0x50
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	200088dc 	.word	0x200088dc
 8001854:	40000400 	.word	0x40000400

08001858 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b088      	sub	sp, #32
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800185e:	f107 0310 	add.w	r3, r7, #16
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800186c:	1d3b      	adds	r3, r7, #4
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001876:	4b1d      	ldr	r3, [pc, #116]	; (80018ec <MX_TIM5_Init+0x94>)
 8001878:	4a1d      	ldr	r2, [pc, #116]	; (80018f0 <MX_TIM5_Init+0x98>)
 800187a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800187c:	4b1b      	ldr	r3, [pc, #108]	; (80018ec <MX_TIM5_Init+0x94>)
 800187e:	2200      	movs	r2, #0
 8001880:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001882:	4b1a      	ldr	r3, [pc, #104]	; (80018ec <MX_TIM5_Init+0x94>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001888:	4b18      	ldr	r3, [pc, #96]	; (80018ec <MX_TIM5_Init+0x94>)
 800188a:	f04f 32ff 	mov.w	r2, #4294967295
 800188e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001890:	4b16      	ldr	r3, [pc, #88]	; (80018ec <MX_TIM5_Init+0x94>)
 8001892:	2200      	movs	r2, #0
 8001894:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001896:	4b15      	ldr	r3, [pc, #84]	; (80018ec <MX_TIM5_Init+0x94>)
 8001898:	2200      	movs	r2, #0
 800189a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800189c:	4813      	ldr	r0, [pc, #76]	; (80018ec <MX_TIM5_Init+0x94>)
 800189e:	f007 fc8e 	bl	80091be <HAL_TIM_Base_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80018a8:	f000 fcf8 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	4619      	mov	r1, r3
 80018b8:	480c      	ldr	r0, [pc, #48]	; (80018ec <MX_TIM5_Init+0x94>)
 80018ba:	f007 ff41 	bl	8009740 <HAL_TIM_ConfigClockSource>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80018c4:	f000 fcea 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c8:	2300      	movs	r3, #0
 80018ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80018d0:	1d3b      	adds	r3, r7, #4
 80018d2:	4619      	mov	r1, r3
 80018d4:	4805      	ldr	r0, [pc, #20]	; (80018ec <MX_TIM5_Init+0x94>)
 80018d6:	f008 fc77 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80018e0:	f000 fcdc 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80018e4:	bf00      	nop
 80018e6:	3720      	adds	r7, #32
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	2000889c 	.word	0x2000889c
 80018f0:	40000c00 	.word	0x40000c00

080018f4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b09a      	sub	sp, #104	; 0x68
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018fa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
 8001902:	605a      	str	r2, [r3, #4]
 8001904:	609a      	str	r2, [r3, #8]
 8001906:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001908:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001914:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
 8001924:	615a      	str	r2, [r3, #20]
 8001926:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001928:	1d3b      	adds	r3, r7, #4
 800192a:	222c      	movs	r2, #44	; 0x2c
 800192c:	2100      	movs	r1, #0
 800192e:	4618      	mov	r0, r3
 8001930:	f00c fb25 	bl	800df7e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001934:	4b42      	ldr	r3, [pc, #264]	; (8001a40 <MX_TIM8_Init+0x14c>)
 8001936:	4a43      	ldr	r2, [pc, #268]	; (8001a44 <MX_TIM8_Init+0x150>)
 8001938:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800193a:	4b41      	ldr	r3, [pc, #260]	; (8001a40 <MX_TIM8_Init+0x14c>)
 800193c:	2200      	movs	r2, #0
 800193e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001940:	4b3f      	ldr	r3, [pc, #252]	; (8001a40 <MX_TIM8_Init+0x14c>)
 8001942:	2200      	movs	r2, #0
 8001944:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001946:	4b3e      	ldr	r3, [pc, #248]	; (8001a40 <MX_TIM8_Init+0x14c>)
 8001948:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800194c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800194e:	4b3c      	ldr	r3, [pc, #240]	; (8001a40 <MX_TIM8_Init+0x14c>)
 8001950:	2200      	movs	r2, #0
 8001952:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001954:	4b3a      	ldr	r3, [pc, #232]	; (8001a40 <MX_TIM8_Init+0x14c>)
 8001956:	2200      	movs	r2, #0
 8001958:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800195a:	4b39      	ldr	r3, [pc, #228]	; (8001a40 <MX_TIM8_Init+0x14c>)
 800195c:	2200      	movs	r2, #0
 800195e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001960:	4837      	ldr	r0, [pc, #220]	; (8001a40 <MX_TIM8_Init+0x14c>)
 8001962:	f007 fc2c 	bl	80091be <HAL_TIM_Base_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 800196c:	f000 fc96 	bl	800229c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001970:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001974:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001976:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800197a:	4619      	mov	r1, r3
 800197c:	4830      	ldr	r0, [pc, #192]	; (8001a40 <MX_TIM8_Init+0x14c>)
 800197e:	f007 fedf 	bl	8009740 <HAL_TIM_ConfigClockSource>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 8001988:	f000 fc88 	bl	800229c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800198c:	482c      	ldr	r0, [pc, #176]	; (8001a40 <MX_TIM8_Init+0x14c>)
 800198e:	f007 fc6b 	bl	8009268 <HAL_TIM_PWM_Init>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001998:	f000 fc80 	bl	800229c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199c:	2300      	movs	r3, #0
 800199e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019a0:	2300      	movs	r3, #0
 80019a2:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a4:	2300      	movs	r3, #0
 80019a6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80019a8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019ac:	4619      	mov	r1, r3
 80019ae:	4824      	ldr	r0, [pc, #144]	; (8001a40 <MX_TIM8_Init+0x14c>)
 80019b0:	f008 fc0a 	bl	800a1c8 <HAL_TIMEx_MasterConfigSynchronization>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 80019ba:	f000 fc6f 	bl	800229c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019be:	2360      	movs	r3, #96	; 0x60
 80019c0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019c6:	2300      	movs	r3, #0
 80019c8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ca:	2300      	movs	r3, #0
 80019cc:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019ce:	2300      	movs	r3, #0
 80019d0:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019d2:	2300      	movs	r3, #0
 80019d4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019da:	220c      	movs	r2, #12
 80019dc:	4619      	mov	r1, r3
 80019de:	4818      	ldr	r0, [pc, #96]	; (8001a40 <MX_TIM8_Init+0x14c>)
 80019e0:	f007 fd96 	bl	8009510 <HAL_TIM_PWM_ConfigChannel>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80019ea:	f000 fc57 	bl	800229c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019f2:	2300      	movs	r3, #0
 80019f4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019f6:	2300      	movs	r3, #0
 80019f8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a14:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001a1e:	1d3b      	adds	r3, r7, #4
 8001a20:	4619      	mov	r1, r3
 8001a22:	4807      	ldr	r0, [pc, #28]	; (8001a40 <MX_TIM8_Init+0x14c>)
 8001a24:	f008 fc5e 	bl	800a2e4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 8001a2e:	f000 fc35 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001a32:	4803      	ldr	r0, [pc, #12]	; (8001a40 <MX_TIM8_Init+0x14c>)
 8001a34:	f002 fcde 	bl	80043f4 <HAL_TIM_MspPostInit>

}
 8001a38:	bf00      	nop
 8001a3a:	3768      	adds	r7, #104	; 0x68
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	2000880c 	.word	0x2000880c
 8001a44:	40010400 	.word	0x40010400

08001a48 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001a4c:	4b14      	ldr	r3, [pc, #80]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a4e:	4a15      	ldr	r2, [pc, #84]	; (8001aa4 <MX_UART7_Init+0x5c>)
 8001a50:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001a52:	4b13      	ldr	r3, [pc, #76]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a58:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001a5a:	4b11      	ldr	r3, [pc, #68]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001a60:	4b0f      	ldr	r3, [pc, #60]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001a66:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a6e:	220c      	movs	r2, #12
 8001a70:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a72:	4b0b      	ldr	r3, [pc, #44]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a78:	4b09      	ldr	r3, [pc, #36]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a7e:	4b08      	ldr	r3, [pc, #32]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a84:	4b06      	ldr	r3, [pc, #24]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001a8a:	4805      	ldr	r0, [pc, #20]	; (8001aa0 <MX_UART7_Init+0x58>)
 8001a8c:	f008 fcc6 	bl	800a41c <HAL_UART_Init>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8001a96:	f000 fc01 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001a9a:	bf00      	nop
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20008788 	.word	0x20008788
 8001aa4:	40007800 	.word	0x40007800

08001aa8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001aac:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001aae:	4a15      	ldr	r2, [pc, #84]	; (8001b04 <MX_USART1_UART_Init+0x5c>)
 8001ab0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ab4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ab8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001acc:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ace:	220c      	movs	r2, #12
 8001ad0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ad2:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ad8:	4b09      	ldr	r3, [pc, #36]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ae4:	4b06      	ldr	r3, [pc, #24]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001aea:	4805      	ldr	r0, [pc, #20]	; (8001b00 <MX_USART1_UART_Init+0x58>)
 8001aec:	f008 fc96 	bl	800a41c <HAL_UART_Init>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001af6:	f000 fbd1 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001afa:	bf00      	nop
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20008a58 	.word	0x20008a58
 8001b04:	40011000 	.word	0x40011000

08001b08 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001b0c:	4b14      	ldr	r3, [pc, #80]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b0e:	4a15      	ldr	r2, [pc, #84]	; (8001b64 <MX_USART6_UART_Init+0x5c>)
 8001b10:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001b12:	4b13      	ldr	r3, [pc, #76]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b18:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001b1a:	4b11      	ldr	r3, [pc, #68]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001b20:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001b26:	4b0e      	ldr	r3, [pc, #56]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001b2c:	4b0c      	ldr	r3, [pc, #48]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b2e:	220c      	movs	r2, #12
 8001b30:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b32:	4b0b      	ldr	r3, [pc, #44]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b38:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b3e:	4b08      	ldr	r3, [pc, #32]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b44:	4b06      	ldr	r3, [pc, #24]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001b4a:	4805      	ldr	r0, [pc, #20]	; (8001b60 <MX_USART6_UART_Init+0x58>)
 8001b4c:	f008 fc66 	bl	800a41c <HAL_UART_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001b56:	f000 fba1 	bl	800229c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	20008b4c 	.word	0x20008b4c
 8001b64:	40011400 	.word	0x40011400

08001b68 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b088      	sub	sp, #32
 8001b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
 8001b7c:	615a      	str	r2, [r3, #20]
 8001b7e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001b80:	4b1e      	ldr	r3, [pc, #120]	; (8001bfc <MX_FMC_Init+0x94>)
 8001b82:	4a1f      	ldr	r2, [pc, #124]	; (8001c00 <MX_FMC_Init+0x98>)
 8001b84:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001b86:	4b1d      	ldr	r3, [pc, #116]	; (8001bfc <MX_FMC_Init+0x94>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001b8c:	4b1b      	ldr	r3, [pc, #108]	; (8001bfc <MX_FMC_Init+0x94>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001b92:	4b1a      	ldr	r3, [pc, #104]	; (8001bfc <MX_FMC_Init+0x94>)
 8001b94:	2204      	movs	r2, #4
 8001b96:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001b98:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <MX_FMC_Init+0x94>)
 8001b9a:	2210      	movs	r2, #16
 8001b9c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001b9e:	4b17      	ldr	r3, [pc, #92]	; (8001bfc <MX_FMC_Init+0x94>)
 8001ba0:	2240      	movs	r2, #64	; 0x40
 8001ba2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8001ba4:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <MX_FMC_Init+0x94>)
 8001ba6:	2280      	movs	r2, #128	; 0x80
 8001ba8:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001baa:	4b14      	ldr	r3, [pc, #80]	; (8001bfc <MX_FMC_Init+0x94>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8001bb0:	4b12      	ldr	r3, [pc, #72]	; (8001bfc <MX_FMC_Init+0x94>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <MX_FMC_Init+0x94>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <MX_FMC_Init+0x94>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8001bc2:	2310      	movs	r3, #16
 8001bc4:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8001bc6:	2310      	movs	r3, #16
 8001bc8:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8001bca:	2310      	movs	r3, #16
 8001bcc:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8001bce:	2310      	movs	r3, #16
 8001bd0:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8001bd2:	2310      	movs	r3, #16
 8001bd4:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8001bd6:	2310      	movs	r3, #16
 8001bd8:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8001bda:	2310      	movs	r3, #16
 8001bdc:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001bde:	1d3b      	adds	r3, r7, #4
 8001be0:	4619      	mov	r1, r3
 8001be2:	4806      	ldr	r0, [pc, #24]	; (8001bfc <MX_FMC_Init+0x94>)
 8001be4:	f007 f9da 	bl	8008f9c <HAL_SDRAM_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8001bee:	f000 fb55 	bl	800229c <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001bf2:	bf00      	nop
 8001bf4:	3720      	adds	r7, #32
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20008c4c 	.word	0x20008c4c
 8001c00:	a0000140 	.word	0xa0000140

08001c04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b090      	sub	sp, #64	; 0x40
 8001c08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c0e:	2200      	movs	r2, #0
 8001c10:	601a      	str	r2, [r3, #0]
 8001c12:	605a      	str	r2, [r3, #4]
 8001c14:	609a      	str	r2, [r3, #8]
 8001c16:	60da      	str	r2, [r3, #12]
 8001c18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c1a:	4bb0      	ldr	r3, [pc, #704]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	4aaf      	ldr	r2, [pc, #700]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c20:	f043 0310 	orr.w	r3, r3, #16
 8001c24:	6313      	str	r3, [r2, #48]	; 0x30
 8001c26:	4bad      	ldr	r3, [pc, #692]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2a:	f003 0310 	and.w	r3, r3, #16
 8001c2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c30:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c32:	4baa      	ldr	r3, [pc, #680]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4aa9      	ldr	r2, [pc, #676]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4ba7      	ldr	r3, [pc, #668]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24
 8001c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c4a:	4ba4      	ldr	r3, [pc, #656]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	4aa3      	ldr	r2, [pc, #652]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c50:	f043 0301 	orr.w	r3, r3, #1
 8001c54:	6313      	str	r3, [r2, #48]	; 0x30
 8001c56:	4ba1      	ldr	r3, [pc, #644]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	623b      	str	r3, [r7, #32]
 8001c60:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c62:	4b9e      	ldr	r3, [pc, #632]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	4a9d      	ldr	r2, [pc, #628]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6e:	4b9b      	ldr	r3, [pc, #620]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c76:	61fb      	str	r3, [r7, #28]
 8001c78:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001c7a:	4b98      	ldr	r3, [pc, #608]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7e:	4a97      	ldr	r2, [pc, #604]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c84:	6313      	str	r3, [r2, #48]	; 0x30
 8001c86:	4b95      	ldr	r3, [pc, #596]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c8e:	61bb      	str	r3, [r7, #24]
 8001c90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c92:	4b92      	ldr	r3, [pc, #584]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	4a91      	ldr	r2, [pc, #580]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001c98:	f043 0308 	orr.w	r3, r3, #8
 8001c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9e:	4b8f      	ldr	r3, [pc, #572]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	f003 0308 	and.w	r3, r3, #8
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001caa:	4b8c      	ldr	r3, [pc, #560]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	4a8b      	ldr	r2, [pc, #556]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb6:	4b89      	ldr	r3, [pc, #548]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cbe:	613b      	str	r3, [r7, #16]
 8001cc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001cc2:	4b86      	ldr	r3, [pc, #536]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc6:	4a85      	ldr	r2, [pc, #532]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cc8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cce:	4b83      	ldr	r3, [pc, #524]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cda:	4b80      	ldr	r3, [pc, #512]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	4a7f      	ldr	r2, [pc, #508]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce6:	4b7d      	ldr	r3, [pc, #500]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	60bb      	str	r3, [r7, #8]
 8001cf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cf2:	4b7a      	ldr	r3, [pc, #488]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	4a79      	ldr	r2, [pc, #484]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001cf8:	f043 0320 	orr.w	r3, r3, #32
 8001cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfe:	4b77      	ldr	r3, [pc, #476]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	f003 0320 	and.w	r3, r3, #32
 8001d06:	607b      	str	r3, [r7, #4]
 8001d08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d0a:	4b74      	ldr	r3, [pc, #464]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	4a73      	ldr	r2, [pc, #460]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d14:	6313      	str	r3, [r2, #48]	; 0x30
 8001d16:	4b71      	ldr	r3, [pc, #452]	; (8001edc <MX_GPIO_Init+0x2d8>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d1e:	603b      	str	r3, [r7, #0]
 8001d20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8001d22:	2200      	movs	r2, #0
 8001d24:	2160      	movs	r1, #96	; 0x60
 8001d26:	486e      	ldr	r0, [pc, #440]	; (8001ee0 <MX_GPIO_Init+0x2dc>)
 8001d28:	f004 fb3e 	bl	80063a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	2120      	movs	r1, #32
 8001d30:	486c      	ldr	r0, [pc, #432]	; (8001ee4 <MX_GPIO_Init+0x2e0>)
 8001d32:	f004 fb39 	bl	80063a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2108      	movs	r1, #8
 8001d3a:	486a      	ldr	r0, [pc, #424]	; (8001ee4 <MX_GPIO_Init+0x2e0>)
 8001d3c:	f004 fb34 	bl	80063a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001d40:	2200      	movs	r2, #0
 8001d42:	2108      	movs	r1, #8
 8001d44:	4868      	ldr	r0, [pc, #416]	; (8001ee8 <MX_GPIO_Init+0x2e4>)
 8001d46:	f004 fb2f 	bl	80063a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	2108      	movs	r1, #8
 8001d4e:	4867      	ldr	r0, [pc, #412]	; (8001eec <MX_GPIO_Init+0x2e8>)
 8001d50:	f004 fb2a 	bl	80063a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001d54:	2201      	movs	r2, #1
 8001d56:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d5a:	4863      	ldr	r0, [pc, #396]	; (8001ee8 <MX_GPIO_Init+0x2e4>)
 8001d5c:	f004 fb24 	bl	80063a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001d60:	2200      	movs	r2, #0
 8001d62:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001d66:	4862      	ldr	r0, [pc, #392]	; (8001ef0 <MX_GPIO_Init+0x2ec>)
 8001d68:	f004 fb1e 	bl	80063a8 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXT_RST_GPIO_Port, EXT_RST_Pin, GPIO_PIN_RESET);
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	2108      	movs	r1, #8
 8001d70:	4860      	ldr	r0, [pc, #384]	; (8001ef4 <MX_GPIO_Init+0x2f0>)
 8001d72:	f004 fb19 	bl	80063a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d76:	2308      	movs	r3, #8
 8001d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d86:	4619      	mov	r1, r3
 8001d88:	4855      	ldr	r0, [pc, #340]	; (8001ee0 <MX_GPIO_Init+0x2dc>)
 8001d8a:	f004 f841 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001d8e:	f643 0323 	movw	r3, #14371	; 0x3823
 8001d92:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d94:	2302      	movs	r3, #2
 8001d96:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001da0:	230a      	movs	r3, #10
 8001da2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001da8:	4619      	mov	r1, r3
 8001daa:	4853      	ldr	r0, [pc, #332]	; (8001ef8 <MX_GPIO_Init+0x2f4>)
 8001dac:	f004 f830 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP2_Pin BP1_Pin */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin;
 8001db0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001db6:	2300      	movs	r3, #0
 8001db8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	484d      	ldr	r0, [pc, #308]	; (8001efc <MX_GPIO_Init+0x2f8>)
 8001dc6:	f004 f823 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001dca:	2360      	movs	r3, #96	; 0x60
 8001dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dde:	4619      	mov	r1, r3
 8001de0:	483f      	ldr	r0, [pc, #252]	; (8001ee0 <MX_GPIO_Init+0x2dc>)
 8001de2:	f004 f815 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001de6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dec:	2300      	movs	r3, #0
 8001dee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df0:	2300      	movs	r3, #0
 8001df2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001df4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001df8:	4619      	mov	r1, r3
 8001dfa:	4841      	ldr	r0, [pc, #260]	; (8001f00 <MX_GPIO_Init+0x2fc>)
 8001dfc:	f004 f808 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001e00:	2340      	movs	r3, #64	; 0x40
 8001e02:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001e04:	4b3f      	ldr	r3, [pc, #252]	; (8001f04 <MX_GPIO_Init+0x300>)
 8001e06:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001e0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e10:	4619      	mov	r1, r3
 8001e12:	4834      	ldr	r0, [pc, #208]	; (8001ee4 <MX_GPIO_Init+0x2e0>)
 8001e14:	f003 fffc 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8001e18:	2328      	movs	r3, #40	; 0x28
 8001e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	482d      	ldr	r0, [pc, #180]	; (8001ee4 <MX_GPIO_Init+0x2e0>)
 8001e30:	f003 ffee 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LCD_DISP_Pin;
 8001e34:	f241 0308 	movw	r3, #4104	; 0x1008
 8001e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e42:	2300      	movs	r3, #0
 8001e44:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001e46:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4826      	ldr	r0, [pc, #152]	; (8001ee8 <MX_GPIO_Init+0x2e4>)
 8001e4e:	f003 ffdf 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001e52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001e60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e64:	4619      	mov	r1, r3
 8001e66:	4828      	ldr	r0, [pc, #160]	; (8001f08 <MX_GPIO_Init+0x304>)
 8001e68:	f003 ffd2 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001e6c:	2308      	movs	r3, #8
 8001e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e80:	4619      	mov	r1, r3
 8001e82:	481a      	ldr	r0, [pc, #104]	; (8001eec <MX_GPIO_Init+0x2e8>)
 8001e84:	f003 ffc4 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001e88:	2310      	movs	r3, #16
 8001e8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001e94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4812      	ldr	r0, [pc, #72]	; (8001ee4 <MX_GPIO_Init+0x2e0>)
 8001e9c:	f003 ffb8 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8001ea0:	f248 0304 	movw	r3, #32772	; 0x8004
 8001ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001eae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	480e      	ldr	r0, [pc, #56]	; (8001ef0 <MX_GPIO_Init+0x2ec>)
 8001eb6:	f003 ffab 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001eba:	f645 6340 	movw	r3, #24128	; 0x5e40
 8001ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001ecc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4807      	ldr	r0, [pc, #28]	; (8001ef0 <MX_GPIO_Init+0x2ec>)
 8001ed4:	f003 ff9c 	bl	8005e10 <HAL_GPIO_Init>
 8001ed8:	e018      	b.n	8001f0c <MX_GPIO_Init+0x308>
 8001eda:	bf00      	nop
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	40020c00 	.word	0x40020c00
 8001ee8:	40022000 	.word	0x40022000
 8001eec:	40022800 	.word	0x40022800
 8001ef0:	40021c00 	.word	0x40021c00
 8001ef4:	40021800 	.word	0x40021800
 8001ef8:	40020400 	.word	0x40020400
 8001efc:	40020000 	.word	0x40020000
 8001f00:	40022400 	.word	0x40022400
 8001f04:	10120000 	.word	0x10120000
 8001f08:	40020800 	.word	0x40020800

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001f0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001f12:	4b2c      	ldr	r3, [pc, #176]	; (8001fc4 <MX_GPIO_Init+0x3c0>)
 8001f14:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001f1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4829      	ldr	r0, [pc, #164]	; (8001fc8 <MX_GPIO_Init+0x3c4>)
 8001f22:	f003 ff75 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001f26:	2310      	movs	r3, #16
 8001f28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f32:	2303      	movs	r3, #3
 8001f34:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001f36:	230a      	movs	r3, #10
 8001f38:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001f3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4822      	ldr	r0, [pc, #136]	; (8001fcc <MX_GPIO_Init+0x3c8>)
 8001f42:	f003 ff65 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP_JOYSTICK_Pin RMII_RXER_Pin */
  GPIO_InitStruct.Pin = BP_JOYSTICK_Pin|RMII_RXER_Pin;
 8001f46:	2384      	movs	r3, #132	; 0x84
 8001f48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f56:	4619      	mov	r1, r3
 8001f58:	481d      	ldr	r0, [pc, #116]	; (8001fd0 <MX_GPIO_Init+0x3cc>)
 8001f5a:	f003 ff59 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001f5e:	2305      	movs	r3, #5
 8001f60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001f6e:	230a      	movs	r3, #10
 8001f70:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f76:	4619      	mov	r1, r3
 8001f78:	4816      	ldr	r0, [pc, #88]	; (8001fd4 <MX_GPIO_Init+0x3d0>)
 8001f7a:	f003 ff49 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_RST_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 8001f7e:	2308      	movs	r3, #8
 8001f80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f82:	2301      	movs	r3, #1
 8001f84:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 8001f8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f92:	4619      	mov	r1, r3
 8001f94:	480e      	ldr	r0, [pc, #56]	; (8001fd0 <MX_GPIO_Init+0x3cc>)
 8001f96:	f003 ff3b 	bl	8005e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001f9a:	2328      	movs	r3, #40	; 0x28
 8001f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001faa:	230a      	movs	r3, #10
 8001fac:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4808      	ldr	r0, [pc, #32]	; (8001fd8 <MX_GPIO_Init+0x3d4>)
 8001fb6:	f003 ff2b 	bl	8005e10 <HAL_GPIO_Init>

}
 8001fba:	bf00      	nop
 8001fbc:	3740      	adds	r7, #64	; 0x40
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	10120000 	.word	0x10120000
 8001fc8:	40022000 	.word	0x40022000
 8001fcc:	40021c00 	.word	0x40021c00
 8001fd0:	40021800 	.word	0x40021800
 8001fd4:	40020800 	.word	0x40020800
 8001fd8:	40020000 	.word	0x40020000

08001fdc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
uint8_t Message;
HAL_GPIO_WritePin(LED14_GPIO_Port,LED14_Pin,1);
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	2120      	movs	r1, #32
 8001fe8:	480d      	ldr	r0, [pc, #52]	; (8002020 <HAL_UART_RxCpltCallback+0x44>)
 8001fea:	f004 f9dd 	bl	80063a8 <HAL_GPIO_WritePin>
HAL_UART_Receive_IT(&huart1,rxbuffer,1);
 8001fee:	2201      	movs	r2, #1
 8001ff0:	490c      	ldr	r1, [pc, #48]	; (8002024 <HAL_UART_RxCpltCallback+0x48>)
 8001ff2:	480d      	ldr	r0, [pc, #52]	; (8002028 <HAL_UART_RxCpltCallback+0x4c>)
 8001ff4:	f008 faf2 	bl	800a5dc <HAL_UART_Receive_IT>
Message = rxbuffer[0];
 8001ff8:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <HAL_UART_RxCpltCallback+0x48>)
 8001ffa:	781b      	ldrb	r3, [r3, #0]
 8001ffc:	73fb      	strb	r3, [r7, #15]
xQueueSendFromISR(myQueueUARTHandle, &Message, 0);
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_UART_RxCpltCallback+0x50>)
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	f107 010f 	add.w	r1, r7, #15
 8002006:	2300      	movs	r3, #0
 8002008:	2200      	movs	r2, #0
 800200a:	f009 feeb 	bl	800bde4 <xQueueGenericSendFromISR>
HAL_GPIO_WritePin(LED14_GPIO_Port,LED14_Pin,0);
 800200e:	2200      	movs	r2, #0
 8002010:	2120      	movs	r1, #32
 8002012:	4803      	ldr	r0, [pc, #12]	; (8002020 <HAL_UART_RxCpltCallback+0x44>)
 8002014:	f004 f9c8 	bl	80063a8 <HAL_GPIO_WritePin>
}
 8002018:	bf00      	nop
 800201a:	3710      	adds	r7, #16
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	40021000 	.word	0x40021000
 8002024:	20008c84 	.word	0x20008c84
 8002028:	20008a58 	.word	0x20008a58
 800202c:	2000891c 	.word	0x2000891c

08002030 <TestConditionBord>:
/*
test les condition de bord en un point pour ne pas ecrire
hors de l'cran.
*/
char TestConditionBord(uint16_t x, uint16_t y, uint16_t rad)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	80fb      	strh	r3, [r7, #6]
 800203a:	460b      	mov	r3, r1
 800203c:	80bb      	strh	r3, [r7, #4]
 800203e:	4613      	mov	r3, r2
 8002040:	807b      	strh	r3, [r7, #2]
	char bool = 0;
 8002042:	2300      	movs	r3, #0
 8002044:	73fb      	strb	r3, [r7, #15]
	if(((x-rad)>=0) && ((x+rad)<=435) && ((y-rad)>=0) && ((y+rad)<246))
 8002046:	88fa      	ldrh	r2, [r7, #6]
 8002048:	887b      	ldrh	r3, [r7, #2]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	db11      	blt.n	8002074 <TestConditionBord+0x44>
 8002050:	88fa      	ldrh	r2, [r7, #6]
 8002052:	887b      	ldrh	r3, [r7, #2]
 8002054:	4413      	add	r3, r2
 8002056:	f5b3 7fda 	cmp.w	r3, #436	; 0x1b4
 800205a:	da0b      	bge.n	8002074 <TestConditionBord+0x44>
 800205c:	88ba      	ldrh	r2, [r7, #4]
 800205e:	887b      	ldrh	r3, [r7, #2]
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	2b00      	cmp	r3, #0
 8002064:	db06      	blt.n	8002074 <TestConditionBord+0x44>
 8002066:	88ba      	ldrh	r2, [r7, #4]
 8002068:	887b      	ldrh	r3, [r7, #2]
 800206a:	4413      	add	r3, r2
 800206c:	2bf5      	cmp	r3, #245	; 0xf5
 800206e:	dc01      	bgt.n	8002074 <TestConditionBord+0x44>
	{
		bool = 1;
 8002070:	2301      	movs	r3, #1
 8002072:	73fb      	strb	r3, [r7, #15]
	}
	return bool;
 8002074:	7bfb      	ldrb	r3, [r7, #15]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3714      	adds	r7, #20
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr

08002082 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800208a:	2001      	movs	r0, #1
 800208c:	f009 fb0b 	bl	800b6a6 <osDelay>
 8002090:	e7fb      	b.n	800208a <StartDefaultTask+0x8>
	...

08002094 <StartMode>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMode */
void StartMode(void const * argument)
{
 8002094:	b5b0      	push	{r4, r5, r7, lr}
 8002096:	b0a2      	sub	sp, #136	; 0x88
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMode */
  /* Infinite loop */
  TickType_t xLastWakeTime;
  xLastWakeTime = xTaskGetTickCount();
 800209c:	f00a fdbe 	bl	800cc1c <xTaskGetTickCount>
 80020a0:	4603      	mov	r3, r0
 80020a2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  char etat = 'm'; // On commence  l'tat du menu
 80020a6:	236d      	movs	r3, #109	; 0x6d
 80020a8:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
  char layer = '0';
 80020ac:	2330      	movs	r3, #48	; 0x30
 80020ae:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  char message[] = "deplacer vous avec 'q' et 'd', valider avec 'enter'";
 80020b2:	4b46      	ldr	r3, [pc, #280]	; (80021cc <StartMode+0x138>)
 80020b4:	f107 0448 	add.w	r4, r7, #72	; 0x48
 80020b8:	461d      	mov	r5, r3
 80020ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020c6:	682b      	ldr	r3, [r5, #0]
 80020c8:	6023      	str	r3, [r4, #0]
  char text[] = "	layer  |  pinceau  |  transparence  |  couleur  |  taille";
 80020ca:	4b41      	ldr	r3, [pc, #260]	; (80021d0 <StartMode+0x13c>)
 80020cc:	f107 040c 	add.w	r4, r7, #12
 80020d0:	461d      	mov	r5, r3
 80020d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80020e2:	c403      	stmia	r4!, {r0, r1}
 80020e4:	8022      	strh	r2, [r4, #0]
 80020e6:	3402      	adds	r4, #2
 80020e8:	0c13      	lsrs	r3, r2, #16
 80020ea:	7023      	strb	r3, [r4, #0]
  for(;;)
  {
	  //xQueueReceive(myQueueUARTHandle, &etat, 25);
	  switch(etat)
 80020ec:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80020f0:	2b6d      	cmp	r3, #109	; 0x6d
 80020f2:	d004      	beq.n	80020fe <StartMode+0x6a>
 80020f4:	2b72      	cmp	r3, #114	; 0x72
 80020f6:	d05f      	beq.n	80021b8 <StartMode+0x124>
 80020f8:	2b6c      	cmp	r3, #108	; 0x6c
 80020fa:	d02d      	beq.n	8002158 <StartMode+0xc4>
 80020fc:	e05f      	b.n	80021be <StartMode+0x12a>
	  {
	  case 'r' :
		  break; //etat de repos aucun mode n'est chang
	  case 'm' : //etat d'affichage du menu
		  if(myMutexLCDHandle != NULL)
 80020fe:	4b35      	ldr	r3, [pc, #212]	; (80021d4 <StartMode+0x140>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d024      	beq.n	8002150 <StartMode+0xbc>
		  {
			   if(xSemaphoreTake(myMutexLCDHandle,1) == pdTRUE)
 8002106:	4b33      	ldr	r3, [pc, #204]	; (80021d4 <StartMode+0x140>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2101      	movs	r1, #1
 800210c:	4618      	mov	r0, r3
 800210e:	f009 ffe7 	bl	800c0e0 <xQueueSemaphoreTake>
 8002112:	4603      	mov	r3, r0
 8002114:	2b01      	cmp	r3, #1
 8002116:	d11b      	bne.n	8002150 <StartMode+0xbc>
			   {
				   BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8002118:	482f      	ldr	r0, [pc, #188]	; (80021d8 <StartMode+0x144>)
 800211a:	f000 fb6f 	bl	80027fc <BSP_LCD_SetTextColor>
				   BSP_LCD_DisplayStringAt(0, 252,(uint8_t*) text, CENTER_MODE);
 800211e:	f107 020c 	add.w	r2, r7, #12
 8002122:	2301      	movs	r3, #1
 8002124:	21fc      	movs	r1, #252	; 0xfc
 8002126:	2000      	movs	r0, #0
 8002128:	f000 fc36 	bl	8002998 <BSP_LCD_DisplayStringAt>
				   BSP_LCD_SetTextColor(couleur);
 800212c:	4b2b      	ldr	r3, [pc, #172]	; (80021dc <StartMode+0x148>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4618      	mov	r0, r3
 8002132:	f000 fb63 	bl	80027fc <BSP_LCD_SetTextColor>
				   BSP_LCD_FillCircle(460, 20, 15);
 8002136:	220f      	movs	r2, #15
 8002138:	2114      	movs	r1, #20
 800213a:	f44f 70e6 	mov.w	r0, #460	; 0x1cc
 800213e:	f000 ff17 	bl	8002f70 <BSP_LCD_FillCircle>
				   xSemaphoreGive(myMutexLCDHandle);
 8002142:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <StartMode+0x140>)
 8002144:	6818      	ldr	r0, [r3, #0]
 8002146:	2300      	movs	r3, #0
 8002148:	2200      	movs	r2, #0
 800214a:	2100      	movs	r1, #0
 800214c:	f009 fd48 	bl	800bbe0 <xQueueGenericSend>
			   }
		   }
		  etat = 'r';
 8002150:	2372      	movs	r3, #114	; 0x72
 8002152:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
		  break;
 8002156:	e032      	b.n	80021be <StartMode+0x12a>
	  case 'l' :
		  HAL_UART_Transmit(&huart1, message, 52, 20);
 8002158:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800215c:	2314      	movs	r3, #20
 800215e:	2234      	movs	r2, #52	; 0x34
 8002160:	481f      	ldr	r0, [pc, #124]	; (80021e0 <StartMode+0x14c>)
 8002162:	f008 f9a9 	bl	800a4b8 <HAL_UART_Transmit>
		  xQueueReceive(myQueueUARTHandle, &layer, 2000);
 8002166:	4b1f      	ldr	r3, [pc, #124]	; (80021e4 <StartMode+0x150>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f107 017f 	add.w	r1, r7, #127	; 0x7f
 800216e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002172:	4618      	mov	r0, r3
 8002174:	f009 fed2 	bl	800bf1c <xQueueReceive>
		  layer = layer - 48;
 8002178:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800217c:	3b30      	subs	r3, #48	; 0x30
 800217e:	b2db      	uxtb	r3, r3
 8002180:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		  if(layer==0)
 8002184:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002188:	2b00      	cmp	r3, #0
 800218a:	d107      	bne.n	800219c <StartMode+0x108>
		  {
			  BSP_LCD_SelectLayer(layer);
 800218c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8002190:	4618      	mov	r0, r3
 8002192:	f000 fb23 	bl	80027dc <BSP_LCD_SelectLayer>
			  BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8002196:	4810      	ldr	r0, [pc, #64]	; (80021d8 <StartMode+0x144>)
 8002198:	f000 fb30 	bl	80027fc <BSP_LCD_SetTextColor>
		  }
		  if(layer==1)
 800219c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d10b      	bne.n	80021bc <StartMode+0x128>
		  {
			  BSP_LCD_SelectLayer(layer);
 80021a4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 80021a8:	4618      	mov	r0, r3
 80021aa:	f000 fb17 	bl	80027dc <BSP_LCD_SelectLayer>
			  BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 80021ae:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 80021b2:	f000 fb23 	bl	80027fc <BSP_LCD_SetTextColor>
		  }
		  break;
 80021b6:	e001      	b.n	80021bc <StartMode+0x128>
		  break; //etat de repos aucun mode n'est chang
 80021b8:	bf00      	nop
 80021ba:	e000      	b.n	80021be <StartMode+0x12a>
		  break;
 80021bc:	bf00      	nop
	  }
	  vTaskDelayUntil(&xLastWakeTime, 100);
 80021be:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80021c2:	2164      	movs	r1, #100	; 0x64
 80021c4:	4618      	mov	r0, r3
 80021c6:	f00a fb65 	bl	800c894 <vTaskDelayUntil>
	  switch(etat)
 80021ca:	e78f      	b.n	80020ec <StartMode+0x58>
 80021cc:	0800e85c 	.word	0x0800e85c
 80021d0:	0800e890 	.word	0x0800e890
 80021d4:	20008898 	.word	0x20008898
 80021d8:	ffff0000 	.word	0xffff0000
 80021dc:	2000002c 	.word	0x2000002c
 80021e0:	20008a58 	.word	0x20008a58
 80021e4:	2000891c 	.word	0x2000891c

080021e8 <StartPeindre>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPeindre */
void StartPeindre(void const * argument)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPeindre */
  TickType_t xLastWakeTime;
  xLastWakeTime = xTaskGetTickCount();
 80021f0:	f00a fd14 	bl	800cc1c <xTaskGetTickCount>
 80021f4:	4603      	mov	r3, r0
 80021f6:	60fb      	str	r3, [r7, #12]
  static TS_StateTypeDef  TS_State;
  /* Infinite loop */
  for(;;)
  {

	  BSP_TS_GetState(&TS_State);
 80021f8:	481c      	ldr	r0, [pc, #112]	; (800226c <StartPeindre+0x84>)
 80021fa:	f001 fb67 	bl	80038cc <BSP_TS_GetState>
	  if(TS_State.touchDetected && (TestConditionBord(TS_State.touchX[0], TS_State.touchY[0], radius)))
 80021fe:	4b1b      	ldr	r3, [pc, #108]	; (800226c <StartPeindre+0x84>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d02a      	beq.n	800225c <StartPeindre+0x74>
 8002206:	4b19      	ldr	r3, [pc, #100]	; (800226c <StartPeindre+0x84>)
 8002208:	8858      	ldrh	r0, [r3, #2]
 800220a:	4b18      	ldr	r3, [pc, #96]	; (800226c <StartPeindre+0x84>)
 800220c:	8999      	ldrh	r1, [r3, #12]
 800220e:	4b18      	ldr	r3, [pc, #96]	; (8002270 <StartPeindre+0x88>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	b29b      	uxth	r3, r3
 8002214:	461a      	mov	r2, r3
 8002216:	f7ff ff0b 	bl	8002030 <TestConditionBord>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d01d      	beq.n	800225c <StartPeindre+0x74>
	  {
		  if(myMutexLCDHandle != NULL)
 8002220:	4b14      	ldr	r3, [pc, #80]	; (8002274 <StartPeindre+0x8c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d019      	beq.n	800225c <StartPeindre+0x74>
		   {
			   if(xSemaphoreTake(myMutexLCDHandle,1) == pdTRUE)
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <StartPeindre+0x8c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2101      	movs	r1, #1
 800222e:	4618      	mov	r0, r3
 8002230:	f009 ff56 	bl	800c0e0 <xQueueSemaphoreTake>
 8002234:	4603      	mov	r3, r0
 8002236:	2b01      	cmp	r3, #1
 8002238:	d110      	bne.n	800225c <StartPeindre+0x74>
			   {
				   BSP_LCD_FillCircle(TS_State.touchX[0],TS_State.touchY[0],radius);
 800223a:	4b0c      	ldr	r3, [pc, #48]	; (800226c <StartPeindre+0x84>)
 800223c:	8858      	ldrh	r0, [r3, #2]
 800223e:	4b0b      	ldr	r3, [pc, #44]	; (800226c <StartPeindre+0x84>)
 8002240:	8999      	ldrh	r1, [r3, #12]
 8002242:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <StartPeindre+0x88>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	b29b      	uxth	r3, r3
 8002248:	461a      	mov	r2, r3
 800224a:	f000 fe91 	bl	8002f70 <BSP_LCD_FillCircle>
				   xSemaphoreGive(myMutexLCDHandle);
 800224e:	4b09      	ldr	r3, [pc, #36]	; (8002274 <StartPeindre+0x8c>)
 8002250:	6818      	ldr	r0, [r3, #0]
 8002252:	2300      	movs	r3, #0
 8002254:	2200      	movs	r2, #0
 8002256:	2100      	movs	r1, #0
 8002258:	f009 fcc2 	bl	800bbe0 <xQueueGenericSend>
			   }
		   }
	  }
	  vTaskDelayUntil(&xLastWakeTime, 3);
 800225c:	f107 030c 	add.w	r3, r7, #12
 8002260:	2103      	movs	r1, #3
 8002262:	4618      	mov	r0, r3
 8002264:	f00a fb16 	bl	800c894 <vTaskDelayUntil>
	  BSP_TS_GetState(&TS_State);
 8002268:	e7c6      	b.n	80021f8 <StartPeindre+0x10>
 800226a:	bf00      	nop
 800226c:	20000360 	.word	0x20000360
 8002270:	20000028 	.word	0x20000028
 8002274:	20008898 	.word	0x20008898

08002278 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b082      	sub	sp, #8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4a04      	ldr	r2, [pc, #16]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d101      	bne.n	800228e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800228a:	f002 fb8b 	bl	80049a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800228e:	bf00      	nop
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40001000 	.word	0x40001000

0800229c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022a0:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022a2:	e7fe      	b.n	80022a2 <Error_Handler+0x6>

080022a4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08c      	sub	sp, #48	; 0x30
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a51      	ldr	r2, [pc, #324]	; (80023f4 <I2Cx_MspInit+0x150>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d14d      	bne.n	8002350 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80022b4:	4b50      	ldr	r3, [pc, #320]	; (80023f8 <I2Cx_MspInit+0x154>)
 80022b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b8:	4a4f      	ldr	r2, [pc, #316]	; (80023f8 <I2Cx_MspInit+0x154>)
 80022ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022be:	6313      	str	r3, [r2, #48]	; 0x30
 80022c0:	4b4d      	ldr	r3, [pc, #308]	; (80023f8 <I2Cx_MspInit+0x154>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022c8:	61bb      	str	r3, [r7, #24]
 80022ca:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80022cc:	2380      	movs	r3, #128	; 0x80
 80022ce:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80022d0:	2312      	movs	r3, #18
 80022d2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80022d8:	2302      	movs	r3, #2
 80022da:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80022dc:	2304      	movs	r3, #4
 80022de:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80022e0:	f107 031c 	add.w	r3, r7, #28
 80022e4:	4619      	mov	r1, r3
 80022e6:	4845      	ldr	r0, [pc, #276]	; (80023fc <I2Cx_MspInit+0x158>)
 80022e8:	f003 fd92 	bl	8005e10 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80022ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80022f2:	f107 031c 	add.w	r3, r7, #28
 80022f6:	4619      	mov	r1, r3
 80022f8:	4840      	ldr	r0, [pc, #256]	; (80023fc <I2Cx_MspInit+0x158>)
 80022fa:	f003 fd89 	bl	8005e10 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80022fe:	4b3e      	ldr	r3, [pc, #248]	; (80023f8 <I2Cx_MspInit+0x154>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	4a3d      	ldr	r2, [pc, #244]	; (80023f8 <I2Cx_MspInit+0x154>)
 8002304:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002308:	6413      	str	r3, [r2, #64]	; 0x40
 800230a:	4b3b      	ldr	r3, [pc, #236]	; (80023f8 <I2Cx_MspInit+0x154>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8002316:	4b38      	ldr	r3, [pc, #224]	; (80023f8 <I2Cx_MspInit+0x154>)
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	4a37      	ldr	r2, [pc, #220]	; (80023f8 <I2Cx_MspInit+0x154>)
 800231c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002320:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8002322:	4b35      	ldr	r3, [pc, #212]	; (80023f8 <I2Cx_MspInit+0x154>)
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	4a34      	ldr	r2, [pc, #208]	; (80023f8 <I2Cx_MspInit+0x154>)
 8002328:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800232c:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800232e:	2200      	movs	r2, #0
 8002330:	210f      	movs	r1, #15
 8002332:	2048      	movs	r0, #72	; 0x48
 8002334:	f003 f80a 	bl	800534c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8002338:	2048      	movs	r0, #72	; 0x48
 800233a:	f003 f823 	bl	8005384 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800233e:	2200      	movs	r2, #0
 8002340:	210f      	movs	r1, #15
 8002342:	2049      	movs	r0, #73	; 0x49
 8002344:	f003 f802 	bl	800534c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8002348:	2049      	movs	r0, #73	; 0x49
 800234a:	f003 f81b 	bl	8005384 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800234e:	e04d      	b.n	80023ec <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002350:	4b29      	ldr	r3, [pc, #164]	; (80023f8 <I2Cx_MspInit+0x154>)
 8002352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002354:	4a28      	ldr	r2, [pc, #160]	; (80023f8 <I2Cx_MspInit+0x154>)
 8002356:	f043 0302 	orr.w	r3, r3, #2
 800235a:	6313      	str	r3, [r2, #48]	; 0x30
 800235c:	4b26      	ldr	r3, [pc, #152]	; (80023f8 <I2Cx_MspInit+0x154>)
 800235e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002360:	f003 0302 	and.w	r3, r3, #2
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002368:	f44f 7380 	mov.w	r3, #256	; 0x100
 800236c:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800236e:	2312      	movs	r3, #18
 8002370:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002376:	2302      	movs	r3, #2
 8002378:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 800237a:	2304      	movs	r3, #4
 800237c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800237e:	f107 031c 	add.w	r3, r7, #28
 8002382:	4619      	mov	r1, r3
 8002384:	481e      	ldr	r0, [pc, #120]	; (8002400 <I2Cx_MspInit+0x15c>)
 8002386:	f003 fd43 	bl	8005e10 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 800238a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800238e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002390:	f107 031c 	add.w	r3, r7, #28
 8002394:	4619      	mov	r1, r3
 8002396:	481a      	ldr	r0, [pc, #104]	; (8002400 <I2Cx_MspInit+0x15c>)
 8002398:	f003 fd3a 	bl	8005e10 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 800239c:	4b16      	ldr	r3, [pc, #88]	; (80023f8 <I2Cx_MspInit+0x154>)
 800239e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a0:	4a15      	ldr	r2, [pc, #84]	; (80023f8 <I2Cx_MspInit+0x154>)
 80023a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023a6:	6413      	str	r3, [r2, #64]	; 0x40
 80023a8:	4b13      	ldr	r3, [pc, #76]	; (80023f8 <I2Cx_MspInit+0x154>)
 80023aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023b0:	60fb      	str	r3, [r7, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80023b4:	4b10      	ldr	r3, [pc, #64]	; (80023f8 <I2Cx_MspInit+0x154>)
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	4a0f      	ldr	r2, [pc, #60]	; (80023f8 <I2Cx_MspInit+0x154>)
 80023ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023be:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80023c0:	4b0d      	ldr	r3, [pc, #52]	; (80023f8 <I2Cx_MspInit+0x154>)
 80023c2:	6a1b      	ldr	r3, [r3, #32]
 80023c4:	4a0c      	ldr	r2, [pc, #48]	; (80023f8 <I2Cx_MspInit+0x154>)
 80023c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80023ca:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80023cc:	2200      	movs	r2, #0
 80023ce:	210f      	movs	r1, #15
 80023d0:	201f      	movs	r0, #31
 80023d2:	f002 ffbb 	bl	800534c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80023d6:	201f      	movs	r0, #31
 80023d8:	f002 ffd4 	bl	8005384 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80023dc:	2200      	movs	r2, #0
 80023de:	210f      	movs	r1, #15
 80023e0:	2020      	movs	r0, #32
 80023e2:	f002 ffb3 	bl	800534c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80023e6:	2020      	movs	r0, #32
 80023e8:	f002 ffcc 	bl	8005384 <HAL_NVIC_EnableIRQ>
}
 80023ec:	bf00      	nop
 80023ee:	3730      	adds	r7, #48	; 0x30
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	2000038c 	.word	0x2000038c
 80023f8:	40023800 	.word	0x40023800
 80023fc:	40021c00 	.word	0x40021c00
 8002400:	40020400 	.word	0x40020400

08002404 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f004 fad3 	bl	80069b8 <HAL_I2C_GetState>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d125      	bne.n	8002464 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	4a14      	ldr	r2, [pc, #80]	; (800246c <I2Cx_Init+0x68>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d103      	bne.n	8002428 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a13      	ldr	r2, [pc, #76]	; (8002470 <I2Cx_Init+0x6c>)
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	e002      	b.n	800242e <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a12      	ldr	r2, [pc, #72]	; (8002474 <I2Cx_Init+0x70>)
 800242c:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a11      	ldr	r2, [pc, #68]	; (8002478 <I2Cx_Init+0x74>)
 8002432:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ff23 	bl	80022a4 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f003 ffbc 	bl	80063dc <HAL_I2C_Init>
  }
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	2000038c 	.word	0x2000038c
 8002470:	40005c00 	.word	0x40005c00
 8002474:	40005400 	.word	0x40005400
 8002478:	40912732 	.word	0x40912732

0800247c <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b08a      	sub	sp, #40	; 0x28
 8002480:	af04      	add	r7, sp, #16
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	4608      	mov	r0, r1
 8002486:	4611      	mov	r1, r2
 8002488:	461a      	mov	r2, r3
 800248a:	4603      	mov	r3, r0
 800248c:	72fb      	strb	r3, [r7, #11]
 800248e:	460b      	mov	r3, r1
 8002490:	813b      	strh	r3, [r7, #8]
 8002492:	4613      	mov	r3, r2
 8002494:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002496:	2300      	movs	r3, #0
 8002498:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800249a:	7afb      	ldrb	r3, [r7, #11]
 800249c:	b299      	uxth	r1, r3
 800249e:	88f8      	ldrh	r0, [r7, #6]
 80024a0:	893a      	ldrh	r2, [r7, #8]
 80024a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024a6:	9302      	str	r3, [sp, #8]
 80024a8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024aa:	9301      	str	r3, [sp, #4]
 80024ac:	6a3b      	ldr	r3, [r7, #32]
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	4603      	mov	r3, r0
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f004 f966 	bl	8006784 <HAL_I2C_Mem_Read>
 80024b8:	4603      	mov	r3, r0
 80024ba:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80024bc:	7dfb      	ldrb	r3, [r7, #23]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d004      	beq.n	80024cc <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80024c2:	7afb      	ldrb	r3, [r7, #11]
 80024c4:	4619      	mov	r1, r3
 80024c6:	68f8      	ldr	r0, [r7, #12]
 80024c8:	f000 f832 	bl	8002530 <I2Cx_Error>
  }
  return status;    
 80024cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3718      	adds	r7, #24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b08a      	sub	sp, #40	; 0x28
 80024da:	af04      	add	r7, sp, #16
 80024dc:	60f8      	str	r0, [r7, #12]
 80024de:	4608      	mov	r0, r1
 80024e0:	4611      	mov	r1, r2
 80024e2:	461a      	mov	r2, r3
 80024e4:	4603      	mov	r3, r0
 80024e6:	72fb      	strb	r3, [r7, #11]
 80024e8:	460b      	mov	r3, r1
 80024ea:	813b      	strh	r3, [r7, #8]
 80024ec:	4613      	mov	r3, r2
 80024ee:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80024f0:	2300      	movs	r3, #0
 80024f2:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80024f4:	7afb      	ldrb	r3, [r7, #11]
 80024f6:	b299      	uxth	r1, r3
 80024f8:	88f8      	ldrh	r0, [r7, #6]
 80024fa:	893a      	ldrh	r2, [r7, #8]
 80024fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002500:	9302      	str	r3, [sp, #8]
 8002502:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002504:	9301      	str	r3, [sp, #4]
 8002506:	6a3b      	ldr	r3, [r7, #32]
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	4603      	mov	r3, r0
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	f004 f825 	bl	800655c <HAL_I2C_Mem_Write>
 8002512:	4603      	mov	r3, r0
 8002514:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002516:	7dfb      	ldrb	r3, [r7, #23]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d004      	beq.n	8002526 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 800251c:	7afb      	ldrb	r3, [r7, #11]
 800251e:	4619      	mov	r1, r3
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f000 f805 	bl	8002530 <I2Cx_Error>
  }
  return status;
 8002526:	7dfb      	ldrb	r3, [r7, #23]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	460b      	mov	r3, r1
 800253a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f003 ffdd 	bl	80064fc <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff ff5e 	bl	8002404 <I2Cx_Init>
}
 8002548:	bf00      	nop
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <TS_IO_Init+0x10>)
 8002556:	f7ff ff55 	bl	8002404 <I2Cx_Init>
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	2000038c 	.word	0x2000038c

08002564 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af02      	add	r7, sp, #8
 800256a:	4603      	mov	r3, r0
 800256c:	71fb      	strb	r3, [r7, #7]
 800256e:	460b      	mov	r3, r1
 8002570:	71bb      	strb	r3, [r7, #6]
 8002572:	4613      	mov	r3, r2
 8002574:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002576:	79bb      	ldrb	r3, [r7, #6]
 8002578:	b29a      	uxth	r2, r3
 800257a:	79f9      	ldrb	r1, [r7, #7]
 800257c:	2301      	movs	r3, #1
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	1d7b      	adds	r3, r7, #5
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	2301      	movs	r3, #1
 8002586:	4803      	ldr	r0, [pc, #12]	; (8002594 <TS_IO_Write+0x30>)
 8002588:	f7ff ffa5 	bl	80024d6 <I2Cx_WriteMultiple>
}
 800258c:	bf00      	nop
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	2000038c 	.word	0x2000038c

08002598 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af02      	add	r7, sp, #8
 800259e:	4603      	mov	r3, r0
 80025a0:	460a      	mov	r2, r1
 80025a2:	71fb      	strb	r3, [r7, #7]
 80025a4:	4613      	mov	r3, r2
 80025a6:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80025a8:	2300      	movs	r3, #0
 80025aa:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80025ac:	79bb      	ldrb	r3, [r7, #6]
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	79f9      	ldrb	r1, [r7, #7]
 80025b2:	2301      	movs	r3, #1
 80025b4:	9301      	str	r3, [sp, #4]
 80025b6:	f107 030f 	add.w	r3, r7, #15
 80025ba:	9300      	str	r3, [sp, #0]
 80025bc:	2301      	movs	r3, #1
 80025be:	4804      	ldr	r0, [pc, #16]	; (80025d0 <TS_IO_Read+0x38>)
 80025c0:	f7ff ff5c 	bl	800247c <I2Cx_ReadMultiple>

  return read_value;
 80025c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	3710      	adds	r7, #16
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	2000038c 	.word	0x2000038c

080025d4 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f002 fa01 	bl	80049e4 <HAL_Delay>
}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 80025f0:	4b31      	ldr	r3, [pc, #196]	; (80026b8 <BSP_LCD_Init+0xcc>)
 80025f2:	2228      	movs	r2, #40	; 0x28
 80025f4:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 80025f6:	4b30      	ldr	r3, [pc, #192]	; (80026b8 <BSP_LCD_Init+0xcc>)
 80025f8:	2209      	movs	r2, #9
 80025fa:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80025fc:	4b2e      	ldr	r3, [pc, #184]	; (80026b8 <BSP_LCD_Init+0xcc>)
 80025fe:	2235      	movs	r2, #53	; 0x35
 8002600:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002602:	4b2d      	ldr	r3, [pc, #180]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002604:	220b      	movs	r2, #11
 8002606:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002608:	4b2b      	ldr	r3, [pc, #172]	; (80026b8 <BSP_LCD_Init+0xcc>)
 800260a:	f240 121b 	movw	r2, #283	; 0x11b
 800260e:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002610:	4b29      	ldr	r3, [pc, #164]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002612:	f240 2215 	movw	r2, #533	; 0x215
 8002616:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8002618:	4b27      	ldr	r3, [pc, #156]	; (80026b8 <BSP_LCD_Init+0xcc>)
 800261a:	f240 121d 	movw	r2, #285	; 0x11d
 800261e:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002620:	4b25      	ldr	r3, [pc, #148]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002622:	f240 2235 	movw	r2, #565	; 0x235
 8002626:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8002628:	2100      	movs	r1, #0
 800262a:	4823      	ldr	r0, [pc, #140]	; (80026b8 <BSP_LCD_Init+0xcc>)
 800262c:	f000 fe38 	bl	80032a0 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002630:	4b21      	ldr	r3, [pc, #132]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002632:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002636:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8002638:	4b1f      	ldr	r3, [pc, #124]	; (80026b8 <BSP_LCD_Init+0xcc>)
 800263a:	f44f 7288 	mov.w	r2, #272	; 0x110
 800263e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002640:	4b1d      	ldr	r3, [pc, #116]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002642:	2200      	movs	r2, #0
 8002644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8002648:	4b1b      	ldr	r3, [pc, #108]	; (80026b8 <BSP_LCD_Init+0xcc>)
 800264a:	2200      	movs	r2, #0
 800264c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8002650:	4b19      	ldr	r3, [pc, #100]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002652:	2200      	movs	r2, #0
 8002654:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002658:	4b17      	ldr	r3, [pc, #92]	; (80026b8 <BSP_LCD_Init+0xcc>)
 800265a:	2200      	movs	r2, #0
 800265c:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 800265e:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002660:	2200      	movs	r2, #0
 8002662:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002664:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002666:	2200      	movs	r2, #0
 8002668:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800266a:	4b13      	ldr	r3, [pc, #76]	; (80026b8 <BSP_LCD_Init+0xcc>)
 800266c:	2200      	movs	r2, #0
 800266e:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002670:	4b11      	ldr	r3, [pc, #68]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002672:	4a12      	ldr	r2, [pc, #72]	; (80026bc <BSP_LCD_Init+0xd0>)
 8002674:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002676:	4810      	ldr	r0, [pc, #64]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002678:	f004 fe30 	bl	80072dc <HAL_LTDC_GetState>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d103      	bne.n	800268a <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002682:	2100      	movs	r1, #0
 8002684:	480c      	ldr	r0, [pc, #48]	; (80026b8 <BSP_LCD_Init+0xcc>)
 8002686:	f000 fd31 	bl	80030ec <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 800268a:	480b      	ldr	r0, [pc, #44]	; (80026b8 <BSP_LCD_Init+0xcc>)
 800268c:	f004 fc56 	bl	8006f3c <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002690:	2201      	movs	r2, #1
 8002692:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002696:	480a      	ldr	r0, [pc, #40]	; (80026c0 <BSP_LCD_Init+0xd4>)
 8002698:	f003 fe86 	bl	80063a8 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 800269c:	2201      	movs	r2, #1
 800269e:	2108      	movs	r1, #8
 80026a0:	4808      	ldr	r0, [pc, #32]	; (80026c4 <BSP_LCD_Init+0xd8>)
 80026a2:	f003 fe81 	bl	80063a8 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80026a6:	f000 ff1b 	bl	80034e0 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80026aa:	4807      	ldr	r0, [pc, #28]	; (80026c8 <BSP_LCD_Init+0xdc>)
 80026ac:	f000 f8d8 	bl	8002860 <BSP_LCD_SetFont>
  
  return LCD_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	20008c90 	.word	0x20008c90
 80026bc:	40016800 	.word	0x40016800
 80026c0:	40022000 	.word	0x40022000
 80026c4:	40022800 	.word	0x40022800
 80026c8:	20000030 	.word	0x20000030

080026cc <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 80026d0:	4b06      	ldr	r3, [pc, #24]	; (80026ec <BSP_LCD_GetXSize+0x20>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a06      	ldr	r2, [pc, #24]	; (80026f0 <BSP_LCD_GetXSize+0x24>)
 80026d6:	2134      	movs	r1, #52	; 0x34
 80026d8:	fb01 f303 	mul.w	r3, r1, r3
 80026dc:	4413      	add	r3, r2
 80026de:	3360      	adds	r3, #96	; 0x60
 80026e0:	681b      	ldr	r3, [r3, #0]
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	20000418 	.word	0x20000418
 80026f0:	20008c90 	.word	0x20008c90

080026f4 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 80026f8:	4b06      	ldr	r3, [pc, #24]	; (8002714 <BSP_LCD_GetYSize+0x20>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a06      	ldr	r2, [pc, #24]	; (8002718 <BSP_LCD_GetYSize+0x24>)
 80026fe:	2134      	movs	r1, #52	; 0x34
 8002700:	fb01 f303 	mul.w	r3, r1, r3
 8002704:	4413      	add	r3, r2
 8002706:	3364      	adds	r3, #100	; 0x64
 8002708:	681b      	ldr	r3, [r3, #0]
}
 800270a:	4618      	mov	r0, r3
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	20000418 	.word	0x20000418
 8002718:	20008c90 	.word	0x20008c90

0800271c <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 800271c:	b580      	push	{r7, lr}
 800271e:	b090      	sub	sp, #64	; 0x40
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	6039      	str	r1, [r7, #0]
 8002726:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8002728:	2300      	movs	r3, #0
 800272a:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 800272c:	f7ff ffce 	bl	80026cc <BSP_LCD_GetXSize>
 8002730:	4603      	mov	r3, r0
 8002732:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002738:	f7ff ffdc 	bl	80026f4 <BSP_LCD_GetYSize>
 800273c:	4603      	mov	r3, r0
 800273e:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002740:	2300      	movs	r3, #0
 8002742:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8002748:	23ff      	movs	r3, #255	; 0xff
 800274a:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002762:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002766:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002768:	2307      	movs	r3, #7
 800276a:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 800276c:	f7ff ffae 	bl	80026cc <BSP_LCD_GetXSize>
 8002770:	4603      	mov	r3, r0
 8002772:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002774:	f7ff ffbe 	bl	80026f4 <BSP_LCD_GetYSize>
 8002778:	4603      	mov	r3, r0
 800277a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 800277c:	88fa      	ldrh	r2, [r7, #6]
 800277e:	f107 030c 	add.w	r3, r7, #12
 8002782:	4619      	mov	r1, r3
 8002784:	4812      	ldr	r0, [pc, #72]	; (80027d0 <BSP_LCD_LayerDefaultInit+0xb4>)
 8002786:	f004 fd6b 	bl	8007260 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800278a:	88fa      	ldrh	r2, [r7, #6]
 800278c:	4911      	ldr	r1, [pc, #68]	; (80027d4 <BSP_LCD_LayerDefaultInit+0xb8>)
 800278e:	4613      	mov	r3, r2
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	4413      	add	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	440b      	add	r3, r1
 8002798:	3304      	adds	r3, #4
 800279a:	f04f 32ff 	mov.w	r2, #4294967295
 800279e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80027a0:	88fa      	ldrh	r2, [r7, #6]
 80027a2:	490c      	ldr	r1, [pc, #48]	; (80027d4 <BSP_LCD_LayerDefaultInit+0xb8>)
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	440b      	add	r3, r1
 80027ae:	3308      	adds	r3, #8
 80027b0:	4a09      	ldr	r2, [pc, #36]	; (80027d8 <BSP_LCD_LayerDefaultInit+0xbc>)
 80027b2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80027b4:	88fa      	ldrh	r2, [r7, #6]
 80027b6:	4907      	ldr	r1, [pc, #28]	; (80027d4 <BSP_LCD_LayerDefaultInit+0xb8>)
 80027b8:	4613      	mov	r3, r2
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	4413      	add	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80027c6:	601a      	str	r2, [r3, #0]
}
 80027c8:	bf00      	nop
 80027ca:	3740      	adds	r7, #64	; 0x40
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20008c90 	.word	0x20008c90
 80027d4:	2000041c 	.word	0x2000041c
 80027d8:	20000030 	.word	0x20000030

080027dc <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80027e4:	4a04      	ldr	r2, [pc, #16]	; (80027f8 <BSP_LCD_SelectLayer+0x1c>)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6013      	str	r3, [r2, #0]
} 
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	20000418 	.word	0x20000418

080027fc <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002804:	4b07      	ldr	r3, [pc, #28]	; (8002824 <BSP_LCD_SetTextColor+0x28>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4907      	ldr	r1, [pc, #28]	; (8002828 <BSP_LCD_SetTextColor+0x2c>)
 800280a:	4613      	mov	r3, r2
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	4413      	add	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	440b      	add	r3, r1
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	601a      	str	r2, [r3, #0]
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr
 8002824:	20000418 	.word	0x20000418
 8002828:	2000041c 	.word	0x2000041c

0800282c <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002834:	4b08      	ldr	r3, [pc, #32]	; (8002858 <BSP_LCD_SetBackColor+0x2c>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	4908      	ldr	r1, [pc, #32]	; (800285c <BSP_LCD_SetBackColor+0x30>)
 800283a:	4613      	mov	r3, r2
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	4413      	add	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	440b      	add	r3, r1
 8002844:	3304      	adds	r3, #4
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	601a      	str	r2, [r3, #0]
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000418 	.word	0x20000418
 800285c:	2000041c 	.word	0x2000041c

08002860 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002868:	4b08      	ldr	r3, [pc, #32]	; (800288c <BSP_LCD_SetFont+0x2c>)
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4908      	ldr	r1, [pc, #32]	; (8002890 <BSP_LCD_SetFont+0x30>)
 800286e:	4613      	mov	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	3308      	adds	r3, #8
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	601a      	str	r2, [r3, #0]
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	20000418 	.word	0x20000418
 8002890:	2000041c 	.word	0x2000041c

08002894 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002898:	4b07      	ldr	r3, [pc, #28]	; (80028b8 <BSP_LCD_GetFont+0x24>)
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	4907      	ldr	r1, [pc, #28]	; (80028bc <BSP_LCD_GetFont+0x28>)
 800289e:	4613      	mov	r3, r2
 80028a0:	005b      	lsls	r3, r3, #1
 80028a2:	4413      	add	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	440b      	add	r3, r1
 80028a8:	3308      	adds	r3, #8
 80028aa:	681b      	ldr	r3, [r3, #0]
}
 80028ac:	4618      	mov	r0, r3
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	20000418 	.word	0x20000418
 80028bc:	2000041c 	.word	0x2000041c

080028c0 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 80028c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028c2:	b085      	sub	sp, #20
 80028c4:	af02      	add	r7, sp, #8
 80028c6:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 80028c8:	4b0f      	ldr	r3, [pc, #60]	; (8002908 <BSP_LCD_Clear+0x48>)
 80028ca:	681c      	ldr	r4, [r3, #0]
 80028cc:	4b0e      	ldr	r3, [pc, #56]	; (8002908 <BSP_LCD_Clear+0x48>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a0e      	ldr	r2, [pc, #56]	; (800290c <BSP_LCD_Clear+0x4c>)
 80028d2:	2134      	movs	r1, #52	; 0x34
 80028d4:	fb01 f303 	mul.w	r3, r1, r3
 80028d8:	4413      	add	r3, r2
 80028da:	335c      	adds	r3, #92	; 0x5c
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	461d      	mov	r5, r3
 80028e0:	f7ff fef4 	bl	80026cc <BSP_LCD_GetXSize>
 80028e4:	4606      	mov	r6, r0
 80028e6:	f7ff ff05 	bl	80026f4 <BSP_LCD_GetYSize>
 80028ea:	4602      	mov	r2, r0
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	9301      	str	r3, [sp, #4]
 80028f0:	2300      	movs	r3, #0
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	4613      	mov	r3, r2
 80028f6:	4632      	mov	r2, r6
 80028f8:	4629      	mov	r1, r5
 80028fa:	4620      	mov	r0, r4
 80028fc:	f000 fda4 	bl	8003448 <LL_FillBuffer>
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002908:	20000418 	.word	0x20000418
 800290c:	20008c90 	.word	0x20008c90

08002910 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002910:	b590      	push	{r4, r7, lr}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	4603      	mov	r3, r0
 8002918:	80fb      	strh	r3, [r7, #6]
 800291a:	460b      	mov	r3, r1
 800291c:	80bb      	strh	r3, [r7, #4]
 800291e:	4613      	mov	r3, r2
 8002920:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002922:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <BSP_LCD_DisplayChar+0x80>)
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	491b      	ldr	r1, [pc, #108]	; (8002994 <BSP_LCD_DisplayChar+0x84>)
 8002928:	4613      	mov	r3, r2
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	4413      	add	r3, r2
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	440b      	add	r3, r1
 8002932:	3308      	adds	r3, #8
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6819      	ldr	r1, [r3, #0]
 8002938:	78fb      	ldrb	r3, [r7, #3]
 800293a:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800293e:	4b14      	ldr	r3, [pc, #80]	; (8002990 <BSP_LCD_DisplayChar+0x80>)
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	4c14      	ldr	r4, [pc, #80]	; (8002994 <BSP_LCD_DisplayChar+0x84>)
 8002944:	4613      	mov	r3, r2
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	4413      	add	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	4423      	add	r3, r4
 800294e:	3308      	adds	r3, #8
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002954:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002958:	4b0d      	ldr	r3, [pc, #52]	; (8002990 <BSP_LCD_DisplayChar+0x80>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4c0d      	ldr	r4, [pc, #52]	; (8002994 <BSP_LCD_DisplayChar+0x84>)
 800295e:	4613      	mov	r3, r2
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	4413      	add	r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	4423      	add	r3, r4
 8002968:	3308      	adds	r3, #8
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	889b      	ldrh	r3, [r3, #4]
 800296e:	3307      	adds	r3, #7
 8002970:	2b00      	cmp	r3, #0
 8002972:	da00      	bge.n	8002976 <BSP_LCD_DisplayChar+0x66>
 8002974:	3307      	adds	r3, #7
 8002976:	10db      	asrs	r3, r3, #3
 8002978:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800297c:	18ca      	adds	r2, r1, r3
 800297e:	88b9      	ldrh	r1, [r7, #4]
 8002980:	88fb      	ldrh	r3, [r7, #6]
 8002982:	4618      	mov	r0, r3
 8002984:	f000 fca8 	bl	80032d8 <DrawChar>
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	bd90      	pop	{r4, r7, pc}
 8002990:	20000418 	.word	0x20000418
 8002994:	2000041c 	.word	0x2000041c

08002998 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8002998:	b5b0      	push	{r4, r5, r7, lr}
 800299a:	b088      	sub	sp, #32
 800299c:	af00      	add	r7, sp, #0
 800299e:	60ba      	str	r2, [r7, #8]
 80029a0:	461a      	mov	r2, r3
 80029a2:	4603      	mov	r3, r0
 80029a4:	81fb      	strh	r3, [r7, #14]
 80029a6:	460b      	mov	r3, r1
 80029a8:	81bb      	strh	r3, [r7, #12]
 80029aa:	4613      	mov	r3, r2
 80029ac:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 80029ae:	2301      	movs	r3, #1
 80029b0:	83fb      	strh	r3, [r7, #30]
 80029b2:	2300      	movs	r3, #0
 80029b4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80029b6:	2300      	movs	r3, #0
 80029b8:	61bb      	str	r3, [r7, #24]
 80029ba:	2300      	movs	r3, #0
 80029bc:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80029c2:	e002      	b.n	80029ca <BSP_LCD_DisplayStringAt+0x32>
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	3301      	adds	r3, #1
 80029c8:	61bb      	str	r3, [r7, #24]
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	1c5a      	adds	r2, r3, #1
 80029ce:	617a      	str	r2, [r7, #20]
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1f6      	bne.n	80029c4 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80029d6:	f7ff fe79 	bl	80026cc <BSP_LCD_GetXSize>
 80029da:	4b4f      	ldr	r3, [pc, #316]	; (8002b18 <BSP_LCD_DisplayStringAt+0x180>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	494f      	ldr	r1, [pc, #316]	; (8002b1c <BSP_LCD_DisplayStringAt+0x184>)
 80029e0:	4613      	mov	r3, r2
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	4413      	add	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	440b      	add	r3, r1
 80029ea:	3308      	adds	r3, #8
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	889b      	ldrh	r3, [r3, #4]
 80029f0:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f4:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 80029f6:	79fb      	ldrb	r3, [r7, #7]
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d01c      	beq.n	8002a36 <BSP_LCD_DisplayStringAt+0x9e>
 80029fc:	2b03      	cmp	r3, #3
 80029fe:	d017      	beq.n	8002a30 <BSP_LCD_DisplayStringAt+0x98>
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d12e      	bne.n	8002a62 <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	69bb      	ldr	r3, [r7, #24]
 8002a08:	1ad1      	subs	r1, r2, r3
 8002a0a:	4b43      	ldr	r3, [pc, #268]	; (8002b18 <BSP_LCD_DisplayStringAt+0x180>)
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	4843      	ldr	r0, [pc, #268]	; (8002b1c <BSP_LCD_DisplayStringAt+0x184>)
 8002a10:	4613      	mov	r3, r2
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	4413      	add	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4403      	add	r3, r0
 8002a1a:	3308      	adds	r3, #8
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	889b      	ldrh	r3, [r3, #4]
 8002a20:	fb03 f301 	mul.w	r3, r3, r1
 8002a24:	085b      	lsrs	r3, r3, #1
 8002a26:	b29a      	uxth	r2, r3
 8002a28:	89fb      	ldrh	r3, [r7, #14]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	83fb      	strh	r3, [r7, #30]
      break;
 8002a2e:	e01b      	b.n	8002a68 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8002a30:	89fb      	ldrh	r3, [r7, #14]
 8002a32:	83fb      	strh	r3, [r7, #30]
      break;
 8002a34:	e018      	b.n	8002a68 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	b299      	uxth	r1, r3
 8002a3e:	4b36      	ldr	r3, [pc, #216]	; (8002b18 <BSP_LCD_DisplayStringAt+0x180>)
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	4836      	ldr	r0, [pc, #216]	; (8002b1c <BSP_LCD_DisplayStringAt+0x184>)
 8002a44:	4613      	mov	r3, r2
 8002a46:	005b      	lsls	r3, r3, #1
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	4403      	add	r3, r0
 8002a4e:	3308      	adds	r3, #8
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	889b      	ldrh	r3, [r3, #4]
 8002a54:	fb11 f303 	smulbb	r3, r1, r3
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	89fb      	ldrh	r3, [r7, #14]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	83fb      	strh	r3, [r7, #30]
      break;
 8002a60:	e002      	b.n	8002a68 <BSP_LCD_DisplayStringAt+0xd0>
    }    
  default:
    {
      ref_column = Xpos;
 8002a62:	89fb      	ldrh	r3, [r7, #14]
 8002a64:	83fb      	strh	r3, [r7, #30]
      break;
 8002a66:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8002a68:	8bfb      	ldrh	r3, [r7, #30]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <BSP_LCD_DisplayStringAt+0xde>
 8002a6e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	da1d      	bge.n	8002ab2 <BSP_LCD_DisplayStringAt+0x11a>
  {
    ref_column = 1;
 8002a76:	2301      	movs	r3, #1
 8002a78:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002a7a:	e01a      	b.n	8002ab2 <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	781a      	ldrb	r2, [r3, #0]
 8002a80:	89b9      	ldrh	r1, [r7, #12]
 8002a82:	8bfb      	ldrh	r3, [r7, #30]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff43 	bl	8002910 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8002a8a:	4b23      	ldr	r3, [pc, #140]	; (8002b18 <BSP_LCD_DisplayStringAt+0x180>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	4923      	ldr	r1, [pc, #140]	; (8002b1c <BSP_LCD_DisplayStringAt+0x184>)
 8002a90:	4613      	mov	r3, r2
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	4413      	add	r3, r2
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	440b      	add	r3, r1
 8002a9a:	3308      	adds	r3, #8
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	889a      	ldrh	r2, [r3, #4]
 8002aa0:	8bfb      	ldrh	r3, [r7, #30]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	3301      	adds	r3, #1
 8002aaa:	60bb      	str	r3, [r7, #8]
    i++;
 8002aac:	8bbb      	ldrh	r3, [r7, #28]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	bf14      	ite	ne
 8002aba:	2301      	movne	r3, #1
 8002abc:	2300      	moveq	r3, #0
 8002abe:	b2dc      	uxtb	r4, r3
 8002ac0:	f7ff fe04 	bl	80026cc <BSP_LCD_GetXSize>
 8002ac4:	4605      	mov	r5, r0
 8002ac6:	8bb9      	ldrh	r1, [r7, #28]
 8002ac8:	4b13      	ldr	r3, [pc, #76]	; (8002b18 <BSP_LCD_DisplayStringAt+0x180>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	4813      	ldr	r0, [pc, #76]	; (8002b1c <BSP_LCD_DisplayStringAt+0x184>)
 8002ace:	4613      	mov	r3, r2
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	4413      	add	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4403      	add	r3, r0
 8002ad8:	3308      	adds	r3, #8
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	889b      	ldrh	r3, [r3, #4]
 8002ade:	fb03 f301 	mul.w	r3, r3, r1
 8002ae2:	1aeb      	subs	r3, r5, r3
 8002ae4:	b299      	uxth	r1, r3
 8002ae6:	4b0c      	ldr	r3, [pc, #48]	; (8002b18 <BSP_LCD_DisplayStringAt+0x180>)
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	480c      	ldr	r0, [pc, #48]	; (8002b1c <BSP_LCD_DisplayStringAt+0x184>)
 8002aec:	4613      	mov	r3, r2
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	4413      	add	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	4403      	add	r3, r0
 8002af6:	3308      	adds	r3, #8
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	889b      	ldrh	r3, [r3, #4]
 8002afc:	4299      	cmp	r1, r3
 8002afe:	bf2c      	ite	cs
 8002b00:	2301      	movcs	r3, #1
 8002b02:	2300      	movcc	r3, #0
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	4023      	ands	r3, r4
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1b6      	bne.n	8002a7c <BSP_LCD_DisplayStringAt+0xe4>
  }  
}
 8002b0e:	bf00      	nop
 8002b10:	3720      	adds	r7, #32
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bdb0      	pop	{r4, r5, r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20000418 	.word	0x20000418
 8002b1c:	2000041c 	.word	0x2000041c

08002b20 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	6039      	str	r1, [r7, #0]
 8002b2a:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 8002b2c:	f7ff feb2 	bl	8002894 <BSP_LCD_GetFont>
 8002b30:	4603      	mov	r3, r0
 8002b32:	88db      	ldrh	r3, [r3, #6]
 8002b34:	88fa      	ldrh	r2, [r7, #6]
 8002b36:	fb12 f303 	smulbb	r3, r2, r3
 8002b3a:	b299      	uxth	r1, r3
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	2000      	movs	r0, #0
 8002b42:	f7ff ff29 	bl	8002998 <BSP_LCD_DisplayStringAt>
}
 8002b46:	bf00      	nop
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002b50:	b5b0      	push	{r4, r5, r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af02      	add	r7, sp, #8
 8002b56:	4603      	mov	r3, r0
 8002b58:	80fb      	strh	r3, [r7, #6]
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	80bb      	strh	r3, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002b66:	4b26      	ldr	r3, [pc, #152]	; (8002c00 <BSP_LCD_DrawHLine+0xb0>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a26      	ldr	r2, [pc, #152]	; (8002c04 <BSP_LCD_DrawHLine+0xb4>)
 8002b6c:	2134      	movs	r1, #52	; 0x34
 8002b6e:	fb01 f303 	mul.w	r3, r1, r3
 8002b72:	4413      	add	r3, r2
 8002b74:	3348      	adds	r3, #72	; 0x48
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d114      	bne.n	8002ba6 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002b7c:	4b20      	ldr	r3, [pc, #128]	; (8002c00 <BSP_LCD_DrawHLine+0xb0>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a20      	ldr	r2, [pc, #128]	; (8002c04 <BSP_LCD_DrawHLine+0xb4>)
 8002b82:	2134      	movs	r1, #52	; 0x34
 8002b84:	fb01 f303 	mul.w	r3, r1, r3
 8002b88:	4413      	add	r3, r2
 8002b8a:	335c      	adds	r3, #92	; 0x5c
 8002b8c:	681c      	ldr	r4, [r3, #0]
 8002b8e:	f7ff fd9d 	bl	80026cc <BSP_LCD_GetXSize>
 8002b92:	4602      	mov	r2, r0
 8002b94:	88bb      	ldrh	r3, [r7, #4]
 8002b96:	fb03 f202 	mul.w	r2, r3, r2
 8002b9a:	88fb      	ldrh	r3, [r7, #6]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	005b      	lsls	r3, r3, #1
 8002ba0:	4423      	add	r3, r4
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	e013      	b.n	8002bce <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002ba6:	4b16      	ldr	r3, [pc, #88]	; (8002c00 <BSP_LCD_DrawHLine+0xb0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a16      	ldr	r2, [pc, #88]	; (8002c04 <BSP_LCD_DrawHLine+0xb4>)
 8002bac:	2134      	movs	r1, #52	; 0x34
 8002bae:	fb01 f303 	mul.w	r3, r1, r3
 8002bb2:	4413      	add	r3, r2
 8002bb4:	335c      	adds	r3, #92	; 0x5c
 8002bb6:	681c      	ldr	r4, [r3, #0]
 8002bb8:	f7ff fd88 	bl	80026cc <BSP_LCD_GetXSize>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	88bb      	ldrh	r3, [r7, #4]
 8002bc0:	fb03 f202 	mul.w	r2, r3, r2
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	4423      	add	r3, r4
 8002bcc:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8002bce:	4b0c      	ldr	r3, [pc, #48]	; (8002c00 <BSP_LCD_DrawHLine+0xb0>)
 8002bd0:	6818      	ldr	r0, [r3, #0]
 8002bd2:	68fc      	ldr	r4, [r7, #12]
 8002bd4:	887d      	ldrh	r5, [r7, #2]
 8002bd6:	4b0a      	ldr	r3, [pc, #40]	; (8002c00 <BSP_LCD_DrawHLine+0xb0>)
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	490b      	ldr	r1, [pc, #44]	; (8002c08 <BSP_LCD_DrawHLine+0xb8>)
 8002bdc:	4613      	mov	r3, r2
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	4413      	add	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	9301      	str	r3, [sp, #4]
 8002bea:	2300      	movs	r3, #0
 8002bec:	9300      	str	r3, [sp, #0]
 8002bee:	2301      	movs	r3, #1
 8002bf0:	462a      	mov	r2, r5
 8002bf2:	4621      	mov	r1, r4
 8002bf4:	f000 fc28 	bl	8003448 <LL_FillBuffer>
}
 8002bf8:	bf00      	nop
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bdb0      	pop	{r4, r5, r7, pc}
 8002c00:	20000418 	.word	0x20000418
 8002c04:	20008c90 	.word	0x20008c90
 8002c08:	2000041c 	.word	0x2000041c

08002c0c <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002c0c:	b590      	push	{r4, r7, lr}
 8002c0e:	b087      	sub	sp, #28
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	80fb      	strh	r3, [r7, #6]
 8002c16:	460b      	mov	r3, r1
 8002c18:	80bb      	strh	r3, [r7, #4]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002c1e:	887b      	ldrh	r3, [r7, #2]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	f1c3 0303 	rsb	r3, r3, #3
 8002c26:	617b      	str	r3, [r7, #20]
  current_x = 0;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002c2c:	887b      	ldrh	r3, [r7, #2]
 8002c2e:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 8002c30:	e0cf      	b.n	8002dd2 <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	b29a      	uxth	r2, r3
 8002c36:	88fb      	ldrh	r3, [r7, #6]
 8002c38:	4413      	add	r3, r2
 8002c3a:	b298      	uxth	r0, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	88ba      	ldrh	r2, [r7, #4]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	b29c      	uxth	r4, r3
 8002c46:	4b67      	ldr	r3, [pc, #412]	; (8002de4 <BSP_LCD_DrawCircle+0x1d8>)
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	4967      	ldr	r1, [pc, #412]	; (8002de8 <BSP_LCD_DrawCircle+0x1dc>)
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	440b      	add	r3, r1
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4621      	mov	r1, r4
 8002c5c:	f000 f8c6 	bl	8002dec <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	88fa      	ldrh	r2, [r7, #6]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	b298      	uxth	r0, r3
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	88ba      	ldrh	r2, [r7, #4]
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	b29c      	uxth	r4, r3
 8002c74:	4b5b      	ldr	r3, [pc, #364]	; (8002de4 <BSP_LCD_DrawCircle+0x1d8>)
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	495b      	ldr	r1, [pc, #364]	; (8002de8 <BSP_LCD_DrawCircle+0x1dc>)
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	4413      	add	r3, r2
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	440b      	add	r3, r1
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	461a      	mov	r2, r3
 8002c88:	4621      	mov	r1, r4
 8002c8a:	f000 f8af 	bl	8002dec <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	4413      	add	r3, r2
 8002c96:	b298      	uxth	r0, r3
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	88ba      	ldrh	r2, [r7, #4]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	b29c      	uxth	r4, r3
 8002ca2:	4b50      	ldr	r3, [pc, #320]	; (8002de4 <BSP_LCD_DrawCircle+0x1d8>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	4950      	ldr	r1, [pc, #320]	; (8002de8 <BSP_LCD_DrawCircle+0x1dc>)
 8002ca8:	4613      	mov	r3, r2
 8002caa:	005b      	lsls	r3, r3, #1
 8002cac:	4413      	add	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	461a      	mov	r2, r3
 8002cb6:	4621      	mov	r1, r4
 8002cb8:	f000 f898 	bl	8002dec <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	88fa      	ldrh	r2, [r7, #6]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	b298      	uxth	r0, r3
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	88ba      	ldrh	r2, [r7, #4]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	b29c      	uxth	r4, r3
 8002cd0:	4b44      	ldr	r3, [pc, #272]	; (8002de4 <BSP_LCD_DrawCircle+0x1d8>)
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	4944      	ldr	r1, [pc, #272]	; (8002de8 <BSP_LCD_DrawCircle+0x1dc>)
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4413      	add	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	440b      	add	r3, r1
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	4621      	mov	r1, r4
 8002ce6:	f000 f881 	bl	8002dec <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	88fb      	ldrh	r3, [r7, #6]
 8002cf0:	4413      	add	r3, r2
 8002cf2:	b298      	uxth	r0, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	88bb      	ldrh	r3, [r7, #4]
 8002cfa:	4413      	add	r3, r2
 8002cfc:	b29c      	uxth	r4, r3
 8002cfe:	4b39      	ldr	r3, [pc, #228]	; (8002de4 <BSP_LCD_DrawCircle+0x1d8>)
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	4939      	ldr	r1, [pc, #228]	; (8002de8 <BSP_LCD_DrawCircle+0x1dc>)
 8002d04:	4613      	mov	r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	440b      	add	r3, r1
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	4621      	mov	r1, r4
 8002d14:	f000 f86a 	bl	8002dec <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	88fa      	ldrh	r2, [r7, #6]
 8002d1e:	1ad3      	subs	r3, r2, r3
 8002d20:	b298      	uxth	r0, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	88bb      	ldrh	r3, [r7, #4]
 8002d28:	4413      	add	r3, r2
 8002d2a:	b29c      	uxth	r4, r3
 8002d2c:	4b2d      	ldr	r3, [pc, #180]	; (8002de4 <BSP_LCD_DrawCircle+0x1d8>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	492d      	ldr	r1, [pc, #180]	; (8002de8 <BSP_LCD_DrawCircle+0x1dc>)
 8002d32:	4613      	mov	r3, r2
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	4413      	add	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	440b      	add	r3, r1
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	4621      	mov	r1, r4
 8002d42:	f000 f853 	bl	8002dec <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	88fb      	ldrh	r3, [r7, #6]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	b298      	uxth	r0, r3
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	88bb      	ldrh	r3, [r7, #4]
 8002d56:	4413      	add	r3, r2
 8002d58:	b29c      	uxth	r4, r3
 8002d5a:	4b22      	ldr	r3, [pc, #136]	; (8002de4 <BSP_LCD_DrawCircle+0x1d8>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	4922      	ldr	r1, [pc, #136]	; (8002de8 <BSP_LCD_DrawCircle+0x1dc>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	4621      	mov	r1, r4
 8002d70:	f000 f83c 	bl	8002dec <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	88fa      	ldrh	r2, [r7, #6]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	b298      	uxth	r0, r3
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	88bb      	ldrh	r3, [r7, #4]
 8002d84:	4413      	add	r3, r2
 8002d86:	b29c      	uxth	r4, r3
 8002d88:	4b16      	ldr	r3, [pc, #88]	; (8002de4 <BSP_LCD_DrawCircle+0x1d8>)
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	4916      	ldr	r1, [pc, #88]	; (8002de8 <BSP_LCD_DrawCircle+0x1dc>)
 8002d8e:	4613      	mov	r3, r2
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	4413      	add	r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	4621      	mov	r1, r4
 8002d9e:	f000 f825 	bl	8002dec <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	da06      	bge.n	8002db6 <BSP_LCD_DrawCircle+0x1aa>
    { 
      decision += (current_x << 2) + 6;
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	009a      	lsls	r2, r3, #2
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	4413      	add	r3, r2
 8002db0:	3306      	adds	r3, #6
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	e00a      	b.n	8002dcc <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8002db6:	693a      	ldr	r2, [r7, #16]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	009a      	lsls	r2, r3, #2
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	330a      	adds	r3, #10
 8002dc4:	617b      	str	r3, [r7, #20]
      current_y--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	3301      	adds	r3, #1
 8002dd0:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	f67f af2b 	bls.w	8002c32 <BSP_LCD_DrawCircle+0x26>
  } 
}
 8002ddc:	bf00      	nop
 8002dde:	371c      	adds	r7, #28
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd90      	pop	{r4, r7, pc}
 8002de4:	20000418 	.word	0x20000418
 8002de8:	2000041c 	.word	0x2000041c

08002dec <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002dec:	b5b0      	push	{r4, r5, r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	603a      	str	r2, [r7, #0]
 8002df6:	80fb      	strh	r3, [r7, #6]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002dfc:	4b1d      	ldr	r3, [pc, #116]	; (8002e74 <BSP_LCD_DrawPixel+0x88>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a1d      	ldr	r2, [pc, #116]	; (8002e78 <BSP_LCD_DrawPixel+0x8c>)
 8002e02:	2134      	movs	r1, #52	; 0x34
 8002e04:	fb01 f303 	mul.w	r3, r1, r3
 8002e08:	4413      	add	r3, r2
 8002e0a:	3348      	adds	r3, #72	; 0x48
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d116      	bne.n	8002e40 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8002e12:	4b18      	ldr	r3, [pc, #96]	; (8002e74 <BSP_LCD_DrawPixel+0x88>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a18      	ldr	r2, [pc, #96]	; (8002e78 <BSP_LCD_DrawPixel+0x8c>)
 8002e18:	2134      	movs	r1, #52	; 0x34
 8002e1a:	fb01 f303 	mul.w	r3, r1, r3
 8002e1e:	4413      	add	r3, r2
 8002e20:	335c      	adds	r3, #92	; 0x5c
 8002e22:	681c      	ldr	r4, [r3, #0]
 8002e24:	88bd      	ldrh	r5, [r7, #4]
 8002e26:	f7ff fc51 	bl	80026cc <BSP_LCD_GetXSize>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	fb03 f205 	mul.w	r2, r3, r5
 8002e30:	88fb      	ldrh	r3, [r7, #6]
 8002e32:	4413      	add	r3, r2
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	4423      	add	r3, r4
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	b292      	uxth	r2, r2
 8002e3c:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8002e3e:	e015      	b.n	8002e6c <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002e40:	4b0c      	ldr	r3, [pc, #48]	; (8002e74 <BSP_LCD_DrawPixel+0x88>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0c      	ldr	r2, [pc, #48]	; (8002e78 <BSP_LCD_DrawPixel+0x8c>)
 8002e46:	2134      	movs	r1, #52	; 0x34
 8002e48:	fb01 f303 	mul.w	r3, r1, r3
 8002e4c:	4413      	add	r3, r2
 8002e4e:	335c      	adds	r3, #92	; 0x5c
 8002e50:	681c      	ldr	r4, [r3, #0]
 8002e52:	88bd      	ldrh	r5, [r7, #4]
 8002e54:	f7ff fc3a 	bl	80026cc <BSP_LCD_GetXSize>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	fb03 f205 	mul.w	r2, r3, r5
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	4413      	add	r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	4423      	add	r3, r4
 8002e66:	461a      	mov	r2, r3
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	6013      	str	r3, [r2, #0]
}
 8002e6c:	bf00      	nop
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bdb0      	pop	{r4, r5, r7, pc}
 8002e74:	20000418 	.word	0x20000418
 8002e78:	20008c90 	.word	0x20008c90

08002e7c <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002e7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e80:	b086      	sub	sp, #24
 8002e82:	af02      	add	r7, sp, #8
 8002e84:	4604      	mov	r4, r0
 8002e86:	4608      	mov	r0, r1
 8002e88:	4611      	mov	r1, r2
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	4623      	mov	r3, r4
 8002e8e:	80fb      	strh	r3, [r7, #6]
 8002e90:	4603      	mov	r3, r0
 8002e92:	80bb      	strh	r3, [r7, #4]
 8002e94:	460b      	mov	r3, r1
 8002e96:	807b      	strh	r3, [r7, #2]
 8002e98:	4613      	mov	r3, r2
 8002e9a:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002ea0:	4b30      	ldr	r3, [pc, #192]	; (8002f64 <BSP_LCD_FillRect+0xe8>)
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	4930      	ldr	r1, [pc, #192]	; (8002f68 <BSP_LCD_FillRect+0xec>)
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	4413      	add	r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	440b      	add	r3, r1
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff fca2 	bl	80027fc <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002eb8:	4b2a      	ldr	r3, [pc, #168]	; (8002f64 <BSP_LCD_FillRect+0xe8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a2b      	ldr	r2, [pc, #172]	; (8002f6c <BSP_LCD_FillRect+0xf0>)
 8002ebe:	2134      	movs	r1, #52	; 0x34
 8002ec0:	fb01 f303 	mul.w	r3, r1, r3
 8002ec4:	4413      	add	r3, r2
 8002ec6:	3348      	adds	r3, #72	; 0x48
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d114      	bne.n	8002ef8 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002ece:	4b25      	ldr	r3, [pc, #148]	; (8002f64 <BSP_LCD_FillRect+0xe8>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a26      	ldr	r2, [pc, #152]	; (8002f6c <BSP_LCD_FillRect+0xf0>)
 8002ed4:	2134      	movs	r1, #52	; 0x34
 8002ed6:	fb01 f303 	mul.w	r3, r1, r3
 8002eda:	4413      	add	r3, r2
 8002edc:	335c      	adds	r3, #92	; 0x5c
 8002ede:	681c      	ldr	r4, [r3, #0]
 8002ee0:	f7ff fbf4 	bl	80026cc <BSP_LCD_GetXSize>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	88bb      	ldrh	r3, [r7, #4]
 8002ee8:	fb03 f202 	mul.w	r2, r3, r2
 8002eec:	88fb      	ldrh	r3, [r7, #6]
 8002eee:	4413      	add	r3, r2
 8002ef0:	005b      	lsls	r3, r3, #1
 8002ef2:	4423      	add	r3, r4
 8002ef4:	60fb      	str	r3, [r7, #12]
 8002ef6:	e013      	b.n	8002f20 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002ef8:	4b1a      	ldr	r3, [pc, #104]	; (8002f64 <BSP_LCD_FillRect+0xe8>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a1b      	ldr	r2, [pc, #108]	; (8002f6c <BSP_LCD_FillRect+0xf0>)
 8002efe:	2134      	movs	r1, #52	; 0x34
 8002f00:	fb01 f303 	mul.w	r3, r1, r3
 8002f04:	4413      	add	r3, r2
 8002f06:	335c      	adds	r3, #92	; 0x5c
 8002f08:	681c      	ldr	r4, [r3, #0]
 8002f0a:	f7ff fbdf 	bl	80026cc <BSP_LCD_GetXSize>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	88bb      	ldrh	r3, [r7, #4]
 8002f12:	fb03 f202 	mul.w	r2, r3, r2
 8002f16:	88fb      	ldrh	r3, [r7, #6]
 8002f18:	4413      	add	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	4423      	add	r3, r4
 8002f1e:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8002f20:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <BSP_LCD_FillRect+0xe8>)
 8002f22:	681c      	ldr	r4, [r3, #0]
 8002f24:	68fd      	ldr	r5, [r7, #12]
 8002f26:	887e      	ldrh	r6, [r7, #2]
 8002f28:	f8b7 8000 	ldrh.w	r8, [r7]
 8002f2c:	f7ff fbce 	bl	80026cc <BSP_LCD_GetXSize>
 8002f30:	4602      	mov	r2, r0
 8002f32:	887b      	ldrh	r3, [r7, #2]
 8002f34:	1ad1      	subs	r1, r2, r3
 8002f36:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <BSP_LCD_FillRect+0xe8>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	480b      	ldr	r0, [pc, #44]	; (8002f68 <BSP_LCD_FillRect+0xec>)
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	4413      	add	r3, r2
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4403      	add	r3, r0
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	9301      	str	r3, [sp, #4]
 8002f4a:	9100      	str	r1, [sp, #0]
 8002f4c:	4643      	mov	r3, r8
 8002f4e:	4632      	mov	r2, r6
 8002f50:	4629      	mov	r1, r5
 8002f52:	4620      	mov	r0, r4
 8002f54:	f000 fa78 	bl	8003448 <LL_FillBuffer>
}
 8002f58:	bf00      	nop
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f62:	bf00      	nop
 8002f64:	20000418 	.word	0x20000418
 8002f68:	2000041c 	.word	0x2000041c
 8002f6c:	20008c90 	.word	0x20008c90

08002f70 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	80fb      	strh	r3, [r7, #6]
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	80bb      	strh	r3, [r7, #4]
 8002f7e:	4613      	mov	r3, r2
 8002f80:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002f82:	887b      	ldrh	r3, [r7, #2]
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	f1c3 0303 	rsb	r3, r3, #3
 8002f8a:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002f90:	887b      	ldrh	r3, [r7, #2]
 8002f92:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002f94:	4b44      	ldr	r3, [pc, #272]	; (80030a8 <BSP_LCD_FillCircle+0x138>)
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	4944      	ldr	r1, [pc, #272]	; (80030ac <BSP_LCD_FillCircle+0x13c>)
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	005b      	lsls	r3, r3, #1
 8002f9e:	4413      	add	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff fc28 	bl	80027fc <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8002fac:	e061      	b.n	8003072 <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d021      	beq.n	8002ff8 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	88fa      	ldrh	r2, [r7, #6]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	b298      	uxth	r0, r3
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	88bb      	ldrh	r3, [r7, #4]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	b299      	uxth	r1, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	b29b      	uxth	r3, r3
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	f7ff fdbd 	bl	8002b50 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	88fa      	ldrh	r2, [r7, #6]
 8002fdc:	1ad3      	subs	r3, r2, r3
 8002fde:	b298      	uxth	r0, r3
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	88ba      	ldrh	r2, [r7, #4]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	b299      	uxth	r1, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	f7ff fdac 	bl	8002b50 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d021      	beq.n	8003042 <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	b29b      	uxth	r3, r3
 8003002:	88fa      	ldrh	r2, [r7, #6]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	b298      	uxth	r0, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	b29b      	uxth	r3, r3
 800300c:	88ba      	ldrh	r2, [r7, #4]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	b299      	uxth	r1, r3
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	b29b      	uxth	r3, r3
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	b29b      	uxth	r3, r3
 800301a:	461a      	mov	r2, r3
 800301c:	f7ff fd98 	bl	8002b50 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	b29b      	uxth	r3, r3
 8003024:	88fa      	ldrh	r2, [r7, #6]
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	b298      	uxth	r0, r3
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	b29a      	uxth	r2, r3
 800302e:	88bb      	ldrh	r3, [r7, #4]
 8003030:	4413      	add	r3, r2
 8003032:	b299      	uxth	r1, r3
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	b29b      	uxth	r3, r3
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	b29b      	uxth	r3, r3
 800303c:	461a      	mov	r2, r3
 800303e:	f7ff fd87 	bl	8002b50 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2b00      	cmp	r3, #0
 8003046:	da06      	bge.n	8003056 <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	009a      	lsls	r2, r3, #2
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	4413      	add	r3, r2
 8003050:	3306      	adds	r3, #6
 8003052:	617b      	str	r3, [r7, #20]
 8003054:	e00a      	b.n	800306c <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	009a      	lsls	r2, r3, #2
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	4413      	add	r3, r2
 8003062:	330a      	adds	r3, #10
 8003064:	617b      	str	r3, [r7, #20]
      current_y--;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	3b01      	subs	r3, #1
 800306a:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	3301      	adds	r3, #1
 8003070:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8003072:	693a      	ldr	r2, [r7, #16]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	429a      	cmp	r2, r3
 8003078:	d999      	bls.n	8002fae <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800307a:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <BSP_LCD_FillCircle+0x138>)
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	490b      	ldr	r1, [pc, #44]	; (80030ac <BSP_LCD_FillCircle+0x13c>)
 8003080:	4613      	mov	r3, r2
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	4413      	add	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff fbb5 	bl	80027fc <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8003092:	887a      	ldrh	r2, [r7, #2]
 8003094:	88b9      	ldrh	r1, [r7, #4]
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fdb7 	bl	8002c0c <BSP_LCD_DrawCircle>
}
 800309e:	bf00      	nop
 80030a0:	3718      	adds	r7, #24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	20000418 	.word	0x20000418
 80030ac:	2000041c 	.word	0x2000041c

080030b0 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 80030b4:	4b0a      	ldr	r3, [pc, #40]	; (80030e0 <BSP_LCD_DisplayOn+0x30>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	699a      	ldr	r2, [r3, #24]
 80030ba:	4b09      	ldr	r3, [pc, #36]	; (80030e0 <BSP_LCD_DisplayOn+0x30>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f042 0201 	orr.w	r2, r2, #1
 80030c2:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80030c4:	2201      	movs	r2, #1
 80030c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030ca:	4806      	ldr	r0, [pc, #24]	; (80030e4 <BSP_LCD_DisplayOn+0x34>)
 80030cc:	f003 f96c 	bl	80063a8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80030d0:	2201      	movs	r2, #1
 80030d2:	2108      	movs	r1, #8
 80030d4:	4804      	ldr	r0, [pc, #16]	; (80030e8 <BSP_LCD_DisplayOn+0x38>)
 80030d6:	f003 f967 	bl	80063a8 <HAL_GPIO_WritePin>
}
 80030da:	bf00      	nop
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20008c90 	.word	0x20008c90
 80030e4:	40022000 	.word	0x40022000
 80030e8:	40022800 	.word	0x40022800

080030ec <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b090      	sub	sp, #64	; 0x40
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80030f6:	4b64      	ldr	r3, [pc, #400]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 80030f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030fa:	4a63      	ldr	r2, [pc, #396]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 80030fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003100:	6453      	str	r3, [r2, #68]	; 0x44
 8003102:	4b61      	ldr	r3, [pc, #388]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003106:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800310a:	62bb      	str	r3, [r7, #40]	; 0x28
 800310c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800310e:	4b5e      	ldr	r3, [pc, #376]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003112:	4a5d      	ldr	r2, [pc, #372]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003114:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003118:	6313      	str	r3, [r2, #48]	; 0x30
 800311a:	4b5b      	ldr	r3, [pc, #364]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
 8003124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003126:	4b58      	ldr	r3, [pc, #352]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312a:	4a57      	ldr	r2, [pc, #348]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 800312c:	f043 0310 	orr.w	r3, r3, #16
 8003130:	6313      	str	r3, [r2, #48]	; 0x30
 8003132:	4b55      	ldr	r3, [pc, #340]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003136:	f003 0310 	and.w	r3, r3, #16
 800313a:	623b      	str	r3, [r7, #32]
 800313c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800313e:	4b52      	ldr	r3, [pc, #328]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	4a51      	ldr	r2, [pc, #324]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003148:	6313      	str	r3, [r2, #48]	; 0x30
 800314a:	4b4f      	ldr	r3, [pc, #316]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003152:	61fb      	str	r3, [r7, #28]
 8003154:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003156:	4b4c      	ldr	r3, [pc, #304]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315a:	4a4b      	ldr	r2, [pc, #300]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 800315c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003160:	6313      	str	r3, [r2, #48]	; 0x30
 8003162:	4b49      	ldr	r3, [pc, #292]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800316a:	61bb      	str	r3, [r7, #24]
 800316c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800316e:	4b46      	ldr	r3, [pc, #280]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	4a45      	ldr	r2, [pc, #276]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003174:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003178:	6313      	str	r3, [r2, #48]	; 0x30
 800317a:	4b43      	ldr	r3, [pc, #268]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 800317c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003182:	617b      	str	r3, [r7, #20]
 8003184:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003186:	4b40      	ldr	r3, [pc, #256]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800318a:	4a3f      	ldr	r2, [pc, #252]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 800318c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003190:	6313      	str	r3, [r2, #48]	; 0x30
 8003192:	4b3d      	ldr	r3, [pc, #244]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 800319e:	4b3a      	ldr	r3, [pc, #232]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	4a39      	ldr	r2, [pc, #228]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 80031a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031a8:	6313      	str	r3, [r2, #48]	; 0x30
 80031aa:	4b37      	ldr	r3, [pc, #220]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80031b6:	4b34      	ldr	r3, [pc, #208]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 80031b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ba:	4a33      	ldr	r2, [pc, #204]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 80031bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031c0:	6313      	str	r3, [r2, #48]	; 0x30
 80031c2:	4b31      	ldr	r3, [pc, #196]	; (8003288 <BSP_LCD_MspInit+0x19c>)
 80031c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ca:	60bb      	str	r3, [r7, #8]
 80031cc:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80031ce:	2310      	movs	r3, #16
 80031d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80031d2:	2302      	movs	r3, #2
 80031d4:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80031d6:	2300      	movs	r3, #0
 80031d8:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80031da:	2302      	movs	r3, #2
 80031dc:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80031de:	230e      	movs	r3, #14
 80031e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80031e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80031e6:	4619      	mov	r1, r3
 80031e8:	4828      	ldr	r0, [pc, #160]	; (800328c <BSP_LCD_MspInit+0x1a0>)
 80031ea:	f002 fe11 	bl	8005e10 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80031ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80031f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80031f4:	2302      	movs	r3, #2
 80031f6:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 80031f8:	2309      	movs	r3, #9
 80031fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 80031fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003200:	4619      	mov	r1, r3
 8003202:	4823      	ldr	r0, [pc, #140]	; (8003290 <BSP_LCD_MspInit+0x1a4>)
 8003204:	f002 fe04 	bl	8005e10 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8003208:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 800320c:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800320e:	2302      	movs	r3, #2
 8003210:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003212:	230e      	movs	r3, #14
 8003214:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8003216:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800321a:	4619      	mov	r1, r3
 800321c:	481d      	ldr	r0, [pc, #116]	; (8003294 <BSP_LCD_MspInit+0x1a8>)
 800321e:	f002 fdf7 	bl	8005e10 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8003222:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003226:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003228:	2302      	movs	r3, #2
 800322a:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 800322c:	230e      	movs	r3, #14
 800322e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8003230:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003234:	4619      	mov	r1, r3
 8003236:	4818      	ldr	r0, [pc, #96]	; (8003298 <BSP_LCD_MspInit+0x1ac>)
 8003238:	f002 fdea 	bl	8005e10 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 800323c:	23f7      	movs	r3, #247	; 0xf7
 800323e:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003240:	2302      	movs	r3, #2
 8003242:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003244:	230e      	movs	r3, #14
 8003246:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8003248:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800324c:	4619      	mov	r1, r3
 800324e:	4813      	ldr	r0, [pc, #76]	; (800329c <BSP_LCD_MspInit+0x1b0>)
 8003250:	f002 fdde 	bl	8005e10 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8003254:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003258:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800325a:	2301      	movs	r3, #1
 800325c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 800325e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003262:	4619      	mov	r1, r3
 8003264:	480b      	ldr	r0, [pc, #44]	; (8003294 <BSP_LCD_MspInit+0x1a8>)
 8003266:	f002 fdd3 	bl	8005e10 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 800326a:	2308      	movs	r3, #8
 800326c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800326e:	2301      	movs	r3, #1
 8003270:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8003272:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003276:	4619      	mov	r1, r3
 8003278:	4808      	ldr	r0, [pc, #32]	; (800329c <BSP_LCD_MspInit+0x1b0>)
 800327a:	f002 fdc9 	bl	8005e10 <HAL_GPIO_Init>
}
 800327e:	bf00      	nop
 8003280:	3740      	adds	r7, #64	; 0x40
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40023800 	.word	0x40023800
 800328c:	40021000 	.word	0x40021000
 8003290:	40021800 	.word	0x40021800
 8003294:	40022000 	.word	0x40022000
 8003298:	40022400 	.word	0x40022400
 800329c:	40022800 	.word	0x40022800

080032a0 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b082      	sub	sp, #8
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80032aa:	4b0a      	ldr	r3, [pc, #40]	; (80032d4 <BSP_LCD_ClockConfig+0x34>)
 80032ac:	2208      	movs	r2, #8
 80032ae:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 80032b0:	4b08      	ldr	r3, [pc, #32]	; (80032d4 <BSP_LCD_ClockConfig+0x34>)
 80032b2:	22c0      	movs	r2, #192	; 0xc0
 80032b4:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 80032b6:	4b07      	ldr	r3, [pc, #28]	; (80032d4 <BSP_LCD_ClockConfig+0x34>)
 80032b8:	2205      	movs	r2, #5
 80032ba:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80032bc:	4b05      	ldr	r3, [pc, #20]	; (80032d4 <BSP_LCD_ClockConfig+0x34>)
 80032be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80032c2:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 80032c4:	4803      	ldr	r0, [pc, #12]	; (80032d4 <BSP_LCD_ClockConfig+0x34>)
 80032c6:	f004 feb9 	bl	800803c <HAL_RCCEx_PeriphCLKConfig>
}
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	20000434 	.word	0x20000434

080032d8 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b088      	sub	sp, #32
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	603a      	str	r2, [r7, #0]
 80032e2:	80fb      	strh	r3, [r7, #6]
 80032e4:	460b      	mov	r3, r1
 80032e6:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80032e8:	2300      	movs	r3, #0
 80032ea:	61fb      	str	r3, [r7, #28]
 80032ec:	2300      	movs	r3, #0
 80032ee:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 80032f0:	4b53      	ldr	r3, [pc, #332]	; (8003440 <DrawChar+0x168>)
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	4953      	ldr	r1, [pc, #332]	; (8003444 <DrawChar+0x16c>)
 80032f6:	4613      	mov	r3, r2
 80032f8:	005b      	lsls	r3, r3, #1
 80032fa:	4413      	add	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	440b      	add	r3, r1
 8003300:	3308      	adds	r3, #8
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	88db      	ldrh	r3, [r3, #6]
 8003306:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003308:	4b4d      	ldr	r3, [pc, #308]	; (8003440 <DrawChar+0x168>)
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	494d      	ldr	r1, [pc, #308]	; (8003444 <DrawChar+0x16c>)
 800330e:	4613      	mov	r3, r2
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	4413      	add	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	440b      	add	r3, r1
 8003318:	3308      	adds	r3, #8
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	889b      	ldrh	r3, [r3, #4]
 800331e:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8003320:	8a3b      	ldrh	r3, [r7, #16]
 8003322:	3307      	adds	r3, #7
 8003324:	2b00      	cmp	r3, #0
 8003326:	da00      	bge.n	800332a <DrawChar+0x52>
 8003328:	3307      	adds	r3, #7
 800332a:	10db      	asrs	r3, r3, #3
 800332c:	b2db      	uxtb	r3, r3
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	b2da      	uxtb	r2, r3
 8003332:	8a3b      	ldrh	r3, [r7, #16]
 8003334:	b2db      	uxtb	r3, r3
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
 800333e:	e076      	b.n	800342e <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003340:	8a3b      	ldrh	r3, [r7, #16]
 8003342:	3307      	adds	r3, #7
 8003344:	2b00      	cmp	r3, #0
 8003346:	da00      	bge.n	800334a <DrawChar+0x72>
 8003348:	3307      	adds	r3, #7
 800334a:	10db      	asrs	r3, r3, #3
 800334c:	461a      	mov	r2, r3
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	fb03 f302 	mul.w	r3, r3, r2
 8003354:	683a      	ldr	r2, [r7, #0]
 8003356:	4413      	add	r3, r2
 8003358:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 800335a:	8a3b      	ldrh	r3, [r7, #16]
 800335c:	3307      	adds	r3, #7
 800335e:	2b00      	cmp	r3, #0
 8003360:	da00      	bge.n	8003364 <DrawChar+0x8c>
 8003362:	3307      	adds	r3, #7
 8003364:	10db      	asrs	r3, r3, #3
 8003366:	2b01      	cmp	r3, #1
 8003368:	d002      	beq.n	8003370 <DrawChar+0x98>
 800336a:	2b02      	cmp	r3, #2
 800336c:	d004      	beq.n	8003378 <DrawChar+0xa0>
 800336e:	e00c      	b.n	800338a <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	617b      	str	r3, [r7, #20]
      break;
 8003376:	e016      	b.n	80033a6 <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	021b      	lsls	r3, r3, #8
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	3201      	adds	r2, #1
 8003382:	7812      	ldrb	r2, [r2, #0]
 8003384:	4313      	orrs	r3, r2
 8003386:	617b      	str	r3, [r7, #20]
      break;
 8003388:	e00d      	b.n	80033a6 <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	041a      	lsls	r2, r3, #16
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	3301      	adds	r3, #1
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	021b      	lsls	r3, r3, #8
 8003398:	4313      	orrs	r3, r2
 800339a:	68ba      	ldr	r2, [r7, #8]
 800339c:	3202      	adds	r2, #2
 800339e:	7812      	ldrb	r2, [r2, #0]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	617b      	str	r3, [r7, #20]
      break;
 80033a4:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 80033a6:	2300      	movs	r3, #0
 80033a8:	61bb      	str	r3, [r7, #24]
 80033aa:	e036      	b.n	800341a <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 80033ac:	8a3a      	ldrh	r2, [r7, #16]
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	1ad2      	subs	r2, r2, r3
 80033b2:	7bfb      	ldrb	r3, [r7, #15]
 80033b4:	4413      	add	r3, r2
 80033b6:	3b01      	subs	r3, #1
 80033b8:	2201      	movs	r2, #1
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	461a      	mov	r2, r3
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	4013      	ands	r3, r2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d012      	beq.n	80033ee <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80033c8:	69bb      	ldr	r3, [r7, #24]
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	88fb      	ldrh	r3, [r7, #6]
 80033ce:	4413      	add	r3, r2
 80033d0:	b298      	uxth	r0, r3
 80033d2:	4b1b      	ldr	r3, [pc, #108]	; (8003440 <DrawChar+0x168>)
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	491b      	ldr	r1, [pc, #108]	; (8003444 <DrawChar+0x16c>)
 80033d8:	4613      	mov	r3, r2
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	4413      	add	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	440b      	add	r3, r1
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	88bb      	ldrh	r3, [r7, #4]
 80033e6:	4619      	mov	r1, r3
 80033e8:	f7ff fd00 	bl	8002dec <BSP_LCD_DrawPixel>
 80033ec:	e012      	b.n	8003414 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	88fb      	ldrh	r3, [r7, #6]
 80033f4:	4413      	add	r3, r2
 80033f6:	b298      	uxth	r0, r3
 80033f8:	4b11      	ldr	r3, [pc, #68]	; (8003440 <DrawChar+0x168>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4911      	ldr	r1, [pc, #68]	; (8003444 <DrawChar+0x16c>)
 80033fe:	4613      	mov	r3, r2
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	4413      	add	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	440b      	add	r3, r1
 8003408:	3304      	adds	r3, #4
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	88bb      	ldrh	r3, [r7, #4]
 800340e:	4619      	mov	r1, r3
 8003410:	f7ff fcec 	bl	8002dec <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	3301      	adds	r3, #1
 8003418:	61bb      	str	r3, [r7, #24]
 800341a:	8a3b      	ldrh	r3, [r7, #16]
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	429a      	cmp	r2, r3
 8003420:	d3c4      	bcc.n	80033ac <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8003422:	88bb      	ldrh	r3, [r7, #4]
 8003424:	3301      	adds	r3, #1
 8003426:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	3301      	adds	r3, #1
 800342c:	61fb      	str	r3, [r7, #28]
 800342e:	8a7b      	ldrh	r3, [r7, #18]
 8003430:	69fa      	ldr	r2, [r7, #28]
 8003432:	429a      	cmp	r2, r3
 8003434:	d384      	bcc.n	8003340 <DrawChar+0x68>
  }
}
 8003436:	bf00      	nop
 8003438:	3720      	adds	r7, #32
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	20000418 	.word	0x20000418
 8003444:	2000041c 	.word	0x2000041c

08003448 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af02      	add	r7, sp, #8
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
 8003454:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8003456:	4b1e      	ldr	r3, [pc, #120]	; (80034d0 <LL_FillBuffer+0x88>)
 8003458:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800345c:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800345e:	4b1d      	ldr	r3, [pc, #116]	; (80034d4 <LL_FillBuffer+0x8c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a1d      	ldr	r2, [pc, #116]	; (80034d8 <LL_FillBuffer+0x90>)
 8003464:	2134      	movs	r1, #52	; 0x34
 8003466:	fb01 f303 	mul.w	r3, r1, r3
 800346a:	4413      	add	r3, r2
 800346c:	3348      	adds	r3, #72	; 0x48
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	2b02      	cmp	r3, #2
 8003472:	d103      	bne.n	800347c <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003474:	4b16      	ldr	r3, [pc, #88]	; (80034d0 <LL_FillBuffer+0x88>)
 8003476:	2202      	movs	r2, #2
 8003478:	609a      	str	r2, [r3, #8]
 800347a:	e002      	b.n	8003482 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800347c:	4b14      	ldr	r3, [pc, #80]	; (80034d0 <LL_FillBuffer+0x88>)
 800347e:	2200      	movs	r2, #0
 8003480:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8003482:	4a13      	ldr	r2, [pc, #76]	; (80034d0 <LL_FillBuffer+0x88>)
 8003484:	69bb      	ldr	r3, [r7, #24]
 8003486:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003488:	4b11      	ldr	r3, [pc, #68]	; (80034d0 <LL_FillBuffer+0x88>)
 800348a:	4a14      	ldr	r2, [pc, #80]	; (80034dc <LL_FillBuffer+0x94>)
 800348c:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 800348e:	4810      	ldr	r0, [pc, #64]	; (80034d0 <LL_FillBuffer+0x88>)
 8003490:	f002 fa32 	bl	80058f8 <HAL_DMA2D_Init>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d115      	bne.n	80034c6 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 800349a:	68f9      	ldr	r1, [r7, #12]
 800349c:	480c      	ldr	r0, [pc, #48]	; (80034d0 <LL_FillBuffer+0x88>)
 800349e:	f002 fb89 	bl	8005bb4 <HAL_DMA2D_ConfigLayer>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10e      	bne.n	80034c6 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80034a8:	68ba      	ldr	r2, [r7, #8]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	9300      	str	r3, [sp, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	69f9      	ldr	r1, [r7, #28]
 80034b2:	4807      	ldr	r0, [pc, #28]	; (80034d0 <LL_FillBuffer+0x88>)
 80034b4:	f002 fa6a 	bl	800598c <HAL_DMA2D_Start>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d103      	bne.n	80034c6 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80034be:	210a      	movs	r1, #10
 80034c0:	4803      	ldr	r0, [pc, #12]	; (80034d0 <LL_FillBuffer+0x88>)
 80034c2:	f002 fa8e 	bl	80059e2 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80034c6:	bf00      	nop
 80034c8:	3710      	adds	r7, #16
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	200003d8 	.word	0x200003d8
 80034d4:	20000418 	.word	0x20000418
 80034d8:	20008c90 	.word	0x20008c90
 80034dc:	4002b000 	.word	0x4002b000

080034e0 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80034e0:	b580      	push	{r7, lr}
 80034e2:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80034e4:	4b29      	ldr	r3, [pc, #164]	; (800358c <BSP_SDRAM_Init+0xac>)
 80034e6:	4a2a      	ldr	r2, [pc, #168]	; (8003590 <BSP_SDRAM_Init+0xb0>)
 80034e8:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80034ea:	4b2a      	ldr	r3, [pc, #168]	; (8003594 <BSP_SDRAM_Init+0xb4>)
 80034ec:	2202      	movs	r2, #2
 80034ee:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80034f0:	4b28      	ldr	r3, [pc, #160]	; (8003594 <BSP_SDRAM_Init+0xb4>)
 80034f2:	2207      	movs	r2, #7
 80034f4:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 80034f6:	4b27      	ldr	r3, [pc, #156]	; (8003594 <BSP_SDRAM_Init+0xb4>)
 80034f8:	2204      	movs	r2, #4
 80034fa:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 80034fc:	4b25      	ldr	r3, [pc, #148]	; (8003594 <BSP_SDRAM_Init+0xb4>)
 80034fe:	2207      	movs	r2, #7
 8003500:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8003502:	4b24      	ldr	r3, [pc, #144]	; (8003594 <BSP_SDRAM_Init+0xb4>)
 8003504:	2202      	movs	r2, #2
 8003506:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8003508:	4b22      	ldr	r3, [pc, #136]	; (8003594 <BSP_SDRAM_Init+0xb4>)
 800350a:	2202      	movs	r2, #2
 800350c:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800350e:	4b21      	ldr	r3, [pc, #132]	; (8003594 <BSP_SDRAM_Init+0xb4>)
 8003510:	2202      	movs	r2, #2
 8003512:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003514:	4b1d      	ldr	r3, [pc, #116]	; (800358c <BSP_SDRAM_Init+0xac>)
 8003516:	2200      	movs	r2, #0
 8003518:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800351a:	4b1c      	ldr	r3, [pc, #112]	; (800358c <BSP_SDRAM_Init+0xac>)
 800351c:	2200      	movs	r2, #0
 800351e:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003520:	4b1a      	ldr	r3, [pc, #104]	; (800358c <BSP_SDRAM_Init+0xac>)
 8003522:	2204      	movs	r2, #4
 8003524:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003526:	4b19      	ldr	r3, [pc, #100]	; (800358c <BSP_SDRAM_Init+0xac>)
 8003528:	2210      	movs	r2, #16
 800352a:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800352c:	4b17      	ldr	r3, [pc, #92]	; (800358c <BSP_SDRAM_Init+0xac>)
 800352e:	2240      	movs	r2, #64	; 0x40
 8003530:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8003532:	4b16      	ldr	r3, [pc, #88]	; (800358c <BSP_SDRAM_Init+0xac>)
 8003534:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003538:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800353a:	4b14      	ldr	r3, [pc, #80]	; (800358c <BSP_SDRAM_Init+0xac>)
 800353c:	2200      	movs	r2, #0
 800353e:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003540:	4b12      	ldr	r3, [pc, #72]	; (800358c <BSP_SDRAM_Init+0xac>)
 8003542:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003546:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003548:	4b10      	ldr	r3, [pc, #64]	; (800358c <BSP_SDRAM_Init+0xac>)
 800354a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800354e:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003550:	4b0e      	ldr	r3, [pc, #56]	; (800358c <BSP_SDRAM_Init+0xac>)
 8003552:	2200      	movs	r2, #0
 8003554:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8003556:	2100      	movs	r1, #0
 8003558:	480c      	ldr	r0, [pc, #48]	; (800358c <BSP_SDRAM_Init+0xac>)
 800355a:	f000 f87f 	bl	800365c <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800355e:	490d      	ldr	r1, [pc, #52]	; (8003594 <BSP_SDRAM_Init+0xb4>)
 8003560:	480a      	ldr	r0, [pc, #40]	; (800358c <BSP_SDRAM_Init+0xac>)
 8003562:	f005 fd1b 	bl	8008f9c <HAL_SDRAM_Init>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d003      	beq.n	8003574 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800356c:	4b0a      	ldr	r3, [pc, #40]	; (8003598 <BSP_SDRAM_Init+0xb8>)
 800356e:	2201      	movs	r2, #1
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e002      	b.n	800357a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003574:	4b08      	ldr	r3, [pc, #32]	; (8003598 <BSP_SDRAM_Init+0xb8>)
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800357a:	f240 6003 	movw	r0, #1539	; 0x603
 800357e:	f000 f80d 	bl	800359c <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003582:	4b05      	ldr	r3, [pc, #20]	; (8003598 <BSP_SDRAM_Init+0xb8>)
 8003584:	781b      	ldrb	r3, [r3, #0]
}
 8003586:	4618      	mov	r0, r3
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	20008d38 	.word	0x20008d38
 8003590:	a0000140 	.word	0xa0000140
 8003594:	200004b8 	.word	0x200004b8
 8003598:	20000040 	.word	0x20000040

0800359c <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80035a4:	2300      	movs	r3, #0
 80035a6:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80035a8:	4b2a      	ldr	r3, [pc, #168]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035aa:	2201      	movs	r2, #1
 80035ac:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80035ae:	4b29      	ldr	r3, [pc, #164]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035b0:	2210      	movs	r2, #16
 80035b2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80035b4:	4b27      	ldr	r3, [pc, #156]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80035ba:	4b26      	ldr	r3, [pc, #152]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035bc:	2200      	movs	r2, #0
 80035be:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80035c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035c4:	4923      	ldr	r1, [pc, #140]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035c6:	4824      	ldr	r0, [pc, #144]	; (8003658 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80035c8:	f005 fd1c 	bl	8009004 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80035cc:	2001      	movs	r0, #1
 80035ce:	f001 fa09 	bl	80049e4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80035d2:	4b20      	ldr	r3, [pc, #128]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035d4:	2202      	movs	r2, #2
 80035d6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80035d8:	4b1e      	ldr	r3, [pc, #120]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035da:	2210      	movs	r2, #16
 80035dc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80035de:	4b1d      	ldr	r3, [pc, #116]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035e0:	2201      	movs	r2, #1
 80035e2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80035e4:	4b1b      	ldr	r3, [pc, #108]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80035ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035ee:	4919      	ldr	r1, [pc, #100]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035f0:	4819      	ldr	r0, [pc, #100]	; (8003658 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80035f2:	f005 fd07 	bl	8009004 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80035f6:	4b17      	ldr	r3, [pc, #92]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035f8:	2203      	movs	r2, #3
 80035fa:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80035fc:	4b15      	ldr	r3, [pc, #84]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80035fe:	2210      	movs	r2, #16
 8003600:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8003602:	4b14      	ldr	r3, [pc, #80]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003604:	2208      	movs	r2, #8
 8003606:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003608:	4b12      	ldr	r3, [pc, #72]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800360a:	2200      	movs	r2, #0
 800360c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800360e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003612:	4910      	ldr	r1, [pc, #64]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003614:	4810      	ldr	r0, [pc, #64]	; (8003658 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003616:	f005 fcf5 	bl	8009004 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800361a:	f44f 7308 	mov.w	r3, #544	; 0x220
 800361e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003620:	4b0c      	ldr	r3, [pc, #48]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003622:	2204      	movs	r2, #4
 8003624:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003626:	4b0b      	ldr	r3, [pc, #44]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003628:	2210      	movs	r2, #16
 800362a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800362c:	4b09      	ldr	r3, [pc, #36]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800362e:	2201      	movs	r2, #1
 8003630:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	4a07      	ldr	r2, [pc, #28]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003636:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003638:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800363c:	4905      	ldr	r1, [pc, #20]	; (8003654 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800363e:	4806      	ldr	r0, [pc, #24]	; (8003658 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003640:	f005 fce0 	bl	8009004 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	4804      	ldr	r0, [pc, #16]	; (8003658 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003648:	f005 fd07 	bl	800905a <HAL_SDRAM_ProgramRefreshRate>
}
 800364c:	bf00      	nop
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}
 8003654:	200004d4 	.word	0x200004d4
 8003658:	20008d38 	.word	0x20008d38

0800365c <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 800365c:	b580      	push	{r7, lr}
 800365e:	b090      	sub	sp, #64	; 0x40
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003666:	4b70      	ldr	r3, [pc, #448]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 8003668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366a:	4a6f      	ldr	r2, [pc, #444]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	6393      	str	r3, [r2, #56]	; 0x38
 8003672:	4b6d      	ldr	r3, [pc, #436]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 8003674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	62bb      	str	r3, [r7, #40]	; 0x28
 800367c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800367e:	4b6a      	ldr	r3, [pc, #424]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 8003680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003682:	4a69      	ldr	r2, [pc, #420]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 8003684:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003688:	6313      	str	r3, [r2, #48]	; 0x30
 800368a:	4b67      	ldr	r3, [pc, #412]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 800368c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800368e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003692:	627b      	str	r3, [r7, #36]	; 0x24
 8003694:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003696:	4b64      	ldr	r3, [pc, #400]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	4a63      	ldr	r2, [pc, #396]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 800369c:	f043 0304 	orr.w	r3, r3, #4
 80036a0:	6313      	str	r3, [r2, #48]	; 0x30
 80036a2:	4b61      	ldr	r3, [pc, #388]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a6:	f003 0304 	and.w	r3, r3, #4
 80036aa:	623b      	str	r3, [r7, #32]
 80036ac:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80036ae:	4b5e      	ldr	r3, [pc, #376]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b2:	4a5d      	ldr	r2, [pc, #372]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036b4:	f043 0308 	orr.w	r3, r3, #8
 80036b8:	6313      	str	r3, [r2, #48]	; 0x30
 80036ba:	4b5b      	ldr	r3, [pc, #364]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	61fb      	str	r3, [r7, #28]
 80036c4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80036c6:	4b58      	ldr	r3, [pc, #352]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ca:	4a57      	ldr	r2, [pc, #348]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036cc:	f043 0310 	orr.w	r3, r3, #16
 80036d0:	6313      	str	r3, [r2, #48]	; 0x30
 80036d2:	4b55      	ldr	r3, [pc, #340]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d6:	f003 0310 	and.w	r3, r3, #16
 80036da:	61bb      	str	r3, [r7, #24]
 80036dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80036de:	4b52      	ldr	r3, [pc, #328]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e2:	4a51      	ldr	r2, [pc, #324]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036e4:	f043 0320 	orr.w	r3, r3, #32
 80036e8:	6313      	str	r3, [r2, #48]	; 0x30
 80036ea:	4b4f      	ldr	r3, [pc, #316]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	f003 0320 	and.w	r3, r3, #32
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80036f6:	4b4c      	ldr	r3, [pc, #304]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	4a4b      	ldr	r2, [pc, #300]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 80036fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003700:	6313      	str	r3, [r2, #48]	; 0x30
 8003702:	4b49      	ldr	r3, [pc, #292]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 8003704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800370e:	4b46      	ldr	r3, [pc, #280]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003712:	4a45      	ldr	r2, [pc, #276]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 8003714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003718:	6313      	str	r3, [r2, #48]	; 0x30
 800371a:	4b43      	ldr	r3, [pc, #268]	; (8003828 <BSP_SDRAM_MspInit+0x1cc>)
 800371c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003722:	60fb      	str	r3, [r7, #12]
 8003724:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003726:	2302      	movs	r3, #2
 8003728:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800372a:	2301      	movs	r3, #1
 800372c:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800372e:	2302      	movs	r3, #2
 8003730:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003732:	230c      	movs	r3, #12
 8003734:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003736:	2308      	movs	r3, #8
 8003738:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800373a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800373e:	4619      	mov	r1, r3
 8003740:	483a      	ldr	r0, [pc, #232]	; (800382c <BSP_SDRAM_MspInit+0x1d0>)
 8003742:	f002 fb65 	bl	8005e10 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003746:	f24c 7303 	movw	r3, #50947	; 0xc703
 800374a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800374c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003750:	4619      	mov	r1, r3
 8003752:	4837      	ldr	r0, [pc, #220]	; (8003830 <BSP_SDRAM_MspInit+0x1d4>)
 8003754:	f002 fb5c 	bl	8005e10 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003758:	f64f 7383 	movw	r3, #65411	; 0xff83
 800375c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800375e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003762:	4619      	mov	r1, r3
 8003764:	4833      	ldr	r0, [pc, #204]	; (8003834 <BSP_SDRAM_MspInit+0x1d8>)
 8003766:	f002 fb53 	bl	8005e10 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800376a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800376e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8003770:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003774:	4619      	mov	r1, r3
 8003776:	4830      	ldr	r0, [pc, #192]	; (8003838 <BSP_SDRAM_MspInit+0x1dc>)
 8003778:	f002 fb4a 	bl	8005e10 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 800377c:	f248 1333 	movw	r3, #33075	; 0x8133
 8003780:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003782:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003786:	4619      	mov	r1, r3
 8003788:	482c      	ldr	r0, [pc, #176]	; (800383c <BSP_SDRAM_MspInit+0x1e0>)
 800378a:	f002 fb41 	bl	8005e10 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 800378e:	2328      	movs	r3, #40	; 0x28
 8003790:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8003792:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003796:	4619      	mov	r1, r3
 8003798:	4829      	ldr	r0, [pc, #164]	; (8003840 <BSP_SDRAM_MspInit+0x1e4>)
 800379a:	f002 fb39 	bl	8005e10 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800379e:	4b29      	ldr	r3, [pc, #164]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80037a4:	4b27      	ldr	r3, [pc, #156]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037a6:	2280      	movs	r2, #128	; 0x80
 80037a8:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80037aa:	4b26      	ldr	r3, [pc, #152]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037b0:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80037b2:	4b24      	ldr	r3, [pc, #144]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037b8:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80037ba:	4b22      	ldr	r3, [pc, #136]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80037c0:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80037c2:	4b20      	ldr	r3, [pc, #128]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80037c8:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80037ca:	4b1e      	ldr	r3, [pc, #120]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80037d0:	4b1c      	ldr	r3, [pc, #112]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037d6:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80037d8:	4b1a      	ldr	r3, [pc, #104]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037da:	2200      	movs	r2, #0
 80037dc:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80037de:	4b19      	ldr	r3, [pc, #100]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037e0:	2203      	movs	r2, #3
 80037e2:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80037e4:	4b17      	ldr	r3, [pc, #92]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80037ea:	4b16      	ldr	r3, [pc, #88]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80037f0:	4b14      	ldr	r3, [pc, #80]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037f2:	4a15      	ldr	r2, [pc, #84]	; (8003848 <BSP_SDRAM_MspInit+0x1ec>)
 80037f4:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a12      	ldr	r2, [pc, #72]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037fa:	631a      	str	r2, [r3, #48]	; 0x30
 80037fc:	4a11      	ldr	r2, [pc, #68]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8003802:	4810      	ldr	r0, [pc, #64]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 8003804:	f001 ff48 	bl	8005698 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8003808:	480e      	ldr	r0, [pc, #56]	; (8003844 <BSP_SDRAM_MspInit+0x1e8>)
 800380a:	f001 fe97 	bl	800553c <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800380e:	2200      	movs	r2, #0
 8003810:	210f      	movs	r1, #15
 8003812:	2038      	movs	r0, #56	; 0x38
 8003814:	f001 fd9a 	bl	800534c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003818:	2038      	movs	r0, #56	; 0x38
 800381a:	f001 fdb3 	bl	8005384 <HAL_NVIC_EnableIRQ>
}
 800381e:	bf00      	nop
 8003820:	3740      	adds	r7, #64	; 0x40
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40023800 	.word	0x40023800
 800382c:	40020800 	.word	0x40020800
 8003830:	40020c00 	.word	0x40020c00
 8003834:	40021000 	.word	0x40021000
 8003838:	40021400 	.word	0x40021400
 800383c:	40021800 	.word	0x40021800
 8003840:	40021c00 	.word	0x40021c00
 8003844:	200004e4 	.word	0x200004e4
 8003848:	40026410 	.word	0x40026410

0800384c <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	4603      	mov	r3, r0
 8003854:	460a      	mov	r2, r1
 8003856:	80fb      	strh	r3, [r7, #6]
 8003858:	4613      	mov	r3, r2
 800385a:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 800385c:	2300      	movs	r3, #0
 800385e:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8003860:	4a14      	ldr	r2, [pc, #80]	; (80038b4 <BSP_TS_Init+0x68>)
 8003862:	88fb      	ldrh	r3, [r7, #6]
 8003864:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8003866:	4a14      	ldr	r2, [pc, #80]	; (80038b8 <BSP_TS_Init+0x6c>)
 8003868:	88bb      	ldrh	r3, [r7, #4]
 800386a:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 800386c:	4b13      	ldr	r3, [pc, #76]	; (80038bc <BSP_TS_Init+0x70>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2070      	movs	r0, #112	; 0x70
 8003872:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8003874:	4b11      	ldr	r3, [pc, #68]	; (80038bc <BSP_TS_Init+0x70>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	2070      	movs	r0, #112	; 0x70
 800387a:	4798      	blx	r3
 800387c:	4603      	mov	r3, r0
 800387e:	2b51      	cmp	r3, #81	; 0x51
 8003880:	d111      	bne.n	80038a6 <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8003882:	4b0f      	ldr	r3, [pc, #60]	; (80038c0 <BSP_TS_Init+0x74>)
 8003884:	4a0d      	ldr	r2, [pc, #52]	; (80038bc <BSP_TS_Init+0x70>)
 8003886:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8003888:	4b0e      	ldr	r3, [pc, #56]	; (80038c4 <BSP_TS_Init+0x78>)
 800388a:	2270      	movs	r2, #112	; 0x70
 800388c:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 800388e:	4b0e      	ldr	r3, [pc, #56]	; (80038c8 <BSP_TS_Init+0x7c>)
 8003890:	2208      	movs	r2, #8
 8003892:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8003894:	4b0a      	ldr	r3, [pc, #40]	; (80038c0 <BSP_TS_Init+0x74>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	4a0a      	ldr	r2, [pc, #40]	; (80038c4 <BSP_TS_Init+0x78>)
 800389c:	7812      	ldrb	r2, [r2, #0]
 800389e:	b292      	uxth	r2, r2
 80038a0:	4610      	mov	r0, r2
 80038a2:	4798      	blx	r3
 80038a4:	e001      	b.n	80038aa <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 80038a6:	2303      	movs	r3, #3
 80038a8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80038aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	20000548 	.word	0x20000548
 80038b8:	2000054a 	.word	0x2000054a
 80038bc:	20000000 	.word	0x20000000
 80038c0:	20000544 	.word	0x20000544
 80038c4:	2000054d 	.word	0x2000054d
 80038c8:	2000054c 	.word	0x2000054c

080038cc <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 80038cc:	b590      	push	{r4, r7, lr}
 80038ce:	b097      	sub	sp, #92	; 0x5c
 80038d0:	af02      	add	r7, sp, #8
 80038d2:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 80038d4:	2300      	movs	r3, #0
 80038d6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 80038da:	2300      	movs	r3, #0
 80038dc:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 80038de:	2300      	movs	r3, #0
 80038e0:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 80038e2:	2300      	movs	r3, #0
 80038e4:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 80038e6:	4b97      	ldr	r3, [pc, #604]	; (8003b44 <BSP_TS_GetState+0x278>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	4a96      	ldr	r2, [pc, #600]	; (8003b48 <BSP_TS_GetState+0x27c>)
 80038ee:	7812      	ldrb	r2, [r2, #0]
 80038f0:	b292      	uxth	r2, r2
 80038f2:	4610      	mov	r0, r2
 80038f4:	4798      	blx	r3
 80038f6:	4603      	mov	r3, r0
 80038f8:	461a      	mov	r2, r3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	f000 81a8 	beq.w	8003c58 <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8003908:	2300      	movs	r3, #0
 800390a:	64bb      	str	r3, [r7, #72]	; 0x48
 800390c:	e197      	b.n	8003c3e <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 800390e:	4b8d      	ldr	r3, [pc, #564]	; (8003b44 <BSP_TS_GetState+0x278>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	4a8c      	ldr	r2, [pc, #560]	; (8003b48 <BSP_TS_GetState+0x27c>)
 8003916:	7812      	ldrb	r2, [r2, #0]
 8003918:	b290      	uxth	r0, r2
 800391a:	f107 0120 	add.w	r1, r7, #32
 800391e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003920:	0052      	lsls	r2, r2, #1
 8003922:	188c      	adds	r4, r1, r2
 8003924:	f107 0114 	add.w	r1, r7, #20
 8003928:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800392a:	0052      	lsls	r2, r2, #1
 800392c:	440a      	add	r2, r1
 800392e:	4621      	mov	r1, r4
 8003930:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8003932:	4b86      	ldr	r3, [pc, #536]	; (8003b4c <BSP_TS_GetState+0x280>)
 8003934:	781b      	ldrb	r3, [r3, #0]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d11b      	bne.n	8003972 <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 800393a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003942:	4413      	add	r3, r2
 8003944:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003948:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800394a:	005b      	lsls	r3, r3, #1
 800394c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003950:	440b      	add	r3, r1
 8003952:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8003956:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800395e:	4413      	add	r3, r2
 8003960:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8003964:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003966:	005b      	lsls	r3, r3, #1
 8003968:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800396c:	440b      	add	r3, r1
 800396e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8003972:	4b76      	ldr	r3, [pc, #472]	; (8003b4c <BSP_TS_GetState+0x280>)
 8003974:	781b      	ldrb	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d010      	beq.n	80039a0 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 800397e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003986:	4413      	add	r3, r2
 8003988:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 800398c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8003990:	b29a      	uxth	r2, r3
 8003992:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800399a:	440b      	add	r3, r1
 800399c:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 80039a0:	4b6a      	ldr	r3, [pc, #424]	; (8003b4c <BSP_TS_GetState+0x280>)
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	f003 0304 	and.w	r3, r3, #4
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d010      	beq.n	80039ce <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 80039ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80039b4:	4413      	add	r3, r2
 80039b6:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80039ba:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80039be:	b29a      	uxth	r2, r3
 80039c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80039c8:	440b      	add	r3, r1
 80039ca:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 80039ce:	4b5f      	ldr	r3, [pc, #380]	; (8003b4c <BSP_TS_GetState+0x280>)
 80039d0:	781b      	ldrb	r3, [r3, #0]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d01b      	beq.n	8003a12 <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 80039da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80039e2:	4413      	add	r3, r2
 80039e4:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80039e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039ea:	005b      	lsls	r3, r3, #1
 80039ec:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80039f0:	440b      	add	r3, r1
 80039f2:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 80039f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80039fe:	4413      	add	r3, r2
 8003a00:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8003a04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003a0c:	440b      	add	r3, r1
 8003a0e:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8003a12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a14:	005b      	lsls	r3, r3, #1
 8003a16:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003a1a:	4413      	add	r3, r2
 8003a1c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003a20:	4619      	mov	r1, r3
 8003a22:	4a4b      	ldr	r2, [pc, #300]	; (8003b50 <BSP_TS_GetState+0x284>)
 8003a24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a2a:	4299      	cmp	r1, r3
 8003a2c:	d90e      	bls.n	8003a4c <BSP_TS_GetState+0x180>
 8003a2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003a36:	4413      	add	r3, r2
 8003a38:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8003a3c:	4944      	ldr	r1, [pc, #272]	; (8003b50 <BSP_TS_GetState+0x284>)
 8003a3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	e00d      	b.n	8003a68 <BSP_TS_GetState+0x19c>
 8003a4c:	4a40      	ldr	r2, [pc, #256]	; (8003b50 <BSP_TS_GetState+0x284>)
 8003a4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a54:	b29a      	uxth	r2, r3
 8003a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003a5e:	440b      	add	r3, r1
 8003a60:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8003a6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003a74:	4413      	add	r3, r2
 8003a76:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	4a35      	ldr	r2, [pc, #212]	; (8003b54 <BSP_TS_GetState+0x288>)
 8003a7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a84:	4299      	cmp	r1, r3
 8003a86:	d90e      	bls.n	8003aa6 <BSP_TS_GetState+0x1da>
 8003a88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003a90:	4413      	add	r3, r2
 8003a92:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8003a96:	492f      	ldr	r1, [pc, #188]	; (8003b54 <BSP_TS_GetState+0x288>)
 8003a98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a9a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	e00d      	b.n	8003ac2 <BSP_TS_GetState+0x1f6>
 8003aa6:	4a2b      	ldr	r2, [pc, #172]	; (8003b54 <BSP_TS_GetState+0x288>)
 8003aa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ab2:	005b      	lsls	r3, r3, #1
 8003ab4:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003ab8:	440b      	add	r3, r1
 8003aba:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 8003ac6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8003aca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003ace:	4413      	add	r3, r2
 8003ad0:	2b05      	cmp	r3, #5
 8003ad2:	dd17      	ble.n	8003b04 <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 8003ad4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003adc:	4413      	add	r3, r2
 8003ade:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	4a1a      	ldr	r2, [pc, #104]	; (8003b50 <BSP_TS_GetState+0x284>)
 8003ae6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ae8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8003aec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003aee:	005b      	lsls	r3, r3, #1
 8003af0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003af4:	4413      	add	r3, r2
 8003af6:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003afa:	4619      	mov	r1, r3
 8003afc:	4a15      	ldr	r2, [pc, #84]	; (8003b54 <BSP_TS_GetState+0x288>)
 8003afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8003b04:	4b10      	ldr	r3, [pc, #64]	; (8003b48 <BSP_TS_GetState+0x27c>)
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	2b70      	cmp	r3, #112	; 0x70
 8003b0a:	d125      	bne.n	8003b58 <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 8003b0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003b14:	4413      	add	r3, r2
 8003b16:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	4413      	add	r3, r2
 8003b22:	460a      	mov	r2, r1
 8003b24:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 8003b26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003b2e:	4413      	add	r3, r2
 8003b30:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b38:	3304      	adds	r3, #4
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	4413      	add	r3, r2
 8003b3e:	460a      	mov	r2, r1
 8003b40:	809a      	strh	r2, [r3, #4]
 8003b42:	e02c      	b.n	8003b9e <BSP_TS_GetState+0x2d2>
 8003b44:	20000544 	.word	0x20000544
 8003b48:	2000054d 	.word	0x2000054d
 8003b4c:	2000054c 	.word	0x2000054c
 8003b50:	20000550 	.word	0x20000550
 8003b54:	20000564 	.word	0x20000564
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 8003b58:	4b42      	ldr	r3, [pc, #264]	; (8003c64 <BSP_TS_GetState+0x398>)
 8003b5a:	881b      	ldrh	r3, [r3, #0]
 8003b5c:	4619      	mov	r1, r3
 8003b5e:	4a42      	ldr	r2, [pc, #264]	; (8003c68 <BSP_TS_GetState+0x39c>)
 8003b60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b66:	fb03 f301 	mul.w	r3, r3, r1
 8003b6a:	0b1b      	lsrs	r3, r3, #12
 8003b6c:	b299      	uxth	r1, r3
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	4413      	add	r3, r2
 8003b76:	460a      	mov	r2, r1
 8003b78:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 8003b7a:	4b3c      	ldr	r3, [pc, #240]	; (8003c6c <BSP_TS_GetState+0x3a0>)
 8003b7c:	881b      	ldrh	r3, [r3, #0]
 8003b7e:	4619      	mov	r1, r3
 8003b80:	4a3b      	ldr	r2, [pc, #236]	; (8003c70 <BSP_TS_GetState+0x3a4>)
 8003b82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b88:	fb03 f301 	mul.w	r3, r3, r1
 8003b8c:	0b1b      	lsrs	r3, r3, #12
 8003b8e:	b299      	uxth	r1, r3
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b94:	3304      	adds	r3, #4
 8003b96:	005b      	lsls	r3, r3, #1
 8003b98:	4413      	add	r3, r2
 8003b9a:	460a      	mov	r2, r1
 8003b9c:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8003b9e:	4b35      	ldr	r3, [pc, #212]	; (8003c74 <BSP_TS_GetState+0x3a8>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	b298      	uxth	r0, r3
 8003ba4:	f107 010c 	add.w	r1, r7, #12
 8003ba8:	f107 0210 	add.w	r2, r7, #16
 8003bac:	f107 0308 	add.w	r3, r7, #8
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003bb6:	f7fc fef9 	bl	80009ac <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	b2d9      	uxtb	r1, r3
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bc2:	4413      	add	r3, r2
 8003bc4:	3316      	adds	r3, #22
 8003bc6:	460a      	mov	r2, r1
 8003bc8:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	b2d9      	uxtb	r1, r3
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bd2:	4413      	add	r3, r2
 8003bd4:	3320      	adds	r3, #32
 8003bd6:	460a      	mov	r2, r1
 8003bd8:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	2b03      	cmp	r3, #3
 8003bde:	d827      	bhi.n	8003c30 <BSP_TS_GetState+0x364>
 8003be0:	a201      	add	r2, pc, #4	; (adr r2, 8003be8 <BSP_TS_GetState+0x31c>)
 8003be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be6:	bf00      	nop
 8003be8:	08003bf9 	.word	0x08003bf9
 8003bec:	08003c07 	.word	0x08003c07
 8003bf0:	08003c15 	.word	0x08003c15
 8003bf4:	08003c23 	.word	0x08003c23
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8003bf8:	687a      	ldr	r2, [r7, #4]
 8003bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bfc:	4413      	add	r3, r2
 8003bfe:	331b      	adds	r3, #27
 8003c00:	2201      	movs	r2, #1
 8003c02:	701a      	strb	r2, [r3, #0]
          break;
 8003c04:	e018      	b.n	8003c38 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c0a:	4413      	add	r3, r2
 8003c0c:	331b      	adds	r3, #27
 8003c0e:	2202      	movs	r2, #2
 8003c10:	701a      	strb	r2, [r3, #0]
          break;
 8003c12:	e011      	b.n	8003c38 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 8003c14:	687a      	ldr	r2, [r7, #4]
 8003c16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c18:	4413      	add	r3, r2
 8003c1a:	331b      	adds	r3, #27
 8003c1c:	2203      	movs	r2, #3
 8003c1e:	701a      	strb	r2, [r3, #0]
          break;
 8003c20:	e00a      	b.n	8003c38 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c26:	4413      	add	r3, r2
 8003c28:	331b      	adds	r3, #27
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	701a      	strb	r2, [r3, #0]
          break;
 8003c2e:	e003      	b.n	8003c38 <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 8003c36:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 8003c38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c46:	4293      	cmp	r3, r2
 8003c48:	f4ff ae61 	bcc.w	800390e <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 f813 	bl	8003c78 <BSP_TS_Get_GestureId>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 8003c58:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3754      	adds	r7, #84	; 0x54
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd90      	pop	{r4, r7, pc}
 8003c64:	20000548 	.word	0x20000548
 8003c68:	20000550 	.word	0x20000550
 8003c6c:	2000054a 	.word	0x2000054a
 8003c70:	20000564 	.word	0x20000564
 8003c74:	2000054d 	.word	0x2000054d

08003c78 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8003c80:	2300      	movs	r3, #0
 8003c82:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8003c84:	2300      	movs	r3, #0
 8003c86:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8003c88:	4b1f      	ldr	r3, [pc, #124]	; (8003d08 <BSP_TS_Get_GestureId+0x90>)
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	b29b      	uxth	r3, r3
 8003c8e:	f107 0208 	add.w	r2, r7, #8
 8003c92:	4611      	mov	r1, r2
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fc fe70 	bl	800097a <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	2b18      	cmp	r3, #24
 8003c9e:	d01b      	beq.n	8003cd8 <BSP_TS_Get_GestureId+0x60>
 8003ca0:	2b18      	cmp	r3, #24
 8003ca2:	d806      	bhi.n	8003cb2 <BSP_TS_Get_GestureId+0x3a>
 8003ca4:	2b10      	cmp	r3, #16
 8003ca6:	d00f      	beq.n	8003cc8 <BSP_TS_Get_GestureId+0x50>
 8003ca8:	2b14      	cmp	r3, #20
 8003caa:	d011      	beq.n	8003cd0 <BSP_TS_Get_GestureId+0x58>
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d007      	beq.n	8003cc0 <BSP_TS_Get_GestureId+0x48>
 8003cb0:	e022      	b.n	8003cf8 <BSP_TS_Get_GestureId+0x80>
 8003cb2:	2b40      	cmp	r3, #64	; 0x40
 8003cb4:	d018      	beq.n	8003ce8 <BSP_TS_Get_GestureId+0x70>
 8003cb6:	2b49      	cmp	r3, #73	; 0x49
 8003cb8:	d01a      	beq.n	8003cf0 <BSP_TS_Get_GestureId+0x78>
 8003cba:	2b1c      	cmp	r3, #28
 8003cbc:	d010      	beq.n	8003ce0 <BSP_TS_Get_GestureId+0x68>
 8003cbe:	e01b      	b.n	8003cf8 <BSP_TS_Get_GestureId+0x80>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003cc6:	e01a      	b.n	8003cfe <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2201      	movs	r2, #1
 8003ccc:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003cce:	e016      	b.n	8003cfe <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003cd6:	e012      	b.n	8003cfe <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2203      	movs	r2, #3
 8003cdc:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003cde:	e00e      	b.n	8003cfe <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2204      	movs	r2, #4
 8003ce4:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003ce6:	e00a      	b.n	8003cfe <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2205      	movs	r2, #5
 8003cec:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003cee:	e006      	b.n	8003cfe <BSP_TS_Get_GestureId+0x86>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2206      	movs	r2, #6
 8003cf4:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8003cf6:	e002      	b.n	8003cfe <BSP_TS_Get_GestureId+0x86>
    default :
      ts_status = TS_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8003cfc:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8003cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	2000054d 	.word	0x2000054d

08003d0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003d12:	4b11      	ldr	r3, [pc, #68]	; (8003d58 <HAL_MspInit+0x4c>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	4a10      	ldr	r2, [pc, #64]	; (8003d58 <HAL_MspInit+0x4c>)
 8003d18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d1e:	4b0e      	ldr	r3, [pc, #56]	; (8003d58 <HAL_MspInit+0x4c>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d26:	607b      	str	r3, [r7, #4]
 8003d28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d2a:	4b0b      	ldr	r3, [pc, #44]	; (8003d58 <HAL_MspInit+0x4c>)
 8003d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d2e:	4a0a      	ldr	r2, [pc, #40]	; (8003d58 <HAL_MspInit+0x4c>)
 8003d30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d34:	6453      	str	r3, [r2, #68]	; 0x44
 8003d36:	4b08      	ldr	r3, [pc, #32]	; (8003d58 <HAL_MspInit+0x4c>)
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d3e:	603b      	str	r3, [r7, #0]
 8003d40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003d42:	2200      	movs	r2, #0
 8003d44:	210f      	movs	r1, #15
 8003d46:	f06f 0001 	mvn.w	r0, #1
 8003d4a:	f001 faff 	bl	800534c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40023800 	.word	0x40023800

08003d5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b08c      	sub	sp, #48	; 0x30
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d64:	f107 031c 	add.w	r3, r7, #28
 8003d68:	2200      	movs	r2, #0
 8003d6a:	601a      	str	r2, [r3, #0]
 8003d6c:	605a      	str	r2, [r3, #4]
 8003d6e:	609a      	str	r2, [r3, #8]
 8003d70:	60da      	str	r2, [r3, #12]
 8003d72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a2a      	ldr	r2, [pc, #168]	; (8003e24 <HAL_ADC_MspInit+0xc8>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d124      	bne.n	8003dc8 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003d7e:	4b2a      	ldr	r3, [pc, #168]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003d80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d82:	4a29      	ldr	r2, [pc, #164]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003d84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d88:	6453      	str	r3, [r2, #68]	; 0x44
 8003d8a:	4b27      	ldr	r3, [pc, #156]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d92:	61bb      	str	r3, [r7, #24]
 8003d94:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d96:	4b24      	ldr	r3, [pc, #144]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	4a23      	ldr	r2, [pc, #140]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003d9c:	f043 0301 	orr.w	r3, r3, #1
 8003da0:	6313      	str	r3, [r2, #48]	; 0x30
 8003da2:	4b21      	ldr	r3, [pc, #132]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	617b      	str	r3, [r7, #20]
 8003dac:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003dae:	2301      	movs	r3, #1
 8003db0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003db2:	2303      	movs	r3, #3
 8003db4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dba:	f107 031c 	add.w	r3, r7, #28
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	481a      	ldr	r0, [pc, #104]	; (8003e2c <HAL_ADC_MspInit+0xd0>)
 8003dc2:	f002 f825 	bl	8005e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003dc6:	e029      	b.n	8003e1c <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a18      	ldr	r2, [pc, #96]	; (8003e30 <HAL_ADC_MspInit+0xd4>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d124      	bne.n	8003e1c <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003dd2:	4b15      	ldr	r3, [pc, #84]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd6:	4a14      	ldr	r2, [pc, #80]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003dd8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ddc:	6453      	str	r3, [r2, #68]	; 0x44
 8003dde:	4b12      	ldr	r3, [pc, #72]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003de6:	613b      	str	r3, [r7, #16]
 8003de8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003dea:	4b0f      	ldr	r3, [pc, #60]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	4a0e      	ldr	r2, [pc, #56]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003df0:	f043 0320 	orr.w	r3, r3, #32
 8003df4:	6313      	str	r3, [r2, #48]	; 0x30
 8003df6:	4b0c      	ldr	r3, [pc, #48]	; (8003e28 <HAL_ADC_MspInit+0xcc>)
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	f003 0320 	and.w	r3, r3, #32
 8003dfe:	60fb      	str	r3, [r7, #12]
 8003e00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
 8003e02:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003e06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003e10:	f107 031c 	add.w	r3, r7, #28
 8003e14:	4619      	mov	r1, r3
 8003e16:	4807      	ldr	r0, [pc, #28]	; (8003e34 <HAL_ADC_MspInit+0xd8>)
 8003e18:	f001 fffa 	bl	8005e10 <HAL_GPIO_Init>
}
 8003e1c:	bf00      	nop
 8003e1e:	3730      	adds	r7, #48	; 0x30
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40012000 	.word	0x40012000
 8003e28:	40023800 	.word	0x40023800
 8003e2c:	40020000 	.word	0x40020000
 8003e30:	40012200 	.word	0x40012200
 8003e34:	40021400 	.word	0x40021400

08003e38 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b08a      	sub	sp, #40	; 0x28
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e40:	f107 0314 	add.w	r3, r7, #20
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	605a      	str	r2, [r3, #4]
 8003e4a:	609a      	str	r2, [r3, #8]
 8003e4c:	60da      	str	r2, [r3, #12]
 8003e4e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a19      	ldr	r2, [pc, #100]	; (8003ebc <HAL_DAC_MspInit+0x84>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d12b      	bne.n	8003eb2 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003e5a:	4b19      	ldr	r3, [pc, #100]	; (8003ec0 <HAL_DAC_MspInit+0x88>)
 8003e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5e:	4a18      	ldr	r2, [pc, #96]	; (8003ec0 <HAL_DAC_MspInit+0x88>)
 8003e60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e64:	6413      	str	r3, [r2, #64]	; 0x40
 8003e66:	4b16      	ldr	r3, [pc, #88]	; (8003ec0 <HAL_DAC_MspInit+0x88>)
 8003e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e6e:	613b      	str	r3, [r7, #16]
 8003e70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e72:	4b13      	ldr	r3, [pc, #76]	; (8003ec0 <HAL_DAC_MspInit+0x88>)
 8003e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e76:	4a12      	ldr	r2, [pc, #72]	; (8003ec0 <HAL_DAC_MspInit+0x88>)
 8003e78:	f043 0301 	orr.w	r3, r3, #1
 8003e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e7e:	4b10      	ldr	r3, [pc, #64]	; (8003ec0 <HAL_DAC_MspInit+0x88>)
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003e8a:	2310      	movs	r3, #16
 8003e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e92:	2300      	movs	r3, #0
 8003e94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e96:	f107 0314 	add.w	r3, r7, #20
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	4809      	ldr	r0, [pc, #36]	; (8003ec4 <HAL_DAC_MspInit+0x8c>)
 8003e9e:	f001 ffb7 	bl	8005e10 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2100      	movs	r1, #0
 8003ea6:	2036      	movs	r0, #54	; 0x36
 8003ea8:	f001 fa50 	bl	800534c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003eac:	2036      	movs	r0, #54	; 0x36
 8003eae:	f001 fa69 	bl	8005384 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003eb2:	bf00      	nop
 8003eb4:	3728      	adds	r7, #40	; 0x28
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40007400 	.word	0x40007400
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	40020000 	.word	0x40020000

08003ec8 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a0a      	ldr	r2, [pc, #40]	; (8003f00 <HAL_DMA2D_MspInit+0x38>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d10b      	bne.n	8003ef2 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003eda:	4b0a      	ldr	r3, [pc, #40]	; (8003f04 <HAL_DMA2D_MspInit+0x3c>)
 8003edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ede:	4a09      	ldr	r2, [pc, #36]	; (8003f04 <HAL_DMA2D_MspInit+0x3c>)
 8003ee0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ee4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ee6:	4b07      	ldr	r3, [pc, #28]	; (8003f04 <HAL_DMA2D_MspInit+0x3c>)
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003eee:	60fb      	str	r3, [r7, #12]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8003ef2:	bf00      	nop
 8003ef4:	3714      	adds	r7, #20
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	4002b000 	.word	0x4002b000
 8003f04:	40023800 	.word	0x40023800

08003f08 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08c      	sub	sp, #48	; 0x30
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f10:	f107 031c 	add.w	r3, r7, #28
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	605a      	str	r2, [r3, #4]
 8003f1a:	609a      	str	r2, [r3, #8]
 8003f1c:	60da      	str	r2, [r3, #12]
 8003f1e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a2f      	ldr	r2, [pc, #188]	; (8003fe4 <HAL_I2C_MspInit+0xdc>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d129      	bne.n	8003f7e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f2a:	4b2f      	ldr	r3, [pc, #188]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2e:	4a2e      	ldr	r2, [pc, #184]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f30:	f043 0302 	orr.w	r3, r3, #2
 8003f34:	6313      	str	r3, [r2, #48]	; 0x30
 8003f36:	4b2c      	ldr	r3, [pc, #176]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	61bb      	str	r3, [r7, #24]
 8003f40:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8003f42:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003f46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f48:	2312      	movs	r3, #18
 8003f4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f50:	2300      	movs	r3, #0
 8003f52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003f54:	2304      	movs	r3, #4
 8003f56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f58:	f107 031c 	add.w	r3, r7, #28
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	4823      	ldr	r0, [pc, #140]	; (8003fec <HAL_I2C_MspInit+0xe4>)
 8003f60:	f001 ff56 	bl	8005e10 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f64:	4b20      	ldr	r3, [pc, #128]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f68:	4a1f      	ldr	r2, [pc, #124]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f6a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f6e:	6413      	str	r3, [r2, #64]	; 0x40
 8003f70:	4b1d      	ldr	r3, [pc, #116]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f78:	617b      	str	r3, [r7, #20]
 8003f7a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003f7c:	e02d      	b.n	8003fda <HAL_I2C_MspInit+0xd2>
  else if(hi2c->Instance==I2C3)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a1b      	ldr	r2, [pc, #108]	; (8003ff0 <HAL_I2C_MspInit+0xe8>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d128      	bne.n	8003fda <HAL_I2C_MspInit+0xd2>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f88:	4b17      	ldr	r3, [pc, #92]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8c:	4a16      	ldr	r2, [pc, #88]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f92:	6313      	str	r3, [r2, #48]	; 0x30
 8003f94:	4b14      	ldr	r3, [pc, #80]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f9c:	613b      	str	r3, [r7, #16]
 8003f9e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8003fa0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003fa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003fa6:	2312      	movs	r3, #18
 8003fa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003faa:	2301      	movs	r3, #1
 8003fac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003fb2:	2304      	movs	r3, #4
 8003fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003fb6:	f107 031c 	add.w	r3, r7, #28
 8003fba:	4619      	mov	r1, r3
 8003fbc:	480d      	ldr	r0, [pc, #52]	; (8003ff4 <HAL_I2C_MspInit+0xec>)
 8003fbe:	f001 ff27 	bl	8005e10 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003fc2:	4b09      	ldr	r3, [pc, #36]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	4a08      	ldr	r2, [pc, #32]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003fc8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8003fce:	4b06      	ldr	r3, [pc, #24]	; (8003fe8 <HAL_I2C_MspInit+0xe0>)
 8003fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fd6:	60fb      	str	r3, [r7, #12]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
}
 8003fda:	bf00      	nop
 8003fdc:	3730      	adds	r7, #48	; 0x30
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40005400 	.word	0x40005400
 8003fe8:	40023800 	.word	0x40023800
 8003fec:	40020400 	.word	0x40020400
 8003ff0:	40005c00 	.word	0x40005c00
 8003ff4:	40021c00 	.word	0x40021c00

08003ff8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a15      	ldr	r2, [pc, #84]	; (800405c <HAL_I2C_MspDeInit+0x64>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d110      	bne.n	800402c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800400a:	4b15      	ldr	r3, [pc, #84]	; (8004060 <HAL_I2C_MspDeInit+0x68>)
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	4a14      	ldr	r2, [pc, #80]	; (8004060 <HAL_I2C_MspDeInit+0x68>)
 8004010:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004014:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 8004016:	f44f 7180 	mov.w	r1, #256	; 0x100
 800401a:	4812      	ldr	r0, [pc, #72]	; (8004064 <HAL_I2C_MspDeInit+0x6c>)
 800401c:	f002 f8a2 	bl	8006164 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 8004020:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004024:	480f      	ldr	r0, [pc, #60]	; (8004064 <HAL_I2C_MspDeInit+0x6c>)
 8004026:	f002 f89d 	bl	8006164 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800402a:	e013      	b.n	8004054 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a0d      	ldr	r2, [pc, #52]	; (8004068 <HAL_I2C_MspDeInit+0x70>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d10e      	bne.n	8004054 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8004036:	4b0a      	ldr	r3, [pc, #40]	; (8004060 <HAL_I2C_MspDeInit+0x68>)
 8004038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403a:	4a09      	ldr	r2, [pc, #36]	; (8004060 <HAL_I2C_MspDeInit+0x68>)
 800403c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004040:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8004042:	2180      	movs	r1, #128	; 0x80
 8004044:	4809      	ldr	r0, [pc, #36]	; (800406c <HAL_I2C_MspDeInit+0x74>)
 8004046:	f002 f88d 	bl	8006164 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 800404a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800404e:	4807      	ldr	r0, [pc, #28]	; (800406c <HAL_I2C_MspDeInit+0x74>)
 8004050:	f002 f888 	bl	8006164 <HAL_GPIO_DeInit>
}
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40005400 	.word	0x40005400
 8004060:	40023800 	.word	0x40023800
 8004064:	40020400 	.word	0x40020400
 8004068:	40005c00 	.word	0x40005c00
 800406c:	40021c00 	.word	0x40021c00

08004070 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b08e      	sub	sp, #56	; 0x38
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004078:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800407c:	2200      	movs	r2, #0
 800407e:	601a      	str	r2, [r3, #0]
 8004080:	605a      	str	r2, [r3, #4]
 8004082:	609a      	str	r2, [r3, #8]
 8004084:	60da      	str	r2, [r3, #12]
 8004086:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a55      	ldr	r2, [pc, #340]	; (80041e4 <HAL_LTDC_MspInit+0x174>)
 800408e:	4293      	cmp	r3, r2
 8004090:	f040 80a3 	bne.w	80041da <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004094:	4b54      	ldr	r3, [pc, #336]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 8004096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004098:	4a53      	ldr	r2, [pc, #332]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 800409a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800409e:	6453      	str	r3, [r2, #68]	; 0x44
 80040a0:	4b51      	ldr	r3, [pc, #324]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80040a8:	623b      	str	r3, [r7, #32]
 80040aa:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040ac:	4b4e      	ldr	r3, [pc, #312]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b0:	4a4d      	ldr	r2, [pc, #308]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040b2:	f043 0310 	orr.w	r3, r3, #16
 80040b6:	6313      	str	r3, [r2, #48]	; 0x30
 80040b8:	4b4b      	ldr	r3, [pc, #300]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040bc:	f003 0310 	and.w	r3, r3, #16
 80040c0:	61fb      	str	r3, [r7, #28]
 80040c2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80040c4:	4b48      	ldr	r3, [pc, #288]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c8:	4a47      	ldr	r2, [pc, #284]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040ce:	6313      	str	r3, [r2, #48]	; 0x30
 80040d0:	4b45      	ldr	r3, [pc, #276]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040d8:	61bb      	str	r3, [r7, #24]
 80040da:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80040dc:	4b42      	ldr	r3, [pc, #264]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e0:	4a41      	ldr	r2, [pc, #260]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040e6:	6313      	str	r3, [r2, #48]	; 0x30
 80040e8:	4b3f      	ldr	r3, [pc, #252]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040f0:	617b      	str	r3, [r7, #20]
 80040f2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80040f4:	4b3c      	ldr	r3, [pc, #240]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f8:	4a3b      	ldr	r2, [pc, #236]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 80040fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040fe:	6313      	str	r3, [r2, #48]	; 0x30
 8004100:	4b39      	ldr	r3, [pc, #228]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 8004102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004108:	613b      	str	r3, [r7, #16]
 800410a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800410c:	4b36      	ldr	r3, [pc, #216]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 800410e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004110:	4a35      	ldr	r2, [pc, #212]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 8004112:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004116:	6313      	str	r3, [r2, #48]	; 0x30
 8004118:	4b33      	ldr	r3, [pc, #204]	; (80041e8 <HAL_LTDC_MspInit+0x178>)
 800411a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004120:	60fb      	str	r3, [r7, #12]
 8004122:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8004124:	2310      	movs	r3, #16
 8004126:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004128:	2302      	movs	r3, #2
 800412a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412c:	2300      	movs	r3, #0
 800412e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004130:	2300      	movs	r3, #0
 8004132:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004134:	230e      	movs	r3, #14
 8004136:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8004138:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800413c:	4619      	mov	r1, r3
 800413e:	482b      	ldr	r0, [pc, #172]	; (80041ec <HAL_LTDC_MspInit+0x17c>)
 8004140:	f001 fe66 	bl	8005e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8004144:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8004148:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800414a:	2302      	movs	r3, #2
 800414c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414e:	2300      	movs	r3, #0
 8004150:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004152:	2300      	movs	r3, #0
 8004154:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004156:	230e      	movs	r3, #14
 8004158:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800415a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800415e:	4619      	mov	r1, r3
 8004160:	4823      	ldr	r0, [pc, #140]	; (80041f0 <HAL_LTDC_MspInit+0x180>)
 8004162:	f001 fe55 	bl	8005e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8004166:	23f7      	movs	r3, #247	; 0xf7
 8004168:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800416a:	2302      	movs	r3, #2
 800416c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800416e:	2300      	movs	r3, #0
 8004170:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004172:	2300      	movs	r3, #0
 8004174:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004176:	230e      	movs	r3, #14
 8004178:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800417a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800417e:	4619      	mov	r1, r3
 8004180:	481c      	ldr	r0, [pc, #112]	; (80041f4 <HAL_LTDC_MspInit+0x184>)
 8004182:	f001 fe45 	bl	8005e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8004186:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800418a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800418c:	2302      	movs	r3, #2
 800418e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004190:	2300      	movs	r3, #0
 8004192:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004194:	2300      	movs	r3, #0
 8004196:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004198:	2309      	movs	r3, #9
 800419a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800419c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041a0:	4619      	mov	r1, r3
 80041a2:	4815      	ldr	r0, [pc, #84]	; (80041f8 <HAL_LTDC_MspInit+0x188>)
 80041a4:	f001 fe34 	bl	8005e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 80041a8:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 80041ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ae:	2302      	movs	r3, #2
 80041b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b2:	2300      	movs	r3, #0
 80041b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041b6:	2300      	movs	r3, #0
 80041b8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80041ba:	230e      	movs	r3, #14
 80041bc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80041be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041c2:	4619      	mov	r1, r3
 80041c4:	480d      	ldr	r0, [pc, #52]	; (80041fc <HAL_LTDC_MspInit+0x18c>)
 80041c6:	f001 fe23 	bl	8005e10 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80041ca:	2200      	movs	r2, #0
 80041cc:	2105      	movs	r1, #5
 80041ce:	2058      	movs	r0, #88	; 0x58
 80041d0:	f001 f8bc 	bl	800534c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80041d4:	2058      	movs	r0, #88	; 0x58
 80041d6:	f001 f8d5 	bl	8005384 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 80041da:	bf00      	nop
 80041dc:	3738      	adds	r7, #56	; 0x38
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40016800 	.word	0x40016800
 80041e8:	40023800 	.word	0x40023800
 80041ec:	40021000 	.word	0x40021000
 80041f0:	40022400 	.word	0x40022400
 80041f4:	40022800 	.word	0x40022800
 80041f8:	40021800 	.word	0x40021800
 80041fc:	40022000 	.word	0x40022000

08004200 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a07      	ldr	r2, [pc, #28]	; (800422c <HAL_RTC_MspInit+0x2c>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d105      	bne.n	800421e <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004212:	4b07      	ldr	r3, [pc, #28]	; (8004230 <HAL_RTC_MspInit+0x30>)
 8004214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004216:	4a06      	ldr	r2, [pc, #24]	; (8004230 <HAL_RTC_MspInit+0x30>)
 8004218:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800421c:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800421e:	bf00      	nop
 8004220:	370c      	adds	r7, #12
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr
 800422a:	bf00      	nop
 800422c:	40002800 	.word	0x40002800
 8004230:	40023800 	.word	0x40023800

08004234 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08a      	sub	sp, #40	; 0x28
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800423c:	f107 0314 	add.w	r3, r7, #20
 8004240:	2200      	movs	r2, #0
 8004242:	601a      	str	r2, [r3, #0]
 8004244:	605a      	str	r2, [r3, #4]
 8004246:	609a      	str	r2, [r3, #8]
 8004248:	60da      	str	r2, [r3, #12]
 800424a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a2d      	ldr	r2, [pc, #180]	; (8004308 <HAL_SPI_MspInit+0xd4>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d154      	bne.n	8004300 <HAL_SPI_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004256:	4b2d      	ldr	r3, [pc, #180]	; (800430c <HAL_SPI_MspInit+0xd8>)
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	4a2c      	ldr	r2, [pc, #176]	; (800430c <HAL_SPI_MspInit+0xd8>)
 800425c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004260:	6413      	str	r3, [r2, #64]	; 0x40
 8004262:	4b2a      	ldr	r3, [pc, #168]	; (800430c <HAL_SPI_MspInit+0xd8>)
 8004264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004266:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800426a:	613b      	str	r3, [r7, #16]
 800426c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800426e:	4b27      	ldr	r3, [pc, #156]	; (800430c <HAL_SPI_MspInit+0xd8>)
 8004270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004272:	4a26      	ldr	r2, [pc, #152]	; (800430c <HAL_SPI_MspInit+0xd8>)
 8004274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004278:	6313      	str	r3, [r2, #48]	; 0x30
 800427a:	4b24      	ldr	r3, [pc, #144]	; (800430c <HAL_SPI_MspInit+0xd8>)
 800427c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004286:	4b21      	ldr	r3, [pc, #132]	; (800430c <HAL_SPI_MspInit+0xd8>)
 8004288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428a:	4a20      	ldr	r2, [pc, #128]	; (800430c <HAL_SPI_MspInit+0xd8>)
 800428c:	f043 0302 	orr.w	r3, r3, #2
 8004290:	6313      	str	r3, [r2, #48]	; 0x30
 8004292:	4b1e      	ldr	r3, [pc, #120]	; (800430c <HAL_SPI_MspInit+0xd8>)
 8004294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004296:	f003 0302 	and.w	r3, r3, #2
 800429a:	60bb      	str	r3, [r7, #8]
 800429c:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 800429e:	2302      	movs	r3, #2
 80042a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042a2:	2302      	movs	r3, #2
 80042a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a6:	2300      	movs	r3, #0
 80042a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042aa:	2300      	movs	r3, #0
 80042ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80042ae:	2305      	movs	r3, #5
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 80042b2:	f107 0314 	add.w	r3, r7, #20
 80042b6:	4619      	mov	r1, r3
 80042b8:	4815      	ldr	r0, [pc, #84]	; (8004310 <HAL_SPI_MspInit+0xdc>)
 80042ba:	f001 fda9 	bl	8005e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80042be:	2301      	movs	r3, #1
 80042c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c2:	2302      	movs	r3, #2
 80042c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c6:	2300      	movs	r3, #0
 80042c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ca:	2303      	movs	r3, #3
 80042cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80042ce:	2305      	movs	r3, #5
 80042d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80042d2:	f107 0314 	add.w	r3, r7, #20
 80042d6:	4619      	mov	r1, r3
 80042d8:	480d      	ldr	r0, [pc, #52]	; (8004310 <HAL_SPI_MspInit+0xdc>)
 80042da:	f001 fd99 	bl	8005e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80042de:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80042e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e4:	2302      	movs	r3, #2
 80042e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042e8:	2300      	movs	r3, #0
 80042ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ec:	2303      	movs	r3, #3
 80042ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80042f0:	2305      	movs	r3, #5
 80042f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042f4:	f107 0314 	add.w	r3, r7, #20
 80042f8:	4619      	mov	r1, r3
 80042fa:	4806      	ldr	r0, [pc, #24]	; (8004314 <HAL_SPI_MspInit+0xe0>)
 80042fc:	f001 fd88 	bl	8005e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004300:	bf00      	nop
 8004302:	3728      	adds	r7, #40	; 0x28
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40003800 	.word	0x40003800
 800430c:	40023800 	.word	0x40023800
 8004310:	40022000 	.word	0x40022000
 8004314:	40020400 	.word	0x40020400

08004318 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004318:	b480      	push	{r7}
 800431a:	b089      	sub	sp, #36	; 0x24
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a2e      	ldr	r2, [pc, #184]	; (80043e0 <HAL_TIM_Base_MspInit+0xc8>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d10c      	bne.n	8004344 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800432a:	4b2e      	ldr	r3, [pc, #184]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	4a2d      	ldr	r2, [pc, #180]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 8004330:	f043 0301 	orr.w	r3, r3, #1
 8004334:	6453      	str	r3, [r2, #68]	; 0x44
 8004336:	4b2b      	ldr	r3, [pc, #172]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 8004338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800433a:	f003 0301 	and.w	r3, r3, #1
 800433e:	61fb      	str	r3, [r7, #28]
 8004340:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004342:	e046      	b.n	80043d2 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800434c:	d10c      	bne.n	8004368 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800434e:	4b25      	ldr	r3, [pc, #148]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	4a24      	ldr	r2, [pc, #144]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 8004354:	f043 0301 	orr.w	r3, r3, #1
 8004358:	6413      	str	r3, [r2, #64]	; 0x40
 800435a:	4b22      	ldr	r3, [pc, #136]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 800435c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	61bb      	str	r3, [r7, #24]
 8004364:	69bb      	ldr	r3, [r7, #24]
}
 8004366:	e034      	b.n	80043d2 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a1e      	ldr	r2, [pc, #120]	; (80043e8 <HAL_TIM_Base_MspInit+0xd0>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d10c      	bne.n	800438c <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004372:	4b1c      	ldr	r3, [pc, #112]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	4a1b      	ldr	r2, [pc, #108]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 8004378:	f043 0302 	orr.w	r3, r3, #2
 800437c:	6413      	str	r3, [r2, #64]	; 0x40
 800437e:	4b19      	ldr	r3, [pc, #100]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	617b      	str	r3, [r7, #20]
 8004388:	697b      	ldr	r3, [r7, #20]
}
 800438a:	e022      	b.n	80043d2 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a16      	ldr	r2, [pc, #88]	; (80043ec <HAL_TIM_Base_MspInit+0xd4>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d10c      	bne.n	80043b0 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004396:	4b13      	ldr	r3, [pc, #76]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 8004398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439a:	4a12      	ldr	r2, [pc, #72]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 800439c:	f043 0308 	orr.w	r3, r3, #8
 80043a0:	6413      	str	r3, [r2, #64]	; 0x40
 80043a2:	4b10      	ldr	r3, [pc, #64]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	f003 0308 	and.w	r3, r3, #8
 80043aa:	613b      	str	r3, [r7, #16]
 80043ac:	693b      	ldr	r3, [r7, #16]
}
 80043ae:	e010      	b.n	80043d2 <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a0e      	ldr	r2, [pc, #56]	; (80043f0 <HAL_TIM_Base_MspInit+0xd8>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d10b      	bne.n	80043d2 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80043ba:	4b0a      	ldr	r3, [pc, #40]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 80043bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043be:	4a09      	ldr	r2, [pc, #36]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 80043c0:	f043 0302 	orr.w	r3, r3, #2
 80043c4:	6453      	str	r3, [r2, #68]	; 0x44
 80043c6:	4b07      	ldr	r3, [pc, #28]	; (80043e4 <HAL_TIM_Base_MspInit+0xcc>)
 80043c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	60fb      	str	r3, [r7, #12]
 80043d0:	68fb      	ldr	r3, [r7, #12]
}
 80043d2:	bf00      	nop
 80043d4:	3724      	adds	r7, #36	; 0x24
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	40010000 	.word	0x40010000
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40000400 	.word	0x40000400
 80043ec:	40000c00 	.word	0x40000c00
 80043f0:	40010400 	.word	0x40010400

080043f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b08a      	sub	sp, #40	; 0x28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043fc:	f107 0314 	add.w	r3, r7, #20
 8004400:	2200      	movs	r2, #0
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	605a      	str	r2, [r3, #4]
 8004406:	609a      	str	r2, [r3, #8]
 8004408:	60da      	str	r2, [r3, #12]
 800440a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a22      	ldr	r2, [pc, #136]	; (800449c <HAL_TIM_MspPostInit+0xa8>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d11c      	bne.n	8004450 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004416:	4b22      	ldr	r3, [pc, #136]	; (80044a0 <HAL_TIM_MspPostInit+0xac>)
 8004418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800441a:	4a21      	ldr	r2, [pc, #132]	; (80044a0 <HAL_TIM_MspPostInit+0xac>)
 800441c:	f043 0302 	orr.w	r3, r3, #2
 8004420:	6313      	str	r3, [r2, #48]	; 0x30
 8004422:	4b1f      	ldr	r3, [pc, #124]	; (80044a0 <HAL_TIM_MspPostInit+0xac>)
 8004424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004426:	f003 0302 	and.w	r3, r3, #2
 800442a:	613b      	str	r3, [r7, #16]
 800442c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800442e:	2310      	movs	r3, #16
 8004430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004432:	2302      	movs	r3, #2
 8004434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004436:	2300      	movs	r3, #0
 8004438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800443a:	2300      	movs	r3, #0
 800443c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800443e:	2302      	movs	r3, #2
 8004440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004442:	f107 0314 	add.w	r3, r7, #20
 8004446:	4619      	mov	r1, r3
 8004448:	4816      	ldr	r0, [pc, #88]	; (80044a4 <HAL_TIM_MspPostInit+0xb0>)
 800444a:	f001 fce1 	bl	8005e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800444e:	e020      	b.n	8004492 <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM8)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a14      	ldr	r2, [pc, #80]	; (80044a8 <HAL_TIM_MspPostInit+0xb4>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d11b      	bne.n	8004492 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800445a:	4b11      	ldr	r3, [pc, #68]	; (80044a0 <HAL_TIM_MspPostInit+0xac>)
 800445c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445e:	4a10      	ldr	r2, [pc, #64]	; (80044a0 <HAL_TIM_MspPostInit+0xac>)
 8004460:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004464:	6313      	str	r3, [r2, #48]	; 0x30
 8004466:	4b0e      	ldr	r3, [pc, #56]	; (80044a0 <HAL_TIM_MspPostInit+0xac>)
 8004468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800446e:	60fb      	str	r3, [r7, #12]
 8004470:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004472:	2304      	movs	r3, #4
 8004474:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004476:	2302      	movs	r3, #2
 8004478:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447a:	2300      	movs	r3, #0
 800447c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800447e:	2300      	movs	r3, #0
 8004480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004482:	2303      	movs	r3, #3
 8004484:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004486:	f107 0314 	add.w	r3, r7, #20
 800448a:	4619      	mov	r1, r3
 800448c:	4807      	ldr	r0, [pc, #28]	; (80044ac <HAL_TIM_MspPostInit+0xb8>)
 800448e:	f001 fcbf 	bl	8005e10 <HAL_GPIO_Init>
}
 8004492:	bf00      	nop
 8004494:	3728      	adds	r7, #40	; 0x28
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	40000400 	.word	0x40000400
 80044a0:	40023800 	.word	0x40023800
 80044a4:	40020400 	.word	0x40020400
 80044a8:	40010400 	.word	0x40010400
 80044ac:	40022000 	.word	0x40022000

080044b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b08e      	sub	sp, #56	; 0x38
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
 80044c0:	605a      	str	r2, [r3, #4]
 80044c2:	609a      	str	r2, [r3, #8]
 80044c4:	60da      	str	r2, [r3, #12]
 80044c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART7)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a57      	ldr	r2, [pc, #348]	; (800462c <HAL_UART_MspInit+0x17c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d128      	bne.n	8004524 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 80044d2:	4b57      	ldr	r3, [pc, #348]	; (8004630 <HAL_UART_MspInit+0x180>)
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	4a56      	ldr	r2, [pc, #344]	; (8004630 <HAL_UART_MspInit+0x180>)
 80044d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80044dc:	6413      	str	r3, [r2, #64]	; 0x40
 80044de:	4b54      	ldr	r3, [pc, #336]	; (8004630 <HAL_UART_MspInit+0x180>)
 80044e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80044e6:	623b      	str	r3, [r7, #32]
 80044e8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80044ea:	4b51      	ldr	r3, [pc, #324]	; (8004630 <HAL_UART_MspInit+0x180>)
 80044ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ee:	4a50      	ldr	r2, [pc, #320]	; (8004630 <HAL_UART_MspInit+0x180>)
 80044f0:	f043 0320 	orr.w	r3, r3, #32
 80044f4:	6313      	str	r3, [r2, #48]	; 0x30
 80044f6:	4b4e      	ldr	r3, [pc, #312]	; (8004630 <HAL_UART_MspInit+0x180>)
 80044f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fa:	f003 0320 	and.w	r3, r3, #32
 80044fe:	61fb      	str	r3, [r7, #28]
 8004500:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004502:	23c0      	movs	r3, #192	; 0xc0
 8004504:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004506:	2302      	movs	r3, #2
 8004508:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450a:	2300      	movs	r3, #0
 800450c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800450e:	2303      	movs	r3, #3
 8004510:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004512:	2308      	movs	r3, #8
 8004514:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004516:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800451a:	4619      	mov	r1, r3
 800451c:	4845      	ldr	r0, [pc, #276]	; (8004634 <HAL_UART_MspInit+0x184>)
 800451e:	f001 fc77 	bl	8005e10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004522:	e07f      	b.n	8004624 <HAL_UART_MspInit+0x174>
  else if(huart->Instance==USART1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a43      	ldr	r2, [pc, #268]	; (8004638 <HAL_UART_MspInit+0x188>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d14d      	bne.n	80045ca <HAL_UART_MspInit+0x11a>
    __HAL_RCC_USART1_CLK_ENABLE();
 800452e:	4b40      	ldr	r3, [pc, #256]	; (8004630 <HAL_UART_MspInit+0x180>)
 8004530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004532:	4a3f      	ldr	r2, [pc, #252]	; (8004630 <HAL_UART_MspInit+0x180>)
 8004534:	f043 0310 	orr.w	r3, r3, #16
 8004538:	6453      	str	r3, [r2, #68]	; 0x44
 800453a:	4b3d      	ldr	r3, [pc, #244]	; (8004630 <HAL_UART_MspInit+0x180>)
 800453c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800453e:	f003 0310 	and.w	r3, r3, #16
 8004542:	61bb      	str	r3, [r7, #24]
 8004544:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004546:	4b3a      	ldr	r3, [pc, #232]	; (8004630 <HAL_UART_MspInit+0x180>)
 8004548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454a:	4a39      	ldr	r2, [pc, #228]	; (8004630 <HAL_UART_MspInit+0x180>)
 800454c:	f043 0302 	orr.w	r3, r3, #2
 8004550:	6313      	str	r3, [r2, #48]	; 0x30
 8004552:	4b37      	ldr	r3, [pc, #220]	; (8004630 <HAL_UART_MspInit+0x180>)
 8004554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	617b      	str	r3, [r7, #20]
 800455c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800455e:	4b34      	ldr	r3, [pc, #208]	; (8004630 <HAL_UART_MspInit+0x180>)
 8004560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004562:	4a33      	ldr	r2, [pc, #204]	; (8004630 <HAL_UART_MspInit+0x180>)
 8004564:	f043 0301 	orr.w	r3, r3, #1
 8004568:	6313      	str	r3, [r2, #48]	; 0x30
 800456a:	4b31      	ldr	r3, [pc, #196]	; (8004630 <HAL_UART_MspInit+0x180>)
 800456c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	613b      	str	r3, [r7, #16]
 8004574:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004576:	2380      	movs	r3, #128	; 0x80
 8004578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800457a:	2302      	movs	r3, #2
 800457c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800457e:	2300      	movs	r3, #0
 8004580:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004582:	2300      	movs	r3, #0
 8004584:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004586:	2307      	movs	r3, #7
 8004588:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 800458a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800458e:	4619      	mov	r1, r3
 8004590:	482a      	ldr	r0, [pc, #168]	; (800463c <HAL_UART_MspInit+0x18c>)
 8004592:	f001 fc3d 	bl	8005e10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004596:	f44f 7300 	mov.w	r3, #512	; 0x200
 800459a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800459c:	2302      	movs	r3, #2
 800459e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a0:	2300      	movs	r3, #0
 80045a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045a4:	2300      	movs	r3, #0
 80045a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80045a8:	2307      	movs	r3, #7
 80045aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80045ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045b0:	4619      	mov	r1, r3
 80045b2:	4823      	ldr	r0, [pc, #140]	; (8004640 <HAL_UART_MspInit+0x190>)
 80045b4:	f001 fc2c 	bl	8005e10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80045b8:	2200      	movs	r2, #0
 80045ba:	2105      	movs	r1, #5
 80045bc:	2025      	movs	r0, #37	; 0x25
 80045be:	f000 fec5 	bl	800534c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80045c2:	2025      	movs	r0, #37	; 0x25
 80045c4:	f000 fede 	bl	8005384 <HAL_NVIC_EnableIRQ>
}
 80045c8:	e02c      	b.n	8004624 <HAL_UART_MspInit+0x174>
  else if(huart->Instance==USART6)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a1d      	ldr	r2, [pc, #116]	; (8004644 <HAL_UART_MspInit+0x194>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d127      	bne.n	8004624 <HAL_UART_MspInit+0x174>
    __HAL_RCC_USART6_CLK_ENABLE();
 80045d4:	4b16      	ldr	r3, [pc, #88]	; (8004630 <HAL_UART_MspInit+0x180>)
 80045d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d8:	4a15      	ldr	r2, [pc, #84]	; (8004630 <HAL_UART_MspInit+0x180>)
 80045da:	f043 0320 	orr.w	r3, r3, #32
 80045de:	6453      	str	r3, [r2, #68]	; 0x44
 80045e0:	4b13      	ldr	r3, [pc, #76]	; (8004630 <HAL_UART_MspInit+0x180>)
 80045e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e4:	f003 0320 	and.w	r3, r3, #32
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045ec:	4b10      	ldr	r3, [pc, #64]	; (8004630 <HAL_UART_MspInit+0x180>)
 80045ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f0:	4a0f      	ldr	r2, [pc, #60]	; (8004630 <HAL_UART_MspInit+0x180>)
 80045f2:	f043 0304 	orr.w	r3, r3, #4
 80045f6:	6313      	str	r3, [r2, #48]	; 0x30
 80045f8:	4b0d      	ldr	r3, [pc, #52]	; (8004630 <HAL_UART_MspInit+0x180>)
 80045fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fc:	f003 0304 	and.w	r3, r3, #4
 8004600:	60bb      	str	r3, [r7, #8]
 8004602:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004604:	23c0      	movs	r3, #192	; 0xc0
 8004606:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004608:	2302      	movs	r3, #2
 800460a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800460c:	2300      	movs	r3, #0
 800460e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004610:	2303      	movs	r3, #3
 8004612:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004614:	2308      	movs	r3, #8
 8004616:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004618:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800461c:	4619      	mov	r1, r3
 800461e:	480a      	ldr	r0, [pc, #40]	; (8004648 <HAL_UART_MspInit+0x198>)
 8004620:	f001 fbf6 	bl	8005e10 <HAL_GPIO_Init>
}
 8004624:	bf00      	nop
 8004626:	3738      	adds	r7, #56	; 0x38
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	40007800 	.word	0x40007800
 8004630:	40023800 	.word	0x40023800
 8004634:	40021400 	.word	0x40021400
 8004638:	40011000 	.word	0x40011000
 800463c:	40020400 	.word	0x40020400
 8004640:	40020000 	.word	0x40020000
 8004644:	40011400 	.word	0x40011400
 8004648:	40020800 	.word	0x40020800

0800464c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800464c:	b580      	push	{r7, lr}
 800464e:	b086      	sub	sp, #24
 8004650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004652:	1d3b      	adds	r3, r7, #4
 8004654:	2200      	movs	r2, #0
 8004656:	601a      	str	r2, [r3, #0]
 8004658:	605a      	str	r2, [r3, #4]
 800465a:	609a      	str	r2, [r3, #8]
 800465c:	60da      	str	r2, [r3, #12]
 800465e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004660:	4b3a      	ldr	r3, [pc, #232]	; (800474c <HAL_FMC_MspInit+0x100>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d16d      	bne.n	8004744 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8004668:	4b38      	ldr	r3, [pc, #224]	; (800474c <HAL_FMC_MspInit+0x100>)
 800466a:	2201      	movs	r2, #1
 800466c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800466e:	4b38      	ldr	r3, [pc, #224]	; (8004750 <HAL_FMC_MspInit+0x104>)
 8004670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004672:	4a37      	ldr	r2, [pc, #220]	; (8004750 <HAL_FMC_MspInit+0x104>)
 8004674:	f043 0301 	orr.w	r3, r3, #1
 8004678:	6393      	str	r3, [r2, #56]	; 0x38
 800467a:	4b35      	ldr	r3, [pc, #212]	; (8004750 <HAL_FMC_MspInit+0x104>)
 800467c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	603b      	str	r3, [r7, #0]
 8004684:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 8004686:	f64f 7383 	movw	r3, #65411	; 0xff83
 800468a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800468c:	2302      	movs	r3, #2
 800468e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004690:	2300      	movs	r3, #0
 8004692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004694:	2303      	movs	r3, #3
 8004696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004698:	230c      	movs	r3, #12
 800469a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800469c:	1d3b      	adds	r3, r7, #4
 800469e:	4619      	mov	r1, r3
 80046a0:	482c      	ldr	r0, [pc, #176]	; (8004754 <HAL_FMC_MspInit+0x108>)
 80046a2:	f001 fbb5 	bl	8005e10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 80046a6:	f248 1333 	movw	r3, #33075	; 0x8133
 80046aa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ac:	2302      	movs	r3, #2
 80046ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046b0:	2300      	movs	r3, #0
 80046b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046b4:	2303      	movs	r3, #3
 80046b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80046b8:	230c      	movs	r3, #12
 80046ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80046bc:	1d3b      	adds	r3, r7, #4
 80046be:	4619      	mov	r1, r3
 80046c0:	4825      	ldr	r0, [pc, #148]	; (8004758 <HAL_FMC_MspInit+0x10c>)
 80046c2:	f001 fba5 	bl	8005e10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 80046c6:	f24c 7303 	movw	r3, #50947	; 0xc703
 80046ca:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046cc:	2302      	movs	r3, #2
 80046ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d0:	2300      	movs	r3, #0
 80046d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046d4:	2303      	movs	r3, #3
 80046d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80046d8:	230c      	movs	r3, #12
 80046da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80046dc:	1d3b      	adds	r3, r7, #4
 80046de:	4619      	mov	r1, r3
 80046e0:	481e      	ldr	r0, [pc, #120]	; (800475c <HAL_FMC_MspInit+0x110>)
 80046e2:	f001 fb95 	bl	8005e10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80046e6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80046ea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046ec:	2302      	movs	r3, #2
 80046ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f0:	2300      	movs	r3, #0
 80046f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046f4:	2303      	movs	r3, #3
 80046f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80046f8:	230c      	movs	r3, #12
 80046fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80046fc:	1d3b      	adds	r3, r7, #4
 80046fe:	4619      	mov	r1, r3
 8004700:	4817      	ldr	r0, [pc, #92]	; (8004760 <HAL_FMC_MspInit+0x114>)
 8004702:	f001 fb85 	bl	8005e10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3;
 8004706:	2328      	movs	r3, #40	; 0x28
 8004708:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470a:	2302      	movs	r3, #2
 800470c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470e:	2300      	movs	r3, #0
 8004710:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004712:	2303      	movs	r3, #3
 8004714:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004716:	230c      	movs	r3, #12
 8004718:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800471a:	1d3b      	adds	r3, r7, #4
 800471c:	4619      	mov	r1, r3
 800471e:	4811      	ldr	r0, [pc, #68]	; (8004764 <HAL_FMC_MspInit+0x118>)
 8004720:	f001 fb76 	bl	8005e10 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004724:	2308      	movs	r3, #8
 8004726:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004728:	2302      	movs	r3, #2
 800472a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004730:	2303      	movs	r3, #3
 8004732:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004734:	230c      	movs	r3, #12
 8004736:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004738:	1d3b      	adds	r3, r7, #4
 800473a:	4619      	mov	r1, r3
 800473c:	480a      	ldr	r0, [pc, #40]	; (8004768 <HAL_FMC_MspInit+0x11c>)
 800473e:	f001 fb67 	bl	8005e10 <HAL_GPIO_Init>
 8004742:	e000      	b.n	8004746 <HAL_FMC_MspInit+0xfa>
    return;
 8004744:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8004746:	3718      	adds	r7, #24
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	20000578 	.word	0x20000578
 8004750:	40023800 	.word	0x40023800
 8004754:	40021000 	.word	0x40021000
 8004758:	40021800 	.word	0x40021800
 800475c:	40020c00 	.word	0x40020c00
 8004760:	40021400 	.word	0x40021400
 8004764:	40021c00 	.word	0x40021c00
 8004768:	40020800 	.word	0x40020800

0800476c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004774:	f7ff ff6a 	bl	800464c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8004778:	bf00      	nop
 800477a:	3708      	adds	r7, #8
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b08c      	sub	sp, #48	; 0x30
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004788:	2300      	movs	r3, #0
 800478a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800478c:	2300      	movs	r3, #0
 800478e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004790:	2200      	movs	r2, #0
 8004792:	6879      	ldr	r1, [r7, #4]
 8004794:	2036      	movs	r0, #54	; 0x36
 8004796:	f000 fdd9 	bl	800534c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800479a:	2036      	movs	r0, #54	; 0x36
 800479c:	f000 fdf2 	bl	8005384 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80047a0:	4b1f      	ldr	r3, [pc, #124]	; (8004820 <HAL_InitTick+0xa0>)
 80047a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a4:	4a1e      	ldr	r2, [pc, #120]	; (8004820 <HAL_InitTick+0xa0>)
 80047a6:	f043 0310 	orr.w	r3, r3, #16
 80047aa:	6413      	str	r3, [r2, #64]	; 0x40
 80047ac:	4b1c      	ldr	r3, [pc, #112]	; (8004820 <HAL_InitTick+0xa0>)
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	f003 0310 	and.w	r3, r3, #16
 80047b4:	60fb      	str	r3, [r7, #12]
 80047b6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80047b8:	f107 0210 	add.w	r2, r7, #16
 80047bc:	f107 0314 	add.w	r3, r7, #20
 80047c0:	4611      	mov	r1, r2
 80047c2:	4618      	mov	r0, r3
 80047c4:	f003 fc08 	bl	8007fd8 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80047c8:	f003 fbde 	bl	8007f88 <HAL_RCC_GetPCLK1Freq>
 80047cc:	4603      	mov	r3, r0
 80047ce:	005b      	lsls	r3, r3, #1
 80047d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80047d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d4:	4a13      	ldr	r2, [pc, #76]	; (8004824 <HAL_InitTick+0xa4>)
 80047d6:	fba2 2303 	umull	r2, r3, r2, r3
 80047da:	0c9b      	lsrs	r3, r3, #18
 80047dc:	3b01      	subs	r3, #1
 80047de:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80047e0:	4b11      	ldr	r3, [pc, #68]	; (8004828 <HAL_InitTick+0xa8>)
 80047e2:	4a12      	ldr	r2, [pc, #72]	; (800482c <HAL_InitTick+0xac>)
 80047e4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80047e6:	4b10      	ldr	r3, [pc, #64]	; (8004828 <HAL_InitTick+0xa8>)
 80047e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80047ec:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80047ee:	4a0e      	ldr	r2, [pc, #56]	; (8004828 <HAL_InitTick+0xa8>)
 80047f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80047f4:	4b0c      	ldr	r3, [pc, #48]	; (8004828 <HAL_InitTick+0xa8>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047fa:	4b0b      	ldr	r3, [pc, #44]	; (8004828 <HAL_InitTick+0xa8>)
 80047fc:	2200      	movs	r2, #0
 80047fe:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8004800:	4809      	ldr	r0, [pc, #36]	; (8004828 <HAL_InitTick+0xa8>)
 8004802:	f004 fcdc 	bl	80091be <HAL_TIM_Base_Init>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d104      	bne.n	8004816 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800480c:	4806      	ldr	r0, [pc, #24]	; (8004828 <HAL_InitTick+0xa8>)
 800480e:	f004 fd01 	bl	8009214 <HAL_TIM_Base_Start_IT>
 8004812:	4603      	mov	r3, r0
 8004814:	e000      	b.n	8004818 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
}
 8004818:	4618      	mov	r0, r3
 800481a:	3730      	adds	r7, #48	; 0x30
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40023800 	.word	0x40023800
 8004824:	431bde83 	.word	0x431bde83
 8004828:	20008d6c 	.word	0x20008d6c
 800482c:	40001000 	.word	0x40001000

08004830 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004830:	b480      	push	{r7}
 8004832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004834:	e7fe      	b.n	8004834 <NMI_Handler+0x4>

08004836 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004836:	b480      	push	{r7}
 8004838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800483a:	e7fe      	b.n	800483a <HardFault_Handler+0x4>

0800483c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004840:	e7fe      	b.n	8004840 <MemManage_Handler+0x4>

08004842 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004842:	b480      	push	{r7}
 8004844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004846:	e7fe      	b.n	8004846 <BusFault_Handler+0x4>

08004848 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800484c:	e7fe      	b.n	800484c <UsageFault_Handler+0x4>

0800484e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800484e:	b480      	push	{r7}
 8004850:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004852:	bf00      	nop
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004860:	4802      	ldr	r0, [pc, #8]	; (800486c <USART1_IRQHandler+0x10>)
 8004862:	f005 ff5d 	bl	800a720 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004866:	bf00      	nop
 8004868:	bd80      	pop	{r7, pc}
 800486a:	bf00      	nop
 800486c:	20008a58 	.word	0x20008a58

08004870 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004874:	4803      	ldr	r0, [pc, #12]	; (8004884 <TIM6_DAC_IRQHandler+0x14>)
 8004876:	f000 fdb5 	bl	80053e4 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 800487a:	4803      	ldr	r0, [pc, #12]	; (8004888 <TIM6_DAC_IRQHandler+0x18>)
 800487c:	f004 fd29 	bl	80092d2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004880:	bf00      	nop
 8004882:	bd80      	pop	{r7, pc}
 8004884:	20008ad8 	.word	0x20008ad8
 8004888:	20008d6c 	.word	0x20008d6c

0800488c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8004890:	4802      	ldr	r0, [pc, #8]	; (800489c <LTDC_IRQHandler+0x10>)
 8004892:	f002 fc23 	bl	80070dc <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8004896:	bf00      	nop
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	20008920 	.word	0x20008920

080048a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80048a8:	4a14      	ldr	r2, [pc, #80]	; (80048fc <_sbrk+0x5c>)
 80048aa:	4b15      	ldr	r3, [pc, #84]	; (8004900 <_sbrk+0x60>)
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80048b4:	4b13      	ldr	r3, [pc, #76]	; (8004904 <_sbrk+0x64>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d102      	bne.n	80048c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80048bc:	4b11      	ldr	r3, [pc, #68]	; (8004904 <_sbrk+0x64>)
 80048be:	4a12      	ldr	r2, [pc, #72]	; (8004908 <_sbrk+0x68>)
 80048c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80048c2:	4b10      	ldr	r3, [pc, #64]	; (8004904 <_sbrk+0x64>)
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4413      	add	r3, r2
 80048ca:	693a      	ldr	r2, [r7, #16]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d207      	bcs.n	80048e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80048d0:	f009 fb20 	bl	800df14 <__errno>
 80048d4:	4602      	mov	r2, r0
 80048d6:	230c      	movs	r3, #12
 80048d8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80048da:	f04f 33ff 	mov.w	r3, #4294967295
 80048de:	e009      	b.n	80048f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80048e0:	4b08      	ldr	r3, [pc, #32]	; (8004904 <_sbrk+0x64>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80048e6:	4b07      	ldr	r3, [pc, #28]	; (8004904 <_sbrk+0x64>)
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4413      	add	r3, r2
 80048ee:	4a05      	ldr	r2, [pc, #20]	; (8004904 <_sbrk+0x64>)
 80048f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80048f2:	68fb      	ldr	r3, [r7, #12]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3718      	adds	r7, #24
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	20050000 	.word	0x20050000
 8004900:	00000400 	.word	0x00000400
 8004904:	2000057c 	.word	0x2000057c
 8004908:	20008db8 	.word	0x20008db8

0800490c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004910:	4b08      	ldr	r3, [pc, #32]	; (8004934 <SystemInit+0x28>)
 8004912:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004916:	4a07      	ldr	r2, [pc, #28]	; (8004934 <SystemInit+0x28>)
 8004918:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800491c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004920:	4b04      	ldr	r3, [pc, #16]	; (8004934 <SystemInit+0x28>)
 8004922:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004926:	609a      	str	r2, [r3, #8]
#endif
}
 8004928:	bf00      	nop
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	e000ed00 	.word	0xe000ed00

08004938 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004938:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004970 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800493c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800493e:	e003      	b.n	8004948 <LoopCopyDataInit>

08004940 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004940:	4b0c      	ldr	r3, [pc, #48]	; (8004974 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004942:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004944:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004946:	3104      	adds	r1, #4

08004948 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004948:	480b      	ldr	r0, [pc, #44]	; (8004978 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800494a:	4b0c      	ldr	r3, [pc, #48]	; (800497c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800494c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800494e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004950:	d3f6      	bcc.n	8004940 <CopyDataInit>
  ldr  r2, =_sbss
 8004952:	4a0b      	ldr	r2, [pc, #44]	; (8004980 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004954:	e002      	b.n	800495c <LoopFillZerobss>

08004956 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004956:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004958:	f842 3b04 	str.w	r3, [r2], #4

0800495c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800495c:	4b09      	ldr	r3, [pc, #36]	; (8004984 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800495e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004960:	d3f9      	bcc.n	8004956 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004962:	f7ff ffd3 	bl	800490c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004966:	f009 fadb 	bl	800df20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800496a:	f7fc f8f7 	bl	8000b5c <main>
  bx  lr    
 800496e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004970:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004974:	08010864 	.word	0x08010864
  ldr  r0, =_sdata
 8004978:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800497c:	200000b8 	.word	0x200000b8
  ldr  r2, =_sbss
 8004980:	200000b8 	.word	0x200000b8
  ldr  r3, = _ebss
 8004984:	20008db4 	.word	0x20008db4

08004988 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004988:	e7fe      	b.n	8004988 <ADC_IRQHandler>

0800498a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800498a:	b580      	push	{r7, lr}
 800498c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800498e:	2003      	movs	r0, #3
 8004990:	f000 fcd1 	bl	8005336 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004994:	2000      	movs	r0, #0
 8004996:	f7ff fef3 	bl	8004780 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800499a:	f7ff f9b7 	bl	8003d0c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80049a8:	4b06      	ldr	r3, [pc, #24]	; (80049c4 <HAL_IncTick+0x20>)
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	461a      	mov	r2, r3
 80049ae:	4b06      	ldr	r3, [pc, #24]	; (80049c8 <HAL_IncTick+0x24>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4413      	add	r3, r2
 80049b4:	4a04      	ldr	r2, [pc, #16]	; (80049c8 <HAL_IncTick+0x24>)
 80049b6:	6013      	str	r3, [r2, #0]
}
 80049b8:	bf00      	nop
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	2000004c 	.word	0x2000004c
 80049c8:	20008dac 	.word	0x20008dac

080049cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80049cc:	b480      	push	{r7}
 80049ce:	af00      	add	r7, sp, #0
  return uwTick;
 80049d0:	4b03      	ldr	r3, [pc, #12]	; (80049e0 <HAL_GetTick+0x14>)
 80049d2:	681b      	ldr	r3, [r3, #0]
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	20008dac 	.word	0x20008dac

080049e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049e4:	b580      	push	{r7, lr}
 80049e6:	b084      	sub	sp, #16
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049ec:	f7ff ffee 	bl	80049cc <HAL_GetTick>
 80049f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fc:	d005      	beq.n	8004a0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049fe:	4b09      	ldr	r3, [pc, #36]	; (8004a24 <HAL_Delay+0x40>)
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	461a      	mov	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	4413      	add	r3, r2
 8004a08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004a0a:	bf00      	nop
 8004a0c:	f7ff ffde 	bl	80049cc <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d8f7      	bhi.n	8004a0c <HAL_Delay+0x28>
  {
  }
}
 8004a1c:	bf00      	nop
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	2000004c 	.word	0x2000004c

08004a28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a30:	2300      	movs	r3, #0
 8004a32:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d101      	bne.n	8004a3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e031      	b.n	8004aa2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d109      	bne.n	8004a5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f7ff f988 	bl	8003d5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	f003 0310 	and.w	r3, r3, #16
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d116      	bne.n	8004a94 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a6a:	4b10      	ldr	r3, [pc, #64]	; (8004aac <HAL_ADC_Init+0x84>)
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	f043 0202 	orr.w	r2, r3, #2
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f000 fab6 	bl	8004fe8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a86:	f023 0303 	bic.w	r3, r3, #3
 8004a8a:	f043 0201 	orr.w	r2, r3, #1
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	641a      	str	r2, [r3, #64]	; 0x40
 8004a92:	e001      	b.n	8004a98 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004a94:	2301      	movs	r3, #1
 8004a96:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
 8004aaa:	bf00      	nop
 8004aac:	ffffeefd 	.word	0xffffeefd

08004ab0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d101      	bne.n	8004aca <HAL_ADC_Start+0x1a>
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	e0a0      	b.n	8004c0c <HAL_ADC_Start+0x15c>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	f003 0301 	and.w	r3, r3, #1
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d018      	beq.n	8004b12 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689a      	ldr	r2, [r3, #8]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0201 	orr.w	r2, r2, #1
 8004aee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004af0:	4b49      	ldr	r3, [pc, #292]	; (8004c18 <HAL_ADC_Start+0x168>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a49      	ldr	r2, [pc, #292]	; (8004c1c <HAL_ADC_Start+0x16c>)
 8004af6:	fba2 2303 	umull	r2, r3, r2, r3
 8004afa:	0c9a      	lsrs	r2, r3, #18
 8004afc:	4613      	mov	r3, r2
 8004afe:	005b      	lsls	r3, r3, #1
 8004b00:	4413      	add	r3, r2
 8004b02:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004b04:	e002      	b.n	8004b0c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1f9      	bne.n	8004b06 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f003 0301 	and.w	r3, r3, #1
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d174      	bne.n	8004c0a <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b24:	4b3e      	ldr	r3, [pc, #248]	; (8004c20 <HAL_ADC_Start+0x170>)
 8004b26:	4013      	ands	r3, r2
 8004b28:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d007      	beq.n	8004b4e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b42:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004b46:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b5a:	d106      	bne.n	8004b6a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b60:	f023 0206 	bic.w	r2, r3, #6
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	645a      	str	r2, [r3, #68]	; 0x44
 8004b68:	e002      	b.n	8004b70 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004b80:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004b82:	4b28      	ldr	r3, [pc, #160]	; (8004c24 <HAL_ADC_Start+0x174>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f003 031f 	and.w	r3, r3, #31
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10f      	bne.n	8004bae <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d136      	bne.n	8004c0a <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689a      	ldr	r2, [r3, #8]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004baa:	609a      	str	r2, [r3, #8]
 8004bac:	e02d      	b.n	8004c0a <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a1d      	ldr	r2, [pc, #116]	; (8004c28 <HAL_ADC_Start+0x178>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d10e      	bne.n	8004bd6 <HAL_ADC_Start+0x126>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d107      	bne.n	8004bd6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	689a      	ldr	r2, [r3, #8]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004bd4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004bd6:	4b13      	ldr	r3, [pc, #76]	; (8004c24 <HAL_ADC_Start+0x174>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f003 0310 	and.w	r3, r3, #16
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d113      	bne.n	8004c0a <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a11      	ldr	r2, [pc, #68]	; (8004c2c <HAL_ADC_Start+0x17c>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d10e      	bne.n	8004c0a <HAL_ADC_Start+0x15a>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d107      	bne.n	8004c0a <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004c08:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3714      	adds	r7, #20
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr
 8004c18:	20000044 	.word	0x20000044
 8004c1c:	431bde83 	.word	0x431bde83
 8004c20:	fffff8fe 	.word	0xfffff8fe
 8004c24:	40012300 	.word	0x40012300
 8004c28:	40012000 	.word	0x40012000
 8004c2c:	40012200 	.word	0x40012200

08004c30 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c4c:	d113      	bne.n	8004c76 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004c58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004c5c:	d10b      	bne.n	8004c76 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	f043 0220 	orr.w	r2, r3, #32
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e05c      	b.n	8004d30 <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004c76:	f7ff fea9 	bl	80049cc <HAL_GetTick>
 8004c7a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004c7c:	e01a      	b.n	8004cb4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c84:	d016      	beq.n	8004cb4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d007      	beq.n	8004c9c <HAL_ADC_PollForConversion+0x6c>
 8004c8c:	f7ff fe9e 	bl	80049cc <HAL_GetTick>
 8004c90:	4602      	mov	r2, r0
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	683a      	ldr	r2, [r7, #0]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d20b      	bcs.n	8004cb4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca0:	f043 0204 	orr.w	r2, r3, #4
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e03d      	b.n	8004d30 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f003 0302 	and.w	r3, r3, #2
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d1dd      	bne.n	8004c7e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f06f 0212 	mvn.w	r2, #18
 8004cca:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d123      	bne.n	8004d2e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d11f      	bne.n	8004d2e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d006      	beq.n	8004d0a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d111      	bne.n	8004d2e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d105      	bne.n	8004d2e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d26:	f043 0201 	orr.w	r2, r3, #1
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr
	...

08004d54 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d101      	bne.n	8004d70 <HAL_ADC_ConfigChannel+0x1c>
 8004d6c:	2302      	movs	r3, #2
 8004d6e:	e12a      	b.n	8004fc6 <HAL_ADC_ConfigChannel+0x272>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2b09      	cmp	r3, #9
 8004d7e:	d93a      	bls.n	8004df6 <HAL_ADC_ConfigChannel+0xa2>
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004d88:	d035      	beq.n	8004df6 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68d9      	ldr	r1, [r3, #12]
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	461a      	mov	r2, r3
 8004d98:	4613      	mov	r3, r2
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	4413      	add	r3, r2
 8004d9e:	3b1e      	subs	r3, #30
 8004da0:	2207      	movs	r2, #7
 8004da2:	fa02 f303 	lsl.w	r3, r2, r3
 8004da6:	43da      	mvns	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	400a      	ands	r2, r1
 8004dae:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a87      	ldr	r2, [pc, #540]	; (8004fd4 <HAL_ADC_ConfigChannel+0x280>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d10a      	bne.n	8004dd0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68d9      	ldr	r1, [r3, #12]
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	061a      	lsls	r2, r3, #24
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004dce:	e035      	b.n	8004e3c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68d9      	ldr	r1, [r3, #12]
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	689a      	ldr	r2, [r3, #8]
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	4618      	mov	r0, r3
 8004de2:	4603      	mov	r3, r0
 8004de4:	005b      	lsls	r3, r3, #1
 8004de6:	4403      	add	r3, r0
 8004de8:	3b1e      	subs	r3, #30
 8004dea:	409a      	lsls	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004df4:	e022      	b.n	8004e3c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6919      	ldr	r1, [r3, #16]
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	b29b      	uxth	r3, r3
 8004e02:	461a      	mov	r2, r3
 8004e04:	4613      	mov	r3, r2
 8004e06:	005b      	lsls	r3, r3, #1
 8004e08:	4413      	add	r3, r2
 8004e0a:	2207      	movs	r2, #7
 8004e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e10:	43da      	mvns	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	400a      	ands	r2, r1
 8004e18:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	6919      	ldr	r1, [r3, #16]
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	005b      	lsls	r3, r3, #1
 8004e30:	4403      	add	r3, r0
 8004e32:	409a      	lsls	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	430a      	orrs	r2, r1
 8004e3a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	2b06      	cmp	r3, #6
 8004e42:	d824      	bhi.n	8004e8e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685a      	ldr	r2, [r3, #4]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	4413      	add	r3, r2
 8004e54:	3b05      	subs	r3, #5
 8004e56:	221f      	movs	r2, #31
 8004e58:	fa02 f303 	lsl.w	r3, r2, r3
 8004e5c:	43da      	mvns	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	400a      	ands	r2, r1
 8004e64:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	4618      	mov	r0, r3
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	4413      	add	r3, r2
 8004e7e:	3b05      	subs	r3, #5
 8004e80:	fa00 f203 	lsl.w	r2, r0, r3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	635a      	str	r2, [r3, #52]	; 0x34
 8004e8c:	e04c      	b.n	8004f28 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	2b0c      	cmp	r3, #12
 8004e94:	d824      	bhi.n	8004ee0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	3b23      	subs	r3, #35	; 0x23
 8004ea8:	221f      	movs	r2, #31
 8004eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004eae:	43da      	mvns	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	400a      	ands	r2, r1
 8004eb6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	685a      	ldr	r2, [r3, #4]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	4413      	add	r3, r2
 8004ed0:	3b23      	subs	r3, #35	; 0x23
 8004ed2:	fa00 f203 	lsl.w	r2, r0, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	430a      	orrs	r2, r1
 8004edc:	631a      	str	r2, [r3, #48]	; 0x30
 8004ede:	e023      	b.n	8004f28 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685a      	ldr	r2, [r3, #4]
 8004eea:	4613      	mov	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	4413      	add	r3, r2
 8004ef0:	3b41      	subs	r3, #65	; 0x41
 8004ef2:	221f      	movs	r2, #31
 8004ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef8:	43da      	mvns	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	400a      	ands	r2, r1
 8004f00:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	4618      	mov	r0, r3
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685a      	ldr	r2, [r3, #4]
 8004f14:	4613      	mov	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	4413      	add	r3, r2
 8004f1a:	3b41      	subs	r3, #65	; 0x41
 8004f1c:	fa00 f203 	lsl.w	r2, r0, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	430a      	orrs	r2, r1
 8004f26:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a2a      	ldr	r2, [pc, #168]	; (8004fd8 <HAL_ADC_ConfigChannel+0x284>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d10a      	bne.n	8004f48 <HAL_ADC_ConfigChannel+0x1f4>
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f3a:	d105      	bne.n	8004f48 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004f3c:	4b27      	ldr	r3, [pc, #156]	; (8004fdc <HAL_ADC_ConfigChannel+0x288>)
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	4a26      	ldr	r2, [pc, #152]	; (8004fdc <HAL_ADC_ConfigChannel+0x288>)
 8004f42:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004f46:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a22      	ldr	r2, [pc, #136]	; (8004fd8 <HAL_ADC_ConfigChannel+0x284>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d109      	bne.n	8004f66 <HAL_ADC_ConfigChannel+0x212>
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2b12      	cmp	r3, #18
 8004f58:	d105      	bne.n	8004f66 <HAL_ADC_ConfigChannel+0x212>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004f5a:	4b20      	ldr	r3, [pc, #128]	; (8004fdc <HAL_ADC_ConfigChannel+0x288>)
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	4a1f      	ldr	r2, [pc, #124]	; (8004fdc <HAL_ADC_ConfigChannel+0x288>)
 8004f60:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f64:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a1b      	ldr	r2, [pc, #108]	; (8004fd8 <HAL_ADC_ConfigChannel+0x284>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d125      	bne.n	8004fbc <HAL_ADC_ConfigChannel+0x268>
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a17      	ldr	r2, [pc, #92]	; (8004fd4 <HAL_ADC_ConfigChannel+0x280>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d003      	beq.n	8004f82 <HAL_ADC_ConfigChannel+0x22e>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2b11      	cmp	r3, #17
 8004f80:	d11c      	bne.n	8004fbc <HAL_ADC_ConfigChannel+0x268>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004f82:	4b16      	ldr	r3, [pc, #88]	; (8004fdc <HAL_ADC_ConfigChannel+0x288>)
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	4a15      	ldr	r2, [pc, #84]	; (8004fdc <HAL_ADC_ConfigChannel+0x288>)
 8004f88:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004f8c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a10      	ldr	r2, [pc, #64]	; (8004fd4 <HAL_ADC_ConfigChannel+0x280>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d111      	bne.n	8004fbc <HAL_ADC_ConfigChannel+0x268>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004f98:	4b11      	ldr	r3, [pc, #68]	; (8004fe0 <HAL_ADC_ConfigChannel+0x28c>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a11      	ldr	r2, [pc, #68]	; (8004fe4 <HAL_ADC_ConfigChannel+0x290>)
 8004f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa2:	0c9a      	lsrs	r2, r3, #18
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	009b      	lsls	r3, r3, #2
 8004fa8:	4413      	add	r3, r2
 8004faa:	005b      	lsls	r3, r3, #1
 8004fac:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004fae:	e002      	b.n	8004fb6 <HAL_ADC_ConfigChannel+0x262>
      {
        counter--;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1f9      	bne.n	8004fb0 <HAL_ADC_ConfigChannel+0x25c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004fc4:	2300      	movs	r3, #0
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	3714      	adds	r7, #20
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	10000012 	.word	0x10000012
 8004fd8:	40012000 	.word	0x40012000
 8004fdc:	40012300 	.word	0x40012300
 8004fe0:	20000044 	.word	0x20000044
 8004fe4:	431bde83 	.word	0x431bde83

08004fe8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004ff0:	4b78      	ldr	r3, [pc, #480]	; (80051d4 <ADC_Init+0x1ec>)
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	4a77      	ldr	r2, [pc, #476]	; (80051d4 <ADC_Init+0x1ec>)
 8004ff6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004ffa:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004ffc:	4b75      	ldr	r3, [pc, #468]	; (80051d4 <ADC_Init+0x1ec>)
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	4973      	ldr	r1, [pc, #460]	; (80051d4 <ADC_Init+0x1ec>)
 8005006:	4313      	orrs	r3, r2
 8005008:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	685a      	ldr	r2, [r3, #4]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005018:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	6859      	ldr	r1, [r3, #4]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	691b      	ldr	r3, [r3, #16]
 8005024:	021a      	lsls	r2, r3, #8
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	430a      	orrs	r2, r1
 800502c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800503c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	6859      	ldr	r1, [r3, #4]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	430a      	orrs	r2, r1
 800504e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	689a      	ldr	r2, [r3, #8]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800505e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	6899      	ldr	r1, [r3, #8]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68da      	ldr	r2, [r3, #12]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	430a      	orrs	r2, r1
 8005070:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005076:	4a58      	ldr	r2, [pc, #352]	; (80051d8 <ADC_Init+0x1f0>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d022      	beq.n	80050c2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	689a      	ldr	r2, [r3, #8]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800508a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6899      	ldr	r1, [r3, #8]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	430a      	orrs	r2, r1
 800509c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	689a      	ldr	r2, [r3, #8]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80050ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	6899      	ldr	r1, [r3, #8]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	430a      	orrs	r2, r1
 80050be:	609a      	str	r2, [r3, #8]
 80050c0:	e00f      	b.n	80050e2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	689a      	ldr	r2, [r3, #8]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80050d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	689a      	ldr	r2, [r3, #8]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80050e0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	689a      	ldr	r2, [r3, #8]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f022 0202 	bic.w	r2, r2, #2
 80050f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	6899      	ldr	r1, [r3, #8]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	005a      	lsls	r2, r3, #1
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	430a      	orrs	r2, r1
 8005104:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 3020 	ldrb.w	r3, [r3, #32]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d01b      	beq.n	8005148 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	685a      	ldr	r2, [r3, #4]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800511e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685a      	ldr	r2, [r3, #4]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800512e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	6859      	ldr	r1, [r3, #4]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513a:	3b01      	subs	r3, #1
 800513c:	035a      	lsls	r2, r3, #13
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	605a      	str	r2, [r3, #4]
 8005146:	e007      	b.n	8005158 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005156:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005166:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	69db      	ldr	r3, [r3, #28]
 8005172:	3b01      	subs	r3, #1
 8005174:	051a      	lsls	r2, r3, #20
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	430a      	orrs	r2, r1
 800517c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	689a      	ldr	r2, [r3, #8]
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800518c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	6899      	ldr	r1, [r3, #8]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800519a:	025a      	lsls	r2, r3, #9
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	430a      	orrs	r2, r1
 80051a2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689a      	ldr	r2, [r3, #8]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	6899      	ldr	r1, [r3, #8]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	029a      	lsls	r2, r3, #10
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	430a      	orrs	r2, r1
 80051c6:	609a      	str	r2, [r3, #8]
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr
 80051d4:	40012300 	.word	0x40012300
 80051d8:	0f000001 	.word	0x0f000001

080051dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051dc:	b480      	push	{r7}
 80051de:	b085      	sub	sp, #20
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	f003 0307 	and.w	r3, r3, #7
 80051ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051ec:	4b0b      	ldr	r3, [pc, #44]	; (800521c <__NVIC_SetPriorityGrouping+0x40>)
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051f2:	68ba      	ldr	r2, [r7, #8]
 80051f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80051f8:	4013      	ands	r3, r2
 80051fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005204:	4b06      	ldr	r3, [pc, #24]	; (8005220 <__NVIC_SetPriorityGrouping+0x44>)
 8005206:	4313      	orrs	r3, r2
 8005208:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800520a:	4a04      	ldr	r2, [pc, #16]	; (800521c <__NVIC_SetPriorityGrouping+0x40>)
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	60d3      	str	r3, [r2, #12]
}
 8005210:	bf00      	nop
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr
 800521c:	e000ed00 	.word	0xe000ed00
 8005220:	05fa0000 	.word	0x05fa0000

08005224 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005228:	4b04      	ldr	r3, [pc, #16]	; (800523c <__NVIC_GetPriorityGrouping+0x18>)
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	0a1b      	lsrs	r3, r3, #8
 800522e:	f003 0307 	and.w	r3, r3, #7
}
 8005232:	4618      	mov	r0, r3
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr
 800523c:	e000ed00 	.word	0xe000ed00

08005240 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	4603      	mov	r3, r0
 8005248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800524a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800524e:	2b00      	cmp	r3, #0
 8005250:	db0b      	blt.n	800526a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005252:	79fb      	ldrb	r3, [r7, #7]
 8005254:	f003 021f 	and.w	r2, r3, #31
 8005258:	4907      	ldr	r1, [pc, #28]	; (8005278 <__NVIC_EnableIRQ+0x38>)
 800525a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800525e:	095b      	lsrs	r3, r3, #5
 8005260:	2001      	movs	r0, #1
 8005262:	fa00 f202 	lsl.w	r2, r0, r2
 8005266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800526a:	bf00      	nop
 800526c:	370c      	adds	r7, #12
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	e000e100 	.word	0xe000e100

0800527c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	4603      	mov	r3, r0
 8005284:	6039      	str	r1, [r7, #0]
 8005286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800528c:	2b00      	cmp	r3, #0
 800528e:	db0a      	blt.n	80052a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	b2da      	uxtb	r2, r3
 8005294:	490c      	ldr	r1, [pc, #48]	; (80052c8 <__NVIC_SetPriority+0x4c>)
 8005296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800529a:	0112      	lsls	r2, r2, #4
 800529c:	b2d2      	uxtb	r2, r2
 800529e:	440b      	add	r3, r1
 80052a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80052a4:	e00a      	b.n	80052bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	4908      	ldr	r1, [pc, #32]	; (80052cc <__NVIC_SetPriority+0x50>)
 80052ac:	79fb      	ldrb	r3, [r7, #7]
 80052ae:	f003 030f 	and.w	r3, r3, #15
 80052b2:	3b04      	subs	r3, #4
 80052b4:	0112      	lsls	r2, r2, #4
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	440b      	add	r3, r1
 80052ba:	761a      	strb	r2, [r3, #24]
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	e000e100 	.word	0xe000e100
 80052cc:	e000ed00 	.word	0xe000ed00

080052d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b089      	sub	sp, #36	; 0x24
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f003 0307 	and.w	r3, r3, #7
 80052e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	f1c3 0307 	rsb	r3, r3, #7
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	bf28      	it	cs
 80052ee:	2304      	movcs	r3, #4
 80052f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	3304      	adds	r3, #4
 80052f6:	2b06      	cmp	r3, #6
 80052f8:	d902      	bls.n	8005300 <NVIC_EncodePriority+0x30>
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	3b03      	subs	r3, #3
 80052fe:	e000      	b.n	8005302 <NVIC_EncodePriority+0x32>
 8005300:	2300      	movs	r3, #0
 8005302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005304:	f04f 32ff 	mov.w	r2, #4294967295
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	fa02 f303 	lsl.w	r3, r2, r3
 800530e:	43da      	mvns	r2, r3
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	401a      	ands	r2, r3
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005318:	f04f 31ff 	mov.w	r1, #4294967295
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	fa01 f303 	lsl.w	r3, r1, r3
 8005322:	43d9      	mvns	r1, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005328:	4313      	orrs	r3, r2
         );
}
 800532a:	4618      	mov	r0, r3
 800532c:	3724      	adds	r7, #36	; 0x24
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005336:	b580      	push	{r7, lr}
 8005338:	b082      	sub	sp, #8
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f7ff ff4c 	bl	80051dc <__NVIC_SetPriorityGrouping>
}
 8005344:	bf00      	nop
 8005346:	3708      	adds	r7, #8
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}

0800534c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800534c:	b580      	push	{r7, lr}
 800534e:	b086      	sub	sp, #24
 8005350:	af00      	add	r7, sp, #0
 8005352:	4603      	mov	r3, r0
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]
 8005358:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800535a:	2300      	movs	r3, #0
 800535c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800535e:	f7ff ff61 	bl	8005224 <__NVIC_GetPriorityGrouping>
 8005362:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	68b9      	ldr	r1, [r7, #8]
 8005368:	6978      	ldr	r0, [r7, #20]
 800536a:	f7ff ffb1 	bl	80052d0 <NVIC_EncodePriority>
 800536e:	4602      	mov	r2, r0
 8005370:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005374:	4611      	mov	r1, r2
 8005376:	4618      	mov	r0, r3
 8005378:	f7ff ff80 	bl	800527c <__NVIC_SetPriority>
}
 800537c:	bf00      	nop
 800537e:	3718      	adds	r7, #24
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	4603      	mov	r3, r0
 800538c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800538e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005392:	4618      	mov	r0, r3
 8005394:	f7ff ff54 	bl	8005240 <__NVIC_EnableIRQ>
}
 8005398:	bf00      	nop
 800539a:	3708      	adds	r7, #8
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b082      	sub	sp, #8
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d101      	bne.n	80053b2 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	e014      	b.n	80053dc <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	791b      	ldrb	r3, [r3, #4]
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d105      	bne.n	80053c8 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED; 
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2200      	movs	r2, #0
 80053c0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f7fe fd38 	bl	8003e38 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2202      	movs	r2, #2
 80053cc:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2201      	movs	r2, #1
 80053d8:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3708      	adds	r7, #8
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053fa:	d118      	bne.n	800542e <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2204      	movs	r2, #4
 8005400:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f043 0201 	orr.w	r2, r3, #1
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005416:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005426:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005428:	6878      	ldr	r0, [r7, #4]
 800542a:	f000 f825 	bl	8005478 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005434:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005438:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800543c:	d118      	bne.n	8005470 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2204      	movs	r2, #4
 8005442:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	691b      	ldr	r3, [r3, #16]
 8005448:	f043 0202 	orr.w	r2, r3, #2
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005458:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005468:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f000 f85b 	bl	8005526 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 8005470:	bf00      	nop
 8005472:	3708      	adds	r7, #8
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800548c:	b480      	push	{r7}
 800548e:	b087      	sub	sp, #28
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8005498:	2300      	movs	r3, #0
 800549a:	617b      	str	r3, [r7, #20]
 800549c:	2300      	movs	r3, #0
 800549e:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	795b      	ldrb	r3, [r3, #5]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d101      	bne.n	80054ac <HAL_DAC_ConfigChannel+0x20>
 80054a8:	2302      	movs	r3, #2
 80054aa:	e036      	b.n	800551a <HAL_DAC_ConfigChannel+0x8e>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2201      	movs	r2, #1
 80054b0:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2202      	movs	r2, #2
 80054b6:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80054c0:	f640 72fe 	movw	r2, #4094	; 0xffe
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ca:	43db      	mvns	r3, r3
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	4013      	ands	r3, r2
 80054d0:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	4313      	orrs	r3, r2
 80054dc:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	fa02 f303 	lsl.w	r3, r2, r3
 80054e6:	697a      	ldr	r2, [r7, #20]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	6819      	ldr	r1, [r3, #0]
 80054fa:	22c0      	movs	r2, #192	; 0xc0
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005502:	43da      	mvns	r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	400a      	ands	r2, r1
 800550a:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	2201      	movs	r2, #1
 8005510:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005526:	b480      	push	{r7}
 8005528:	b083      	sub	sp, #12
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800552e:	bf00      	nop
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
	...

0800553c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b086      	sub	sp, #24
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005544:	2300      	movs	r3, #0
 8005546:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005548:	f7ff fa40 	bl	80049cc <HAL_GetTick>
 800554c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e099      	b.n	800568c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2202      	movs	r2, #2
 8005564:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0201 	bic.w	r2, r2, #1
 8005576:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005578:	e00f      	b.n	800559a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800557a:	f7ff fa27 	bl	80049cc <HAL_GetTick>
 800557e:	4602      	mov	r2, r0
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	2b05      	cmp	r3, #5
 8005586:	d908      	bls.n	800559a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2220      	movs	r2, #32
 800558c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2203      	movs	r2, #3
 8005592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e078      	b.n	800568c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1e8      	bne.n	800557a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80055b0:	697a      	ldr	r2, [r7, #20]
 80055b2:	4b38      	ldr	r3, [pc, #224]	; (8005694 <HAL_DMA_Init+0x158>)
 80055b4:	4013      	ands	r3, r2
 80055b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685a      	ldr	r2, [r3, #4]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80055c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a1b      	ldr	r3, [r3, #32]
 80055e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	4313      	orrs	r3, r2
 80055ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f0:	2b04      	cmp	r3, #4
 80055f2:	d107      	bne.n	8005604 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055fc:	4313      	orrs	r3, r2
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	4313      	orrs	r3, r2
 8005602:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	f023 0307 	bic.w	r3, r3, #7
 800561a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	4313      	orrs	r3, r2
 8005624:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	2b04      	cmp	r3, #4
 800562c:	d117      	bne.n	800565e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005632:	697a      	ldr	r2, [r7, #20]
 8005634:	4313      	orrs	r3, r2
 8005636:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800563c:	2b00      	cmp	r3, #0
 800563e:	d00e      	beq.n	800565e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 f8df 	bl	8005804 <DMA_CheckFifoParam>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d008      	beq.n	800565e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2240      	movs	r2, #64	; 0x40
 8005650:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2201      	movs	r2, #1
 8005656:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800565a:	2301      	movs	r3, #1
 800565c:	e016      	b.n	800568c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	697a      	ldr	r2, [r7, #20]
 8005664:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 f896 	bl	8005798 <DMA_CalcBaseAndBitshift>
 800566c:	4603      	mov	r3, r0
 800566e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005674:	223f      	movs	r2, #63	; 0x3f
 8005676:	409a      	lsls	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2200      	movs	r2, #0
 8005680:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2201      	movs	r2, #1
 8005686:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800568a:	2300      	movs	r3, #0
}
 800568c:	4618      	mov	r0, r3
 800568e:	3718      	adds	r7, #24
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	f010803f 	.word	0xf010803f

08005698 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e050      	b.n	800574c <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d101      	bne.n	80056ba <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80056b6:	2302      	movs	r3, #2
 80056b8:	e048      	b.n	800574c <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0201 	bic.w	r2, r2, #1
 80056c8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	2200      	movs	r2, #0
 80056d0:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	2200      	movs	r2, #0
 80056d8:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2200      	movs	r2, #0
 80056e0:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2200      	movs	r2, #0
 80056e8:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2200      	movs	r2, #0
 80056f0:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2221      	movs	r2, #33	; 0x21
 80056f8:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f84c 	bl	8005798 <DMA_CalcBaseAndBitshift>
 8005700:	4603      	mov	r3, r0
 8005702:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005708:	223f      	movs	r2, #63	; 0x3f
 800570a:	409a      	lsls	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2200      	movs	r2, #0
 800572c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3710      	adds	r7, #16
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005754:	b480      	push	{r7}
 8005756:	b083      	sub	sp, #12
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005762:	b2db      	uxtb	r3, r3
 8005764:	2b02      	cmp	r3, #2
 8005766:	d004      	beq.n	8005772 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2280      	movs	r2, #128	; 0x80
 800576c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e00c      	b.n	800578c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2205      	movs	r2, #5
 8005776:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f022 0201 	bic.w	r2, r2, #1
 8005788:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800578a:	2300      	movs	r3, #0
}
 800578c:	4618      	mov	r0, r3
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	3b10      	subs	r3, #16
 80057a8:	4a13      	ldr	r2, [pc, #76]	; (80057f8 <DMA_CalcBaseAndBitshift+0x60>)
 80057aa:	fba2 2303 	umull	r2, r3, r2, r3
 80057ae:	091b      	lsrs	r3, r3, #4
 80057b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80057b2:	4a12      	ldr	r2, [pc, #72]	; (80057fc <DMA_CalcBaseAndBitshift+0x64>)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	4413      	add	r3, r2
 80057b8:	781b      	ldrb	r3, [r3, #0]
 80057ba:	461a      	mov	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2b03      	cmp	r3, #3
 80057c4:	d908      	bls.n	80057d8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	461a      	mov	r2, r3
 80057cc:	4b0c      	ldr	r3, [pc, #48]	; (8005800 <DMA_CalcBaseAndBitshift+0x68>)
 80057ce:	4013      	ands	r3, r2
 80057d0:	1d1a      	adds	r2, r3, #4
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	659a      	str	r2, [r3, #88]	; 0x58
 80057d6:	e006      	b.n	80057e6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	461a      	mov	r2, r3
 80057de:	4b08      	ldr	r3, [pc, #32]	; (8005800 <DMA_CalcBaseAndBitshift+0x68>)
 80057e0:	4013      	ands	r3, r2
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3714      	adds	r7, #20
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	aaaaaaab 	.word	0xaaaaaaab
 80057fc:	08010818 	.word	0x08010818
 8005800:	fffffc00 	.word	0xfffffc00

08005804 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800580c:	2300      	movs	r3, #0
 800580e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005814:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	699b      	ldr	r3, [r3, #24]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d11f      	bne.n	800585e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	2b03      	cmp	r3, #3
 8005822:	d855      	bhi.n	80058d0 <DMA_CheckFifoParam+0xcc>
 8005824:	a201      	add	r2, pc, #4	; (adr r2, 800582c <DMA_CheckFifoParam+0x28>)
 8005826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800582a:	bf00      	nop
 800582c:	0800583d 	.word	0x0800583d
 8005830:	0800584f 	.word	0x0800584f
 8005834:	0800583d 	.word	0x0800583d
 8005838:	080058d1 	.word	0x080058d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005840:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d045      	beq.n	80058d4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800584c:	e042      	b.n	80058d4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005852:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005856:	d13f      	bne.n	80058d8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800585c:	e03c      	b.n	80058d8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005866:	d121      	bne.n	80058ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	2b03      	cmp	r3, #3
 800586c:	d836      	bhi.n	80058dc <DMA_CheckFifoParam+0xd8>
 800586e:	a201      	add	r2, pc, #4	; (adr r2, 8005874 <DMA_CheckFifoParam+0x70>)
 8005870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005874:	08005885 	.word	0x08005885
 8005878:	0800588b 	.word	0x0800588b
 800587c:	08005885 	.word	0x08005885
 8005880:	0800589d 	.word	0x0800589d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	73fb      	strb	r3, [r7, #15]
      break;
 8005888:	e02f      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800588e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005892:	2b00      	cmp	r3, #0
 8005894:	d024      	beq.n	80058e0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800589a:	e021      	b.n	80058e0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058a0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80058a4:	d11e      	bne.n	80058e4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80058aa:	e01b      	b.n	80058e4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	d902      	bls.n	80058b8 <DMA_CheckFifoParam+0xb4>
 80058b2:	2b03      	cmp	r3, #3
 80058b4:	d003      	beq.n	80058be <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80058b6:	e018      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	73fb      	strb	r3, [r7, #15]
      break;
 80058bc:	e015      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00e      	beq.n	80058e8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	73fb      	strb	r3, [r7, #15]
      break;
 80058ce:	e00b      	b.n	80058e8 <DMA_CheckFifoParam+0xe4>
      break;
 80058d0:	bf00      	nop
 80058d2:	e00a      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
      break;
 80058d4:	bf00      	nop
 80058d6:	e008      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
      break;
 80058d8:	bf00      	nop
 80058da:	e006      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
      break;
 80058dc:	bf00      	nop
 80058de:	e004      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
      break;
 80058e0:	bf00      	nop
 80058e2:	e002      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
      break;   
 80058e4:	bf00      	nop
 80058e6:	e000      	b.n	80058ea <DMA_CheckFifoParam+0xe6>
      break;
 80058e8:	bf00      	nop
    }
  } 
  
  return status; 
 80058ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80058ec:	4618      	mov	r0, r3
 80058ee:	3714      	adds	r7, #20
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e039      	b.n	800597e <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d106      	bne.n	8005924 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7fe fad2 	bl	8003ec8 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2202      	movs	r2, #2
 8005928:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685a      	ldr	r2, [r3, #4]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	430a      	orrs	r2, r1
 8005940:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005948:	f023 0107 	bic.w	r1, r3, #7
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	430a      	orrs	r2, r1
 8005956:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800595e:	4b0a      	ldr	r3, [pc, #40]	; (8005988 <HAL_DMA2D_Init+0x90>)
 8005960:	4013      	ands	r3, r2
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	68d1      	ldr	r1, [r2, #12]
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	430b      	orrs	r3, r1
 800596c:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3708      	adds	r7, #8
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	ffffc000 	.word	0xffffc000

0800598c <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b086      	sub	sp, #24
 8005990:	af02      	add	r7, sp, #8
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	60b9      	str	r1, [r7, #8]
 8005996:	607a      	str	r2, [r7, #4]
 8005998:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d101      	bne.n	80059a8 <HAL_DMA2D_Start+0x1c>
 80059a4:	2302      	movs	r3, #2
 80059a6:	e018      	b.n	80059da <HAL_DMA2D_Start+0x4e>
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2201      	movs	r2, #1
 80059ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	9300      	str	r3, [sp, #0]
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	68b9      	ldr	r1, [r7, #8]
 80059c2:	68f8      	ldr	r0, [r7, #12]
 80059c4:	f000 f988 	bl	8005cd8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	681a      	ldr	r2, [r3, #0]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f042 0201 	orr.w	r2, r2, #1
 80059d6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b086      	sub	sp, #24
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
 80059ea:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80059ec:	2300      	movs	r3, #0
 80059ee:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0301 	and.w	r3, r3, #1
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d056      	beq.n	8005aac <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80059fe:	f7fe ffe5 	bl	80049cc <HAL_GetTick>
 8005a02:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005a04:	e04b      	b.n	8005a9e <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d023      	beq.n	8005a60 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f003 0320 	and.w	r3, r3, #32
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d005      	beq.n	8005a2e <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a26:	f043 0202 	orr.w	r2, r3, #2
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d005      	beq.n	8005a44 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a3c:	f043 0201 	orr.w	r2, r3, #1
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2221      	movs	r2, #33	; 0x21
 8005a4a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2204      	movs	r2, #4
 8005a50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e0a5      	b.n	8005bac <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a66:	d01a      	beq.n	8005a9e <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005a68:	f7fe ffb0 	bl	80049cc <HAL_GetTick>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	1ad3      	subs	r3, r2, r3
 8005a72:	683a      	ldr	r2, [r7, #0]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d302      	bcc.n	8005a7e <HAL_DMA2D_PollForTransfer+0x9c>
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10f      	bne.n	8005a9e <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a82:	f043 0220 	orr.w	r2, r3, #32
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2203      	movs	r2, #3
 8005a8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e086      	b.n	8005bac <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0ac      	beq.n	8005a06 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	69db      	ldr	r3, [r3, #28]
 8005ab2:	f003 0320 	and.w	r3, r3, #32
 8005ab6:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abe:	f003 0320 	and.w	r3, r3, #32
 8005ac2:	693a      	ldr	r2, [r7, #16]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d061      	beq.n	8005b92 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005ace:	f7fe ff7d 	bl	80049cc <HAL_GetTick>
 8005ad2:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005ad4:	e056      	b.n	8005b84 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d02e      	beq.n	8005b46 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d005      	beq.n	8005afe <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005af6:	f043 0204 	orr.w	r2, r3, #4
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f003 0320 	and.w	r3, r3, #32
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d005      	beq.n	8005b14 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b0c:	f043 0202 	orr.w	r2, r3, #2
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	f003 0301 	and.w	r3, r3, #1
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d005      	beq.n	8005b2a <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b22:	f043 0201 	orr.w	r2, r3, #1
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2229      	movs	r2, #41	; 0x29
 8005b30:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2204      	movs	r2, #4
 8005b36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e032      	b.n	8005bac <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b4c:	d01a      	beq.n	8005b84 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005b4e:	f7fe ff3d 	bl	80049cc <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d302      	bcc.n	8005b64 <HAL_DMA2D_PollForTransfer+0x182>
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d10f      	bne.n	8005b84 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b68:	f043 0220 	orr.w	r2, r3, #32
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2203      	movs	r2, #3
 8005b74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e013      	b.n	8005bac <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f003 0310 	and.w	r3, r3, #16
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d0a1      	beq.n	8005ad6 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2212      	movs	r2, #18
 8005b98:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3718      	adds	r7, #24
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_DMA2D_ConfigLayer+0x20>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e079      	b.n	8005cc8 <HAL_DMA2D_ConfigLayer+0x114>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	011b      	lsls	r3, r3, #4
 8005be8:	3318      	adds	r3, #24
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	4413      	add	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	693b      	ldr	r3, [r7, #16]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	041b      	lsls	r3, r3, #16
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005bfe:	4b35      	ldr	r3, [pc, #212]	; (8005cd4 <HAL_DMA2D_ConfigLayer+0x120>)
 8005c00:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	2b0a      	cmp	r3, #10
 8005c08:	d003      	beq.n	8005c12 <HAL_DMA2D_ConfigLayer+0x5e>
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	2b09      	cmp	r3, #9
 8005c10:	d107      	bne.n	8005c22 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005c12:	693b      	ldr	r3, [r7, #16]
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	617b      	str	r3, [r7, #20]
 8005c20:	e005      	b.n	8005c2e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	061b      	lsls	r3, r3, #24
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d120      	bne.n	8005c76 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	43db      	mvns	r3, r3
 8005c3e:	ea02 0103 	and.w	r1, r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	693a      	ldr	r2, [r7, #16]
 8005c52:	6812      	ldr	r2, [r2, #0]
 8005c54:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	2b0a      	cmp	r3, #10
 8005c5c:	d003      	beq.n	8005c66 <HAL_DMA2D_ConfigLayer+0xb2>
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	2b09      	cmp	r3, #9
 8005c64:	d127      	bne.n	8005cb6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005c72:	629a      	str	r2, [r3, #40]	; 0x28
 8005c74:	e01f      	b.n	8005cb6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	69da      	ldr	r2, [r3, #28]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	43db      	mvns	r3, r3
 8005c80:	ea02 0103 	and.w	r1, r2, r3
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	693a      	ldr	r2, [r7, #16]
 8005c94:	6812      	ldr	r2, [r2, #0]
 8005c96:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	2b0a      	cmp	r3, #10
 8005c9e:	d003      	beq.n	8005ca8 <HAL_DMA2D_ConfigLayer+0xf4>
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	2b09      	cmp	r3, #9
 8005ca6:	d106      	bne.n	8005cb6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	68da      	ldr	r2, [r3, #12]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005cb4:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	371c      	adds	r7, #28
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr
 8005cd4:	ff03000f 	.word	0xff03000f

08005cd8 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b08b      	sub	sp, #44	; 0x2c
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	60f8      	str	r0, [r7, #12]
 8005ce0:	60b9      	str	r1, [r7, #8]
 8005ce2:	607a      	str	r2, [r7, #4]
 8005ce4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cec:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	041a      	lsls	r2, r3, #16
 8005cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf6:	431a      	orrs	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	430a      	orrs	r2, r1
 8005cfe:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d10:	d174      	bne.n	8005dfc <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005d18:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005d20:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005d28:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d108      	bne.n	8005d4a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8005d38:	69ba      	ldr	r2, [r7, #24]
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	6a3b      	ldr	r3, [r7, #32]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	627b      	str	r3, [r7, #36]	; 0x24
 8005d48:	e053      	b.n	8005df2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d106      	bne.n	8005d60 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005d52:	69ba      	ldr	r2, [r7, #24]
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d5e:	e048      	b.n	8005df2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d111      	bne.n	8005d8c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	0cdb      	lsrs	r3, r3, #19
 8005d6c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	0a9b      	lsrs	r3, r3, #10
 8005d72:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	08db      	lsrs	r3, r3, #3
 8005d78:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	015a      	lsls	r2, r3, #5
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	02db      	lsls	r3, r3, #11
 8005d82:	4313      	orrs	r3, r2
 8005d84:	697a      	ldr	r2, [r7, #20]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	627b      	str	r3, [r7, #36]	; 0x24
 8005d8a:	e032      	b.n	8005df2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d117      	bne.n	8005dc4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005d94:	6a3b      	ldr	r3, [r7, #32]
 8005d96:	0fdb      	lsrs	r3, r3, #31
 8005d98:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	0cdb      	lsrs	r3, r3, #19
 8005d9e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005da0:	69bb      	ldr	r3, [r7, #24]
 8005da2:	0adb      	lsrs	r3, r3, #11
 8005da4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	08db      	lsrs	r3, r3, #3
 8005daa:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005dac:	69bb      	ldr	r3, [r7, #24]
 8005dae:	015a      	lsls	r2, r3, #5
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	029b      	lsls	r3, r3, #10
 8005db4:	431a      	orrs	r2, r3
 8005db6:	6a3b      	ldr	r3, [r7, #32]
 8005db8:	03db      	lsls	r3, r3, #15
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8005dc2:	e016      	b.n	8005df2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005dc4:	6a3b      	ldr	r3, [r7, #32]
 8005dc6:	0f1b      	lsrs	r3, r3, #28
 8005dc8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	0d1b      	lsrs	r3, r3, #20
 8005dce:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	0b1b      	lsrs	r3, r3, #12
 8005dd4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	091b      	lsrs	r3, r3, #4
 8005dda:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	011a      	lsls	r2, r3, #4
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	021b      	lsls	r3, r3, #8
 8005de4:	431a      	orrs	r2, r3
 8005de6:	6a3b      	ldr	r3, [r7, #32]
 8005de8:	031b      	lsls	r3, r3, #12
 8005dea:	4313      	orrs	r3, r2
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005df8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8005dfa:	e003      	b.n	8005e04 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68ba      	ldr	r2, [r7, #8]
 8005e02:	60da      	str	r2, [r3, #12]
}
 8005e04:	bf00      	nop
 8005e06:	372c      	adds	r7, #44	; 0x2c
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b089      	sub	sp, #36	; 0x24
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
 8005e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005e22:	2300      	movs	r3, #0
 8005e24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005e26:	2300      	movs	r3, #0
 8005e28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	61fb      	str	r3, [r7, #28]
 8005e2e:	e175      	b.n	800611c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005e30:	2201      	movs	r2, #1
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	fa02 f303 	lsl.w	r3, r2, r3
 8005e38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	4013      	ands	r3, r2
 8005e42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005e44:	693a      	ldr	r2, [r7, #16]
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	f040 8164 	bne.w	8006116 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d00b      	beq.n	8005e6e <HAL_GPIO_Init+0x5e>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d007      	beq.n	8005e6e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e62:	2b11      	cmp	r3, #17
 8005e64:	d003      	beq.n	8005e6e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	2b12      	cmp	r3, #18
 8005e6c:	d130      	bne.n	8005ed0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	005b      	lsls	r3, r3, #1
 8005e78:	2203      	movs	r2, #3
 8005e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7e:	43db      	mvns	r3, r3
 8005e80:	69ba      	ldr	r2, [r7, #24]
 8005e82:	4013      	ands	r3, r2
 8005e84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	68da      	ldr	r2, [r3, #12]
 8005e8a:	69fb      	ldr	r3, [r7, #28]
 8005e8c:	005b      	lsls	r3, r3, #1
 8005e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e92:	69ba      	ldr	r2, [r7, #24]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	69fb      	ldr	r3, [r7, #28]
 8005ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eac:	43db      	mvns	r3, r3
 8005eae:	69ba      	ldr	r2, [r7, #24]
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	091b      	lsrs	r3, r3, #4
 8005eba:	f003 0201 	and.w	r2, r3, #1
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ec4:	69ba      	ldr	r2, [r7, #24]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	69ba      	ldr	r2, [r7, #24]
 8005ece:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	2203      	movs	r2, #3
 8005edc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee0:	43db      	mvns	r3, r3
 8005ee2:	69ba      	ldr	r2, [r7, #24]
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	689a      	ldr	r2, [r3, #8]
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	005b      	lsls	r3, r3, #1
 8005ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef4:	69ba      	ldr	r2, [r7, #24]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	69ba      	ldr	r2, [r7, #24]
 8005efe:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d003      	beq.n	8005f10 <HAL_GPIO_Init+0x100>
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	2b12      	cmp	r3, #18
 8005f0e:	d123      	bne.n	8005f58 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	08da      	lsrs	r2, r3, #3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	3208      	adds	r2, #8
 8005f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	f003 0307 	and.w	r3, r3, #7
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	220f      	movs	r2, #15
 8005f28:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2c:	43db      	mvns	r3, r3
 8005f2e:	69ba      	ldr	r2, [r7, #24]
 8005f30:	4013      	ands	r3, r2
 8005f32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	691a      	ldr	r2, [r3, #16]
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	f003 0307 	and.w	r3, r3, #7
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	fa02 f303 	lsl.w	r3, r2, r3
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	08da      	lsrs	r2, r3, #3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	3208      	adds	r2, #8
 8005f52:	69b9      	ldr	r1, [r7, #24]
 8005f54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	005b      	lsls	r3, r3, #1
 8005f62:	2203      	movs	r2, #3
 8005f64:	fa02 f303 	lsl.w	r3, r2, r3
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f003 0203 	and.w	r2, r3, #3
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	005b      	lsls	r3, r3, #1
 8005f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f000 80be 	beq.w	8006116 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f9a:	4b65      	ldr	r3, [pc, #404]	; (8006130 <HAL_GPIO_Init+0x320>)
 8005f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f9e:	4a64      	ldr	r2, [pc, #400]	; (8006130 <HAL_GPIO_Init+0x320>)
 8005fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8005fa6:	4b62      	ldr	r3, [pc, #392]	; (8006130 <HAL_GPIO_Init+0x320>)
 8005fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fae:	60fb      	str	r3, [r7, #12]
 8005fb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005fb2:	4a60      	ldr	r2, [pc, #384]	; (8006134 <HAL_GPIO_Init+0x324>)
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	089b      	lsrs	r3, r3, #2
 8005fb8:	3302      	adds	r3, #2
 8005fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005fc0:	69fb      	ldr	r3, [r7, #28]
 8005fc2:	f003 0303 	and.w	r3, r3, #3
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	220f      	movs	r2, #15
 8005fca:	fa02 f303 	lsl.w	r3, r2, r3
 8005fce:	43db      	mvns	r3, r3
 8005fd0:	69ba      	ldr	r2, [r7, #24]
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a57      	ldr	r2, [pc, #348]	; (8006138 <HAL_GPIO_Init+0x328>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d037      	beq.n	800604e <HAL_GPIO_Init+0x23e>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a56      	ldr	r2, [pc, #344]	; (800613c <HAL_GPIO_Init+0x32c>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d031      	beq.n	800604a <HAL_GPIO_Init+0x23a>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a55      	ldr	r2, [pc, #340]	; (8006140 <HAL_GPIO_Init+0x330>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d02b      	beq.n	8006046 <HAL_GPIO_Init+0x236>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a54      	ldr	r2, [pc, #336]	; (8006144 <HAL_GPIO_Init+0x334>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d025      	beq.n	8006042 <HAL_GPIO_Init+0x232>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a53      	ldr	r2, [pc, #332]	; (8006148 <HAL_GPIO_Init+0x338>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d01f      	beq.n	800603e <HAL_GPIO_Init+0x22e>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a52      	ldr	r2, [pc, #328]	; (800614c <HAL_GPIO_Init+0x33c>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d019      	beq.n	800603a <HAL_GPIO_Init+0x22a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a51      	ldr	r2, [pc, #324]	; (8006150 <HAL_GPIO_Init+0x340>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d013      	beq.n	8006036 <HAL_GPIO_Init+0x226>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a50      	ldr	r2, [pc, #320]	; (8006154 <HAL_GPIO_Init+0x344>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d00d      	beq.n	8006032 <HAL_GPIO_Init+0x222>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a4f      	ldr	r2, [pc, #316]	; (8006158 <HAL_GPIO_Init+0x348>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d007      	beq.n	800602e <HAL_GPIO_Init+0x21e>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a4e      	ldr	r2, [pc, #312]	; (800615c <HAL_GPIO_Init+0x34c>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d101      	bne.n	800602a <HAL_GPIO_Init+0x21a>
 8006026:	2309      	movs	r3, #9
 8006028:	e012      	b.n	8006050 <HAL_GPIO_Init+0x240>
 800602a:	230a      	movs	r3, #10
 800602c:	e010      	b.n	8006050 <HAL_GPIO_Init+0x240>
 800602e:	2308      	movs	r3, #8
 8006030:	e00e      	b.n	8006050 <HAL_GPIO_Init+0x240>
 8006032:	2307      	movs	r3, #7
 8006034:	e00c      	b.n	8006050 <HAL_GPIO_Init+0x240>
 8006036:	2306      	movs	r3, #6
 8006038:	e00a      	b.n	8006050 <HAL_GPIO_Init+0x240>
 800603a:	2305      	movs	r3, #5
 800603c:	e008      	b.n	8006050 <HAL_GPIO_Init+0x240>
 800603e:	2304      	movs	r3, #4
 8006040:	e006      	b.n	8006050 <HAL_GPIO_Init+0x240>
 8006042:	2303      	movs	r3, #3
 8006044:	e004      	b.n	8006050 <HAL_GPIO_Init+0x240>
 8006046:	2302      	movs	r3, #2
 8006048:	e002      	b.n	8006050 <HAL_GPIO_Init+0x240>
 800604a:	2301      	movs	r3, #1
 800604c:	e000      	b.n	8006050 <HAL_GPIO_Init+0x240>
 800604e:	2300      	movs	r3, #0
 8006050:	69fa      	ldr	r2, [r7, #28]
 8006052:	f002 0203 	and.w	r2, r2, #3
 8006056:	0092      	lsls	r2, r2, #2
 8006058:	4093      	lsls	r3, r2
 800605a:	69ba      	ldr	r2, [r7, #24]
 800605c:	4313      	orrs	r3, r2
 800605e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006060:	4934      	ldr	r1, [pc, #208]	; (8006134 <HAL_GPIO_Init+0x324>)
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	089b      	lsrs	r3, r3, #2
 8006066:	3302      	adds	r3, #2
 8006068:	69ba      	ldr	r2, [r7, #24]
 800606a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800606e:	4b3c      	ldr	r3, [pc, #240]	; (8006160 <HAL_GPIO_Init+0x350>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	43db      	mvns	r3, r3
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	4013      	ands	r3, r2
 800607c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800608a:	69ba      	ldr	r2, [r7, #24]
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	4313      	orrs	r3, r2
 8006090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006092:	4a33      	ldr	r2, [pc, #204]	; (8006160 <HAL_GPIO_Init+0x350>)
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006098:	4b31      	ldr	r3, [pc, #196]	; (8006160 <HAL_GPIO_Init+0x350>)
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	43db      	mvns	r3, r3
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	4013      	ands	r3, r2
 80060a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d003      	beq.n	80060bc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80060b4:	69ba      	ldr	r2, [r7, #24]
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80060bc:	4a28      	ldr	r2, [pc, #160]	; (8006160 <HAL_GPIO_Init+0x350>)
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80060c2:	4b27      	ldr	r3, [pc, #156]	; (8006160 <HAL_GPIO_Init+0x350>)
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	43db      	mvns	r3, r3
 80060cc:	69ba      	ldr	r2, [r7, #24]
 80060ce:	4013      	ands	r3, r2
 80060d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d003      	beq.n	80060e6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80060de:	69ba      	ldr	r2, [r7, #24]
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80060e6:	4a1e      	ldr	r2, [pc, #120]	; (8006160 <HAL_GPIO_Init+0x350>)
 80060e8:	69bb      	ldr	r3, [r7, #24]
 80060ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80060ec:	4b1c      	ldr	r3, [pc, #112]	; (8006160 <HAL_GPIO_Init+0x350>)
 80060ee:	68db      	ldr	r3, [r3, #12]
 80060f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	43db      	mvns	r3, r3
 80060f6:	69ba      	ldr	r2, [r7, #24]
 80060f8:	4013      	ands	r3, r2
 80060fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006104:	2b00      	cmp	r3, #0
 8006106:	d003      	beq.n	8006110 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006110:	4a13      	ldr	r2, [pc, #76]	; (8006160 <HAL_GPIO_Init+0x350>)
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	3301      	adds	r3, #1
 800611a:	61fb      	str	r3, [r7, #28]
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	2b0f      	cmp	r3, #15
 8006120:	f67f ae86 	bls.w	8005e30 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006124:	bf00      	nop
 8006126:	3724      	adds	r7, #36	; 0x24
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr
 8006130:	40023800 	.word	0x40023800
 8006134:	40013800 	.word	0x40013800
 8006138:	40020000 	.word	0x40020000
 800613c:	40020400 	.word	0x40020400
 8006140:	40020800 	.word	0x40020800
 8006144:	40020c00 	.word	0x40020c00
 8006148:	40021000 	.word	0x40021000
 800614c:	40021400 	.word	0x40021400
 8006150:	40021800 	.word	0x40021800
 8006154:	40021c00 	.word	0x40021c00
 8006158:	40022000 	.word	0x40022000
 800615c:	40022400 	.word	0x40022400
 8006160:	40013c00 	.word	0x40013c00

08006164 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006164:	b480      	push	{r7}
 8006166:	b087      	sub	sp, #28
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800616e:	2300      	movs	r3, #0
 8006170:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8006172:	2300      	movs	r3, #0
 8006174:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8006176:	2300      	movs	r3, #0
 8006178:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800617a:	2300      	movs	r3, #0
 800617c:	617b      	str	r3, [r7, #20]
 800617e:	e0d9      	b.n	8006334 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006180:	2201      	movs	r2, #1
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	fa02 f303 	lsl.w	r3, r2, r3
 8006188:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800618a:	683a      	ldr	r2, [r7, #0]
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	4013      	ands	r3, r2
 8006190:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	429a      	cmp	r2, r3
 8006198:	f040 80c9 	bne.w	800632e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 800619c:	4a6a      	ldr	r2, [pc, #424]	; (8006348 <HAL_GPIO_DeInit+0x1e4>)
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	089b      	lsrs	r3, r3, #2
 80061a2:	3302      	adds	r3, #2
 80061a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061a8:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f003 0303 	and.w	r3, r3, #3
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	220f      	movs	r2, #15
 80061b4:	fa02 f303 	lsl.w	r3, r2, r3
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	4013      	ands	r3, r2
 80061bc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a62      	ldr	r2, [pc, #392]	; (800634c <HAL_GPIO_DeInit+0x1e8>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d037      	beq.n	8006236 <HAL_GPIO_DeInit+0xd2>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a61      	ldr	r2, [pc, #388]	; (8006350 <HAL_GPIO_DeInit+0x1ec>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d031      	beq.n	8006232 <HAL_GPIO_DeInit+0xce>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a60      	ldr	r2, [pc, #384]	; (8006354 <HAL_GPIO_DeInit+0x1f0>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d02b      	beq.n	800622e <HAL_GPIO_DeInit+0xca>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a5f      	ldr	r2, [pc, #380]	; (8006358 <HAL_GPIO_DeInit+0x1f4>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d025      	beq.n	800622a <HAL_GPIO_DeInit+0xc6>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a5e      	ldr	r2, [pc, #376]	; (800635c <HAL_GPIO_DeInit+0x1f8>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d01f      	beq.n	8006226 <HAL_GPIO_DeInit+0xc2>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a5d      	ldr	r2, [pc, #372]	; (8006360 <HAL_GPIO_DeInit+0x1fc>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d019      	beq.n	8006222 <HAL_GPIO_DeInit+0xbe>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4a5c      	ldr	r2, [pc, #368]	; (8006364 <HAL_GPIO_DeInit+0x200>)
 80061f2:	4293      	cmp	r3, r2
 80061f4:	d013      	beq.n	800621e <HAL_GPIO_DeInit+0xba>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	4a5b      	ldr	r2, [pc, #364]	; (8006368 <HAL_GPIO_DeInit+0x204>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d00d      	beq.n	800621a <HAL_GPIO_DeInit+0xb6>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	4a5a      	ldr	r2, [pc, #360]	; (800636c <HAL_GPIO_DeInit+0x208>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d007      	beq.n	8006216 <HAL_GPIO_DeInit+0xb2>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	4a59      	ldr	r2, [pc, #356]	; (8006370 <HAL_GPIO_DeInit+0x20c>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d101      	bne.n	8006212 <HAL_GPIO_DeInit+0xae>
 800620e:	2309      	movs	r3, #9
 8006210:	e012      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 8006212:	230a      	movs	r3, #10
 8006214:	e010      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 8006216:	2308      	movs	r3, #8
 8006218:	e00e      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 800621a:	2307      	movs	r3, #7
 800621c:	e00c      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 800621e:	2306      	movs	r3, #6
 8006220:	e00a      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 8006222:	2305      	movs	r3, #5
 8006224:	e008      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 8006226:	2304      	movs	r3, #4
 8006228:	e006      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 800622a:	2303      	movs	r3, #3
 800622c:	e004      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 800622e:	2302      	movs	r3, #2
 8006230:	e002      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 8006232:	2301      	movs	r3, #1
 8006234:	e000      	b.n	8006238 <HAL_GPIO_DeInit+0xd4>
 8006236:	2300      	movs	r3, #0
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	f002 0203 	and.w	r2, r2, #3
 800623e:	0092      	lsls	r2, r2, #2
 8006240:	4093      	lsls	r3, r2
 8006242:	68ba      	ldr	r2, [r7, #8]
 8006244:	429a      	cmp	r2, r3
 8006246:	d132      	bne.n	80062ae <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006248:	4b4a      	ldr	r3, [pc, #296]	; (8006374 <HAL_GPIO_DeInit+0x210>)
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	43db      	mvns	r3, r3
 8006250:	4948      	ldr	r1, [pc, #288]	; (8006374 <HAL_GPIO_DeInit+0x210>)
 8006252:	4013      	ands	r3, r2
 8006254:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006256:	4b47      	ldr	r3, [pc, #284]	; (8006374 <HAL_GPIO_DeInit+0x210>)
 8006258:	685a      	ldr	r2, [r3, #4]
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	43db      	mvns	r3, r3
 800625e:	4945      	ldr	r1, [pc, #276]	; (8006374 <HAL_GPIO_DeInit+0x210>)
 8006260:	4013      	ands	r3, r2
 8006262:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006264:	4b43      	ldr	r3, [pc, #268]	; (8006374 <HAL_GPIO_DeInit+0x210>)
 8006266:	689a      	ldr	r2, [r3, #8]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	43db      	mvns	r3, r3
 800626c:	4941      	ldr	r1, [pc, #260]	; (8006374 <HAL_GPIO_DeInit+0x210>)
 800626e:	4013      	ands	r3, r2
 8006270:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006272:	4b40      	ldr	r3, [pc, #256]	; (8006374 <HAL_GPIO_DeInit+0x210>)
 8006274:	68da      	ldr	r2, [r3, #12]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	43db      	mvns	r3, r3
 800627a:	493e      	ldr	r1, [pc, #248]	; (8006374 <HAL_GPIO_DeInit+0x210>)
 800627c:	4013      	ands	r3, r2
 800627e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	f003 0303 	and.w	r3, r3, #3
 8006286:	009b      	lsls	r3, r3, #2
 8006288:	220f      	movs	r2, #15
 800628a:	fa02 f303 	lsl.w	r3, r2, r3
 800628e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006290:	4a2d      	ldr	r2, [pc, #180]	; (8006348 <HAL_GPIO_DeInit+0x1e4>)
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	089b      	lsrs	r3, r3, #2
 8006296:	3302      	adds	r3, #2
 8006298:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	43da      	mvns	r2, r3
 80062a0:	4829      	ldr	r0, [pc, #164]	; (8006348 <HAL_GPIO_DeInit+0x1e4>)
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	089b      	lsrs	r3, r3, #2
 80062a6:	400a      	ands	r2, r1
 80062a8:	3302      	adds	r3, #2
 80062aa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	005b      	lsls	r3, r3, #1
 80062b6:	2103      	movs	r1, #3
 80062b8:	fa01 f303 	lsl.w	r3, r1, r3
 80062bc:	43db      	mvns	r3, r3
 80062be:	401a      	ands	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	08da      	lsrs	r2, r3, #3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	3208      	adds	r2, #8
 80062cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f003 0307 	and.w	r3, r3, #7
 80062d6:	009b      	lsls	r3, r3, #2
 80062d8:	220f      	movs	r2, #15
 80062da:	fa02 f303 	lsl.w	r3, r2, r3
 80062de:	43db      	mvns	r3, r3
 80062e0:	697a      	ldr	r2, [r7, #20]
 80062e2:	08d2      	lsrs	r2, r2, #3
 80062e4:	4019      	ands	r1, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	3208      	adds	r2, #8
 80062ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	68da      	ldr	r2, [r3, #12]
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	005b      	lsls	r3, r3, #1
 80062f6:	2103      	movs	r1, #3
 80062f8:	fa01 f303 	lsl.w	r3, r1, r3
 80062fc:	43db      	mvns	r3, r3
 80062fe:	401a      	ands	r2, r3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	2101      	movs	r1, #1
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	fa01 f303 	lsl.w	r3, r1, r3
 8006310:	43db      	mvns	r3, r3
 8006312:	401a      	ands	r2, r3
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689a      	ldr	r2, [r3, #8]
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	2103      	movs	r1, #3
 8006322:	fa01 f303 	lsl.w	r3, r1, r3
 8006326:	43db      	mvns	r3, r3
 8006328:	401a      	ands	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	3301      	adds	r3, #1
 8006332:	617b      	str	r3, [r7, #20]
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	2b0f      	cmp	r3, #15
 8006338:	f67f af22 	bls.w	8006180 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800633c:	bf00      	nop
 800633e:	371c      	adds	r7, #28
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	40013800 	.word	0x40013800
 800634c:	40020000 	.word	0x40020000
 8006350:	40020400 	.word	0x40020400
 8006354:	40020800 	.word	0x40020800
 8006358:	40020c00 	.word	0x40020c00
 800635c:	40021000 	.word	0x40021000
 8006360:	40021400 	.word	0x40021400
 8006364:	40021800 	.word	0x40021800
 8006368:	40021c00 	.word	0x40021c00
 800636c:	40022000 	.word	0x40022000
 8006370:	40022400 	.word	0x40022400
 8006374:	40013c00 	.word	0x40013c00

08006378 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006378:	b480      	push	{r7}
 800637a:	b085      	sub	sp, #20
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	460b      	mov	r3, r1
 8006382:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	691a      	ldr	r2, [r3, #16]
 8006388:	887b      	ldrh	r3, [r7, #2]
 800638a:	4013      	ands	r3, r2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d002      	beq.n	8006396 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006390:	2301      	movs	r3, #1
 8006392:	73fb      	strb	r3, [r7, #15]
 8006394:	e001      	b.n	800639a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006396:	2300      	movs	r3, #0
 8006398:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800639a:	7bfb      	ldrb	r3, [r7, #15]
}
 800639c:	4618      	mov	r0, r3
 800639e:	3714      	adds	r7, #20
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	460b      	mov	r3, r1
 80063b2:	807b      	strh	r3, [r7, #2]
 80063b4:	4613      	mov	r3, r2
 80063b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80063b8:	787b      	ldrb	r3, [r7, #1]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d003      	beq.n	80063c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80063be:	887a      	ldrh	r2, [r7, #2]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80063c4:	e003      	b.n	80063ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80063c6:	887b      	ldrh	r3, [r7, #2]
 80063c8:	041a      	lsls	r2, r3, #16
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	619a      	str	r2, [r3, #24]
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
	...

080063dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e07f      	b.n	80064ee <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d106      	bne.n	8006408 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f7fd fd80 	bl	8003f08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2224      	movs	r2, #36	; 0x24
 800640c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f022 0201 	bic.w	r2, r2, #1
 800641e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	685a      	ldr	r2, [r3, #4]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800642c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	689a      	ldr	r2, [r3, #8]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800643c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	2b01      	cmp	r3, #1
 8006444:	d107      	bne.n	8006456 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	689a      	ldr	r2, [r3, #8]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006452:	609a      	str	r2, [r3, #8]
 8006454:	e006      	b.n	8006464 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	689a      	ldr	r2, [r3, #8]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006462:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68db      	ldr	r3, [r3, #12]
 8006468:	2b02      	cmp	r3, #2
 800646a:	d104      	bne.n	8006476 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006474:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	6859      	ldr	r1, [r3, #4]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	4b1d      	ldr	r3, [pc, #116]	; (80064f8 <HAL_I2C_Init+0x11c>)
 8006482:	430b      	orrs	r3, r1
 8006484:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	68da      	ldr	r2, [r3, #12]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006494:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	691a      	ldr	r2, [r3, #16]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	ea42 0103 	orr.w	r1, r2, r3
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	021a      	lsls	r2, r3, #8
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	430a      	orrs	r2, r1
 80064ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	69d9      	ldr	r1, [r3, #28]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a1a      	ldr	r2, [r3, #32]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	430a      	orrs	r2, r1
 80064be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f042 0201 	orr.w	r2, r2, #1
 80064ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2220      	movs	r2, #32
 80064da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3708      	adds	r7, #8
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	02008000 	.word	0x02008000

080064fc <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e021      	b.n	8006552 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2224      	movs	r2, #36	; 0x24
 8006512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f022 0201 	bic.w	r2, r2, #1
 8006524:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f7fd fd66 	bl	8003ff8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2200      	movs	r2, #0
 800654c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3708      	adds	r7, #8
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
	...

0800655c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b088      	sub	sp, #32
 8006560:	af02      	add	r7, sp, #8
 8006562:	60f8      	str	r0, [r7, #12]
 8006564:	4608      	mov	r0, r1
 8006566:	4611      	mov	r1, r2
 8006568:	461a      	mov	r2, r3
 800656a:	4603      	mov	r3, r0
 800656c:	817b      	strh	r3, [r7, #10]
 800656e:	460b      	mov	r3, r1
 8006570:	813b      	strh	r3, [r7, #8]
 8006572:	4613      	mov	r3, r2
 8006574:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800657c:	b2db      	uxtb	r3, r3
 800657e:	2b20      	cmp	r3, #32
 8006580:	f040 80f9 	bne.w	8006776 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006584:	6a3b      	ldr	r3, [r7, #32]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d002      	beq.n	8006590 <HAL_I2C_Mem_Write+0x34>
 800658a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800658c:	2b00      	cmp	r3, #0
 800658e:	d105      	bne.n	800659c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006596:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	e0ed      	b.n	8006778 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d101      	bne.n	80065aa <HAL_I2C_Mem_Write+0x4e>
 80065a6:	2302      	movs	r3, #2
 80065a8:	e0e6      	b.n	8006778 <HAL_I2C_Mem_Write+0x21c>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80065b2:	f7fe fa0b 	bl	80049cc <HAL_GetTick>
 80065b6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80065b8:	697b      	ldr	r3, [r7, #20]
 80065ba:	9300      	str	r3, [sp, #0]
 80065bc:	2319      	movs	r3, #25
 80065be:	2201      	movs	r2, #1
 80065c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80065c4:	68f8      	ldr	r0, [r7, #12]
 80065c6:	f000 fad1 	bl	8006b6c <I2C_WaitOnFlagUntilTimeout>
 80065ca:	4603      	mov	r3, r0
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d001      	beq.n	80065d4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e0d1      	b.n	8006778 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2221      	movs	r2, #33	; 0x21
 80065d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2240      	movs	r2, #64	; 0x40
 80065e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	6a3a      	ldr	r2, [r7, #32]
 80065ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80065f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2200      	movs	r2, #0
 80065fa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065fc:	88f8      	ldrh	r0, [r7, #6]
 80065fe:	893a      	ldrh	r2, [r7, #8]
 8006600:	8979      	ldrh	r1, [r7, #10]
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	9301      	str	r3, [sp, #4]
 8006606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	4603      	mov	r3, r0
 800660c:	68f8      	ldr	r0, [r7, #12]
 800660e:	f000 f9e1 	bl	80069d4 <I2C_RequestMemoryWrite>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d005      	beq.n	8006624 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006620:	2301      	movs	r3, #1
 8006622:	e0a9      	b.n	8006778 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006628:	b29b      	uxth	r3, r3
 800662a:	2bff      	cmp	r3, #255	; 0xff
 800662c:	d90e      	bls.n	800664c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	22ff      	movs	r2, #255	; 0xff
 8006632:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006638:	b2da      	uxtb	r2, r3
 800663a:	8979      	ldrh	r1, [r7, #10]
 800663c:	2300      	movs	r3, #0
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006644:	68f8      	ldr	r0, [r7, #12]
 8006646:	f000 fbb3 	bl	8006db0 <I2C_TransferConfig>
 800664a:	e00f      	b.n	800666c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006650:	b29a      	uxth	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800665a:	b2da      	uxtb	r2, r3
 800665c:	8979      	ldrh	r1, [r7, #10]
 800665e:	2300      	movs	r3, #0
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f000 fba2 	bl	8006db0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800666c:	697a      	ldr	r2, [r7, #20]
 800666e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006670:	68f8      	ldr	r0, [r7, #12]
 8006672:	f000 fabb 	bl	8006bec <I2C_WaitOnTXISFlagUntilTimeout>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d001      	beq.n	8006680 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e07b      	b.n	8006778 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006684:	781a      	ldrb	r2, [r3, #0]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006690:	1c5a      	adds	r2, r3, #1
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800669a:	b29b      	uxth	r3, r3
 800669c:	3b01      	subs	r3, #1
 800669e:	b29a      	uxth	r2, r3
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066a8:	3b01      	subs	r3, #1
 80066aa:	b29a      	uxth	r2, r3
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066b4:	b29b      	uxth	r3, r3
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d034      	beq.n	8006724 <HAL_I2C_Mem_Write+0x1c8>
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d130      	bne.n	8006724 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	9300      	str	r3, [sp, #0]
 80066c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066c8:	2200      	movs	r2, #0
 80066ca:	2180      	movs	r1, #128	; 0x80
 80066cc:	68f8      	ldr	r0, [r7, #12]
 80066ce:	f000 fa4d 	bl	8006b6c <I2C_WaitOnFlagUntilTimeout>
 80066d2:	4603      	mov	r3, r0
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e04d      	b.n	8006778 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	2bff      	cmp	r3, #255	; 0xff
 80066e4:	d90e      	bls.n	8006704 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	22ff      	movs	r2, #255	; 0xff
 80066ea:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f0:	b2da      	uxtb	r2, r3
 80066f2:	8979      	ldrh	r1, [r7, #10]
 80066f4:	2300      	movs	r3, #0
 80066f6:	9300      	str	r3, [sp, #0]
 80066f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80066fc:	68f8      	ldr	r0, [r7, #12]
 80066fe:	f000 fb57 	bl	8006db0 <I2C_TransferConfig>
 8006702:	e00f      	b.n	8006724 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006708:	b29a      	uxth	r2, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006712:	b2da      	uxtb	r2, r3
 8006714:	8979      	ldrh	r1, [r7, #10]
 8006716:	2300      	movs	r3, #0
 8006718:	9300      	str	r3, [sp, #0]
 800671a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800671e:	68f8      	ldr	r0, [r7, #12]
 8006720:	f000 fb46 	bl	8006db0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006728:	b29b      	uxth	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d19e      	bne.n	800666c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800672e:	697a      	ldr	r2, [r7, #20]
 8006730:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	f000 fa9a 	bl	8006c6c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006738:	4603      	mov	r3, r0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d001      	beq.n	8006742 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
 8006740:	e01a      	b.n	8006778 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	2220      	movs	r2, #32
 8006748:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	6859      	ldr	r1, [r3, #4]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	4b0a      	ldr	r3, [pc, #40]	; (8006780 <HAL_I2C_Mem_Write+0x224>)
 8006756:	400b      	ands	r3, r1
 8006758:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2220      	movs	r2, #32
 800675e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2200      	movs	r2, #0
 800676e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006772:	2300      	movs	r3, #0
 8006774:	e000      	b.n	8006778 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006776:	2302      	movs	r3, #2
  }
}
 8006778:	4618      	mov	r0, r3
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	fe00e800 	.word	0xfe00e800

08006784 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b088      	sub	sp, #32
 8006788:	af02      	add	r7, sp, #8
 800678a:	60f8      	str	r0, [r7, #12]
 800678c:	4608      	mov	r0, r1
 800678e:	4611      	mov	r1, r2
 8006790:	461a      	mov	r2, r3
 8006792:	4603      	mov	r3, r0
 8006794:	817b      	strh	r3, [r7, #10]
 8006796:	460b      	mov	r3, r1
 8006798:	813b      	strh	r3, [r7, #8]
 800679a:	4613      	mov	r3, r2
 800679c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	f040 80fd 	bne.w	80069a6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80067ac:	6a3b      	ldr	r3, [r7, #32]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d002      	beq.n	80067b8 <HAL_I2C_Mem_Read+0x34>
 80067b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d105      	bne.n	80067c4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067be:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e0f1      	b.n	80069a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d101      	bne.n	80067d2 <HAL_I2C_Mem_Read+0x4e>
 80067ce:	2302      	movs	r3, #2
 80067d0:	e0ea      	b.n	80069a8 <HAL_I2C_Mem_Read+0x224>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2201      	movs	r2, #1
 80067d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80067da:	f7fe f8f7 	bl	80049cc <HAL_GetTick>
 80067de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	2319      	movs	r3, #25
 80067e6:	2201      	movs	r2, #1
 80067e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f000 f9bd 	bl	8006b6c <I2C_WaitOnFlagUntilTimeout>
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d001      	beq.n	80067fc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	e0d5      	b.n	80069a8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2222      	movs	r2, #34	; 0x22
 8006800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2240      	movs	r2, #64	; 0x40
 8006808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6a3a      	ldr	r2, [r7, #32]
 8006816:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800681c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2200      	movs	r2, #0
 8006822:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006824:	88f8      	ldrh	r0, [r7, #6]
 8006826:	893a      	ldrh	r2, [r7, #8]
 8006828:	8979      	ldrh	r1, [r7, #10]
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	9301      	str	r3, [sp, #4]
 800682e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006830:	9300      	str	r3, [sp, #0]
 8006832:	4603      	mov	r3, r0
 8006834:	68f8      	ldr	r0, [r7, #12]
 8006836:	f000 f921 	bl	8006a7c <I2C_RequestMemoryRead>
 800683a:	4603      	mov	r3, r0
 800683c:	2b00      	cmp	r3, #0
 800683e:	d005      	beq.n	800684c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	2200      	movs	r2, #0
 8006844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	e0ad      	b.n	80069a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006850:	b29b      	uxth	r3, r3
 8006852:	2bff      	cmp	r3, #255	; 0xff
 8006854:	d90e      	bls.n	8006874 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	22ff      	movs	r2, #255	; 0xff
 800685a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006860:	b2da      	uxtb	r2, r3
 8006862:	8979      	ldrh	r1, [r7, #10]
 8006864:	4b52      	ldr	r3, [pc, #328]	; (80069b0 <HAL_I2C_Mem_Read+0x22c>)
 8006866:	9300      	str	r3, [sp, #0]
 8006868:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800686c:	68f8      	ldr	r0, [r7, #12]
 800686e:	f000 fa9f 	bl	8006db0 <I2C_TransferConfig>
 8006872:	e00f      	b.n	8006894 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006878:	b29a      	uxth	r2, r3
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006882:	b2da      	uxtb	r2, r3
 8006884:	8979      	ldrh	r1, [r7, #10]
 8006886:	4b4a      	ldr	r3, [pc, #296]	; (80069b0 <HAL_I2C_Mem_Read+0x22c>)
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800688e:	68f8      	ldr	r0, [r7, #12]
 8006890:	f000 fa8e 	bl	8006db0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	9300      	str	r3, [sp, #0]
 8006898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689a:	2200      	movs	r2, #0
 800689c:	2104      	movs	r1, #4
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f000 f964 	bl	8006b6c <I2C_WaitOnFlagUntilTimeout>
 80068a4:	4603      	mov	r3, r0
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d001      	beq.n	80068ae <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e07c      	b.n	80069a8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b8:	b2d2      	uxtb	r2, r2
 80068ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c0:	1c5a      	adds	r2, r3, #1
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ca:	3b01      	subs	r3, #1
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	3b01      	subs	r3, #1
 80068da:	b29a      	uxth	r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d034      	beq.n	8006954 <HAL_I2C_Mem_Read+0x1d0>
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d130      	bne.n	8006954 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068f8:	2200      	movs	r2, #0
 80068fa:	2180      	movs	r1, #128	; 0x80
 80068fc:	68f8      	ldr	r0, [r7, #12]
 80068fe:	f000 f935 	bl	8006b6c <I2C_WaitOnFlagUntilTimeout>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	e04d      	b.n	80069a8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006910:	b29b      	uxth	r3, r3
 8006912:	2bff      	cmp	r3, #255	; 0xff
 8006914:	d90e      	bls.n	8006934 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	22ff      	movs	r2, #255	; 0xff
 800691a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006920:	b2da      	uxtb	r2, r3
 8006922:	8979      	ldrh	r1, [r7, #10]
 8006924:	2300      	movs	r3, #0
 8006926:	9300      	str	r3, [sp, #0]
 8006928:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f000 fa3f 	bl	8006db0 <I2C_TransferConfig>
 8006932:	e00f      	b.n	8006954 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006938:	b29a      	uxth	r2, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006942:	b2da      	uxtb	r2, r3
 8006944:	8979      	ldrh	r1, [r7, #10]
 8006946:	2300      	movs	r3, #0
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 fa2e 	bl	8006db0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006958:	b29b      	uxth	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d19a      	bne.n	8006894 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 f982 	bl	8006c6c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	d001      	beq.n	8006972 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e01a      	b.n	80069a8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2220      	movs	r2, #32
 8006978:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	6859      	ldr	r1, [r3, #4]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	4b0b      	ldr	r3, [pc, #44]	; (80069b4 <HAL_I2C_Mem_Read+0x230>)
 8006986:	400b      	ands	r3, r1
 8006988:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2220      	movs	r2, #32
 800698e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2200      	movs	r2, #0
 800699e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80069a2:	2300      	movs	r3, #0
 80069a4:	e000      	b.n	80069a8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80069a6:	2302      	movs	r3, #2
  }
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3718      	adds	r7, #24
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	80002400 	.word	0x80002400
 80069b4:	fe00e800 	.word	0xfe00e800

080069b8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069c6:	b2db      	uxtb	r3, r3
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b086      	sub	sp, #24
 80069d8:	af02      	add	r7, sp, #8
 80069da:	60f8      	str	r0, [r7, #12]
 80069dc:	4608      	mov	r0, r1
 80069de:	4611      	mov	r1, r2
 80069e0:	461a      	mov	r2, r3
 80069e2:	4603      	mov	r3, r0
 80069e4:	817b      	strh	r3, [r7, #10]
 80069e6:	460b      	mov	r3, r1
 80069e8:	813b      	strh	r3, [r7, #8]
 80069ea:	4613      	mov	r3, r2
 80069ec:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80069ee:	88fb      	ldrh	r3, [r7, #6]
 80069f0:	b2da      	uxtb	r2, r3
 80069f2:	8979      	ldrh	r1, [r7, #10]
 80069f4:	4b20      	ldr	r3, [pc, #128]	; (8006a78 <I2C_RequestMemoryWrite+0xa4>)
 80069f6:	9300      	str	r3, [sp, #0]
 80069f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 f9d7 	bl	8006db0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a02:	69fa      	ldr	r2, [r7, #28]
 8006a04:	69b9      	ldr	r1, [r7, #24]
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f000 f8f0 	bl	8006bec <I2C_WaitOnTXISFlagUntilTimeout>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d001      	beq.n	8006a16 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e02c      	b.n	8006a70 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a16:	88fb      	ldrh	r3, [r7, #6]
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d105      	bne.n	8006a28 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a1c:	893b      	ldrh	r3, [r7, #8]
 8006a1e:	b2da      	uxtb	r2, r3
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	629a      	str	r2, [r3, #40]	; 0x28
 8006a26:	e015      	b.n	8006a54 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a28:	893b      	ldrh	r3, [r7, #8]
 8006a2a:	0a1b      	lsrs	r3, r3, #8
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	b2da      	uxtb	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a36:	69fa      	ldr	r2, [r7, #28]
 8006a38:	69b9      	ldr	r1, [r7, #24]
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f000 f8d6 	bl	8006bec <I2C_WaitOnTXISFlagUntilTimeout>
 8006a40:	4603      	mov	r3, r0
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d001      	beq.n	8006a4a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e012      	b.n	8006a70 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a4a:	893b      	ldrh	r3, [r7, #8]
 8006a4c:	b2da      	uxtb	r2, r3
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	2180      	movs	r1, #128	; 0x80
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f000 f884 	bl	8006b6c <I2C_WaitOnFlagUntilTimeout>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d001      	beq.n	8006a6e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e000      	b.n	8006a70 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	80002000 	.word	0x80002000

08006a7c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b086      	sub	sp, #24
 8006a80:	af02      	add	r7, sp, #8
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	4608      	mov	r0, r1
 8006a86:	4611      	mov	r1, r2
 8006a88:	461a      	mov	r2, r3
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	817b      	strh	r3, [r7, #10]
 8006a8e:	460b      	mov	r3, r1
 8006a90:	813b      	strh	r3, [r7, #8]
 8006a92:	4613      	mov	r3, r2
 8006a94:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006a96:	88fb      	ldrh	r3, [r7, #6]
 8006a98:	b2da      	uxtb	r2, r3
 8006a9a:	8979      	ldrh	r1, [r7, #10]
 8006a9c:	4b20      	ldr	r3, [pc, #128]	; (8006b20 <I2C_RequestMemoryRead+0xa4>)
 8006a9e:	9300      	str	r3, [sp, #0]
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	68f8      	ldr	r0, [r7, #12]
 8006aa4:	f000 f984 	bl	8006db0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006aa8:	69fa      	ldr	r2, [r7, #28]
 8006aaa:	69b9      	ldr	r1, [r7, #24]
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f000 f89d 	bl	8006bec <I2C_WaitOnTXISFlagUntilTimeout>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d001      	beq.n	8006abc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e02c      	b.n	8006b16 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006abc:	88fb      	ldrh	r3, [r7, #6]
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d105      	bne.n	8006ace <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006ac2:	893b      	ldrh	r3, [r7, #8]
 8006ac4:	b2da      	uxtb	r2, r3
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	629a      	str	r2, [r3, #40]	; 0x28
 8006acc:	e015      	b.n	8006afa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006ace:	893b      	ldrh	r3, [r7, #8]
 8006ad0:	0a1b      	lsrs	r3, r3, #8
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	b2da      	uxtb	r2, r3
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006adc:	69fa      	ldr	r2, [r7, #28]
 8006ade:	69b9      	ldr	r1, [r7, #24]
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 f883 	bl	8006bec <I2C_WaitOnTXISFlagUntilTimeout>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e012      	b.n	8006b16 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006af0:	893b      	ldrh	r3, [r7, #8]
 8006af2:	b2da      	uxtb	r2, r3
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006afa:	69fb      	ldr	r3, [r7, #28]
 8006afc:	9300      	str	r3, [sp, #0]
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	2200      	movs	r2, #0
 8006b02:	2140      	movs	r1, #64	; 0x40
 8006b04:	68f8      	ldr	r0, [r7, #12]
 8006b06:	f000 f831 	bl	8006b6c <I2C_WaitOnFlagUntilTimeout>
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d001      	beq.n	8006b14 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e000      	b.n	8006b16 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3710      	adds	r7, #16
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	80002000 	.word	0x80002000

08006b24 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	699b      	ldr	r3, [r3, #24]
 8006b32:	f003 0302 	and.w	r3, r3, #2
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d103      	bne.n	8006b42 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	d007      	beq.n	8006b60 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	699a      	ldr	r2, [r3, #24]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f042 0201 	orr.w	r2, r2, #1
 8006b5e:	619a      	str	r2, [r3, #24]
  }
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	603b      	str	r3, [r7, #0]
 8006b78:	4613      	mov	r3, r2
 8006b7a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b7c:	e022      	b.n	8006bc4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b84:	d01e      	beq.n	8006bc4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b86:	f7fd ff21 	bl	80049cc <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	69bb      	ldr	r3, [r7, #24]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	683a      	ldr	r2, [r7, #0]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d302      	bcc.n	8006b9c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d113      	bne.n	8006bc4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ba0:	f043 0220 	orr.w	r2, r3, #32
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	2220      	movs	r2, #32
 8006bac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e00f      	b.n	8006be4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	699a      	ldr	r2, [r3, #24]
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	4013      	ands	r3, r2
 8006bce:	68ba      	ldr	r2, [r7, #8]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	bf0c      	ite	eq
 8006bd4:	2301      	moveq	r3, #1
 8006bd6:	2300      	movne	r3, #0
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	461a      	mov	r2, r3
 8006bdc:	79fb      	ldrb	r3, [r7, #7]
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d0cd      	beq.n	8006b7e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3710      	adds	r7, #16
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bd80      	pop	{r7, pc}

08006bec <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006bf8:	e02c      	b.n	8006c54 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	68b9      	ldr	r1, [r7, #8]
 8006bfe:	68f8      	ldr	r0, [r7, #12]
 8006c00:	f000 f870 	bl	8006ce4 <I2C_IsAcknowledgeFailed>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d001      	beq.n	8006c0e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e02a      	b.n	8006c64 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c14:	d01e      	beq.n	8006c54 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c16:	f7fd fed9 	bl	80049cc <HAL_GetTick>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	68ba      	ldr	r2, [r7, #8]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d302      	bcc.n	8006c2c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d113      	bne.n	8006c54 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c30:	f043 0220 	orr.w	r2, r3, #32
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2220      	movs	r2, #32
 8006c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	e007      	b.n	8006c64 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	699b      	ldr	r3, [r3, #24]
 8006c5a:	f003 0302 	and.w	r3, r3, #2
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d1cb      	bne.n	8006bfa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c62:	2300      	movs	r3, #0
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3710      	adds	r7, #16
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c78:	e028      	b.n	8006ccc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	68b9      	ldr	r1, [r7, #8]
 8006c7e:	68f8      	ldr	r0, [r7, #12]
 8006c80:	f000 f830 	bl	8006ce4 <I2C_IsAcknowledgeFailed>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d001      	beq.n	8006c8e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e026      	b.n	8006cdc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c8e:	f7fd fe9d 	bl	80049cc <HAL_GetTick>
 8006c92:	4602      	mov	r2, r0
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	1ad3      	subs	r3, r2, r3
 8006c98:	68ba      	ldr	r2, [r7, #8]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	d302      	bcc.n	8006ca4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d113      	bne.n	8006ccc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ca8:	f043 0220 	orr.w	r2, r3, #32
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2220      	movs	r2, #32
 8006cb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e007      	b.n	8006cdc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	699b      	ldr	r3, [r3, #24]
 8006cd2:	f003 0320 	and.w	r3, r3, #32
 8006cd6:	2b20      	cmp	r3, #32
 8006cd8:	d1cf      	bne.n	8006c7a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006cda:	2300      	movs	r3, #0
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	3710      	adds	r7, #16
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	60b9      	str	r1, [r7, #8]
 8006cee:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	699b      	ldr	r3, [r3, #24]
 8006cf6:	f003 0310 	and.w	r3, r3, #16
 8006cfa:	2b10      	cmp	r3, #16
 8006cfc:	d151      	bne.n	8006da2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006cfe:	e022      	b.n	8006d46 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d06:	d01e      	beq.n	8006d46 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d08:	f7fd fe60 	bl	80049cc <HAL_GetTick>
 8006d0c:	4602      	mov	r2, r0
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	1ad3      	subs	r3, r2, r3
 8006d12:	68ba      	ldr	r2, [r7, #8]
 8006d14:	429a      	cmp	r2, r3
 8006d16:	d302      	bcc.n	8006d1e <I2C_IsAcknowledgeFailed+0x3a>
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d113      	bne.n	8006d46 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d22:	f043 0220 	orr.w	r2, r3, #32
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2220      	movs	r2, #32
 8006d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006d42:	2301      	movs	r3, #1
 8006d44:	e02e      	b.n	8006da4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	699b      	ldr	r3, [r3, #24]
 8006d4c:	f003 0320 	and.w	r3, r3, #32
 8006d50:	2b20      	cmp	r3, #32
 8006d52:	d1d5      	bne.n	8006d00 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2210      	movs	r2, #16
 8006d5a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2220      	movs	r2, #32
 8006d62:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006d64:	68f8      	ldr	r0, [r7, #12]
 8006d66:	f7ff fedd 	bl	8006b24 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	6859      	ldr	r1, [r3, #4]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	4b0d      	ldr	r3, [pc, #52]	; (8006dac <I2C_IsAcknowledgeFailed+0xc8>)
 8006d76:	400b      	ands	r3, r1
 8006d78:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d7e:	f043 0204 	orr.w	r2, r3, #4
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e000      	b.n	8006da4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3710      	adds	r7, #16
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	fe00e800 	.word	0xfe00e800

08006db0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	607b      	str	r3, [r7, #4]
 8006dba:	460b      	mov	r3, r1
 8006dbc:	817b      	strh	r3, [r7, #10]
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	69bb      	ldr	r3, [r7, #24]
 8006dca:	0d5b      	lsrs	r3, r3, #21
 8006dcc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006dd0:	4b0d      	ldr	r3, [pc, #52]	; (8006e08 <I2C_TransferConfig+0x58>)
 8006dd2:	430b      	orrs	r3, r1
 8006dd4:	43db      	mvns	r3, r3
 8006dd6:	ea02 0103 	and.w	r1, r2, r3
 8006dda:	897b      	ldrh	r3, [r7, #10]
 8006ddc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006de0:	7a7b      	ldrb	r3, [r7, #9]
 8006de2:	041b      	lsls	r3, r3, #16
 8006de4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006de8:	431a      	orrs	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	431a      	orrs	r2, r3
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	431a      	orrs	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	430a      	orrs	r2, r1
 8006df8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006dfa:	bf00      	nop
 8006dfc:	3714      	adds	r7, #20
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr
 8006e06:	bf00      	nop
 8006e08:	03ff63ff 	.word	0x03ff63ff

08006e0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b083      	sub	sp, #12
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
 8006e14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	2b20      	cmp	r3, #32
 8006e20:	d138      	bne.n	8006e94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d101      	bne.n	8006e30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	e032      	b.n	8006e96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2224      	movs	r2, #36	; 0x24
 8006e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f022 0201 	bic.w	r2, r2, #1
 8006e4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006e5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6819      	ldr	r1, [r3, #0]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	683a      	ldr	r2, [r7, #0]
 8006e6c:	430a      	orrs	r2, r1
 8006e6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681a      	ldr	r2, [r3, #0]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f042 0201 	orr.w	r2, r2, #1
 8006e7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2220      	movs	r2, #32
 8006e84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006e90:	2300      	movs	r3, #0
 8006e92:	e000      	b.n	8006e96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006e94:	2302      	movs	r3, #2
  }
}
 8006e96:	4618      	mov	r0, r3
 8006e98:	370c      	adds	r7, #12
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea0:	4770      	bx	lr

08006ea2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006ea2:	b480      	push	{r7}
 8006ea4:	b085      	sub	sp, #20
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
 8006eaa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006eb2:	b2db      	uxtb	r3, r3
 8006eb4:	2b20      	cmp	r3, #32
 8006eb6:	d139      	bne.n	8006f2c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d101      	bne.n	8006ec6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006ec2:	2302      	movs	r3, #2
 8006ec4:	e033      	b.n	8006f2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2224      	movs	r2, #36	; 0x24
 8006ed2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	681a      	ldr	r2, [r3, #0]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f022 0201 	bic.w	r2, r2, #1
 8006ee4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006ef4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	021b      	lsls	r3, r3, #8
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	4313      	orrs	r3, r2
 8006efe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f042 0201 	orr.w	r2, r2, #1
 8006f16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2220      	movs	r2, #32
 8006f1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e000      	b.n	8006f2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006f2c:	2302      	movs	r3, #2
  }
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr
	...

08006f3c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d101      	bne.n	8006f4e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	e0bf      	b.n	80070ce <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d106      	bne.n	8006f68 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f7fd f884 	bl	8004070 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2202      	movs	r2, #2
 8006f6c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	699a      	ldr	r2, [r3, #24]
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8006f7e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	6999      	ldr	r1, [r3, #24]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685a      	ldr	r2, [r3, #4]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006f94:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	430a      	orrs	r2, r1
 8006fa2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	6899      	ldr	r1, [r3, #8]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	4b4a      	ldr	r3, [pc, #296]	; (80070d8 <HAL_LTDC_Init+0x19c>)
 8006fb0:	400b      	ands	r3, r1
 8006fb2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	695b      	ldr	r3, [r3, #20]
 8006fb8:	041b      	lsls	r3, r3, #16
 8006fba:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	6899      	ldr	r1, [r3, #8]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	699a      	ldr	r2, [r3, #24]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	431a      	orrs	r2, r3
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	430a      	orrs	r2, r1
 8006fd0:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	68d9      	ldr	r1, [r3, #12]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	4b3e      	ldr	r3, [pc, #248]	; (80070d8 <HAL_LTDC_Init+0x19c>)
 8006fde:	400b      	ands	r3, r1
 8006fe0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	69db      	ldr	r3, [r3, #28]
 8006fe6:	041b      	lsls	r3, r3, #16
 8006fe8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	68d9      	ldr	r1, [r3, #12]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a1a      	ldr	r2, [r3, #32]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	430a      	orrs	r2, r1
 8006ffe:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	6919      	ldr	r1, [r3, #16]
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	4b33      	ldr	r3, [pc, #204]	; (80070d8 <HAL_LTDC_Init+0x19c>)
 800700c:	400b      	ands	r3, r1
 800700e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007014:	041b      	lsls	r3, r3, #16
 8007016:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	6919      	ldr	r1, [r3, #16]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	431a      	orrs	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	430a      	orrs	r2, r1
 800702c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	6959      	ldr	r1, [r3, #20]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	4b27      	ldr	r3, [pc, #156]	; (80070d8 <HAL_LTDC_Init+0x19c>)
 800703a:	400b      	ands	r3, r1
 800703c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007042:	041b      	lsls	r3, r3, #16
 8007044:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	6959      	ldr	r1, [r3, #20]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	431a      	orrs	r2, r3
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	430a      	orrs	r2, r1
 800705a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007062:	021b      	lsls	r3, r3, #8
 8007064:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800706c:	041b      	lsls	r3, r3, #16
 800706e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800707e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007086:	68ba      	ldr	r2, [r7, #8]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	4313      	orrs	r3, r2
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8007092:	431a      	orrs	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	430a      	orrs	r2, r1
 800709a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f042 0206 	orr.w	r2, r2, #6
 80070aa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	699a      	ldr	r2, [r3, #24]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f042 0201 	orr.w	r2, r2, #1
 80070ba:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	f000f800 	.word	0xf000f800

080070dc <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070f2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f003 0304 	and.w	r3, r3, #4
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d023      	beq.n	8007146 <HAL_LTDC_IRQHandler+0x6a>
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	f003 0304 	and.w	r3, r3, #4
 8007104:	2b00      	cmp	r3, #0
 8007106:	d01e      	beq.n	8007146 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f022 0204 	bic.w	r2, r2, #4
 8007116:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2204      	movs	r2, #4
 800711e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007126:	f043 0201 	orr.w	r2, r3, #1
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2204      	movs	r2, #4
 8007134:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2200      	movs	r2, #0
 800713c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 f86f 	bl	8007224 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f003 0302 	and.w	r3, r3, #2
 800714c:	2b00      	cmp	r3, #0
 800714e:	d023      	beq.n	8007198 <HAL_LTDC_IRQHandler+0xbc>
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	f003 0302 	and.w	r3, r3, #2
 8007156:	2b00      	cmp	r3, #0
 8007158:	d01e      	beq.n	8007198 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f022 0202 	bic.w	r2, r2, #2
 8007168:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	2202      	movs	r2, #2
 8007170:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007178:	f043 0202 	orr.w	r2, r3, #2
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2204      	movs	r2, #4
 8007186:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 f846 	bl	8007224 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d01b      	beq.n	80071da <HAL_LTDC_IRQHandler+0xfe>
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d016      	beq.n	80071da <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f022 0201 	bic.w	r2, r2, #1
 80071ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2201      	movs	r2, #1
 80071c2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f000 f82f 	bl	8007238 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f003 0308 	and.w	r3, r3, #8
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d01b      	beq.n	800721c <HAL_LTDC_IRQHandler+0x140>
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	f003 0308 	and.w	r3, r3, #8
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d016      	beq.n	800721c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f022 0208 	bic.w	r2, r2, #8
 80071fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2208      	movs	r2, #8
 8007204:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	2200      	movs	r2, #0
 8007212:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f818 	bl	800724c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800721c:	bf00      	nop
 800721e:	3710      	adds	r7, #16
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007224:	b480      	push	{r7}
 8007226:	b083      	sub	sp, #12
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800722c:	bf00      	nop
 800722e:	370c      	adds	r7, #12
 8007230:	46bd      	mov	sp, r7
 8007232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007236:	4770      	bx	lr

08007238 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007254:	bf00      	nop
 8007256:	370c      	adds	r7, #12
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007260:	b5b0      	push	{r4, r5, r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8007272:	2b01      	cmp	r3, #1
 8007274:	d101      	bne.n	800727a <HAL_LTDC_ConfigLayer+0x1a>
 8007276:	2302      	movs	r3, #2
 8007278:	e02c      	b.n	80072d4 <HAL_LTDC_ConfigLayer+0x74>
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2201      	movs	r2, #1
 800727e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	2202      	movs	r2, #2
 8007286:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800728a:	68fa      	ldr	r2, [r7, #12]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2134      	movs	r1, #52	; 0x34
 8007290:	fb01 f303 	mul.w	r3, r1, r3
 8007294:	4413      	add	r3, r2
 8007296:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	4614      	mov	r4, r2
 800729e:	461d      	mov	r5, r3
 80072a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80072a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80072a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80072aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80072ac:	682b      	ldr	r3, [r5, #0]
 80072ae:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	68b9      	ldr	r1, [r7, #8]
 80072b4:	68f8      	ldr	r0, [r7, #12]
 80072b6:	f000 f81f 	bl	80072f8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2201      	movs	r2, #1
 80072c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80072d2:	2300      	movs	r3, #0
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3710      	adds	r7, #16
 80072d8:	46bd      	mov	sp, r7
 80072da:	bdb0      	pop	{r4, r5, r7, pc}

080072dc <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80072ea:	b2db      	uxtb	r3, r3
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	370c      	adds	r7, #12
 80072f0:	46bd      	mov	sp, r7
 80072f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f6:	4770      	bx	lr

080072f8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b089      	sub	sp, #36	; 0x24
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	60b9      	str	r1, [r7, #8]
 8007302:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	685a      	ldr	r2, [r3, #4]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	0c1b      	lsrs	r3, r3, #16
 8007310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007314:	4413      	add	r3, r2
 8007316:	041b      	lsls	r3, r3, #16
 8007318:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	01db      	lsls	r3, r3, #7
 8007324:	4413      	add	r3, r2
 8007326:	3384      	adds	r3, #132	; 0x84
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	6812      	ldr	r2, [r2, #0]
 800732e:	4611      	mov	r1, r2
 8007330:	687a      	ldr	r2, [r7, #4]
 8007332:	01d2      	lsls	r2, r2, #7
 8007334:	440a      	add	r2, r1
 8007336:	3284      	adds	r2, #132	; 0x84
 8007338:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800733c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	0c1b      	lsrs	r3, r3, #16
 800734a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800734e:	4413      	add	r3, r2
 8007350:	1c5a      	adds	r2, r3, #1
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4619      	mov	r1, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	01db      	lsls	r3, r3, #7
 800735c:	440b      	add	r3, r1
 800735e:	3384      	adds	r3, #132	; 0x84
 8007360:	4619      	mov	r1, r3
 8007362:	69fb      	ldr	r3, [r7, #28]
 8007364:	4313      	orrs	r3, r2
 8007366:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	68da      	ldr	r2, [r3, #12]
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	68db      	ldr	r3, [r3, #12]
 8007372:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007376:	4413      	add	r3, r2
 8007378:	041b      	lsls	r3, r3, #16
 800737a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	461a      	mov	r2, r3
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	01db      	lsls	r3, r3, #7
 8007386:	4413      	add	r3, r2
 8007388:	3384      	adds	r3, #132	; 0x84
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	68fa      	ldr	r2, [r7, #12]
 800738e:	6812      	ldr	r2, [r2, #0]
 8007390:	4611      	mov	r1, r2
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	01d2      	lsls	r2, r2, #7
 8007396:	440a      	add	r2, r1
 8007398:	3284      	adds	r2, #132	; 0x84
 800739a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800739e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	689a      	ldr	r2, [r3, #8]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073ae:	4413      	add	r3, r2
 80073b0:	1c5a      	adds	r2, r3, #1
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4619      	mov	r1, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	01db      	lsls	r3, r3, #7
 80073bc:	440b      	add	r3, r1
 80073be:	3384      	adds	r3, #132	; 0x84
 80073c0:	4619      	mov	r1, r3
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	461a      	mov	r2, r3
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	01db      	lsls	r3, r3, #7
 80073d2:	4413      	add	r3, r2
 80073d4:	3384      	adds	r3, #132	; 0x84
 80073d6:	691b      	ldr	r3, [r3, #16]
 80073d8:	68fa      	ldr	r2, [r7, #12]
 80073da:	6812      	ldr	r2, [r2, #0]
 80073dc:	4611      	mov	r1, r2
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	01d2      	lsls	r2, r2, #7
 80073e2:	440a      	add	r2, r1
 80073e4:	3284      	adds	r2, #132	; 0x84
 80073e6:	f023 0307 	bic.w	r3, r3, #7
 80073ea:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	461a      	mov	r2, r3
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	01db      	lsls	r3, r3, #7
 80073f6:	4413      	add	r3, r2
 80073f8:	3384      	adds	r3, #132	; 0x84
 80073fa:	461a      	mov	r2, r3
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	691b      	ldr	r3, [r3, #16]
 8007400:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007408:	021b      	lsls	r3, r3, #8
 800740a:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007412:	041b      	lsls	r3, r3, #16
 8007414:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	699b      	ldr	r3, [r3, #24]
 800741a:	061b      	lsls	r3, r3, #24
 800741c:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	461a      	mov	r2, r3
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	01db      	lsls	r3, r3, #7
 8007428:	4413      	add	r3, r2
 800742a:	3384      	adds	r3, #132	; 0x84
 800742c:	699b      	ldr	r3, [r3, #24]
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	461a      	mov	r2, r3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	01db      	lsls	r3, r3, #7
 8007438:	4413      	add	r3, r2
 800743a:	3384      	adds	r3, #132	; 0x84
 800743c:	461a      	mov	r2, r3
 800743e:	2300      	movs	r3, #0
 8007440:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007448:	461a      	mov	r2, r3
 800744a:	69fb      	ldr	r3, [r7, #28]
 800744c:	431a      	orrs	r2, r3
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	431a      	orrs	r2, r3
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4619      	mov	r1, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	01db      	lsls	r3, r3, #7
 800745c:	440b      	add	r3, r1
 800745e:	3384      	adds	r3, #132	; 0x84
 8007460:	4619      	mov	r1, r3
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	4313      	orrs	r3, r2
 8007466:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	461a      	mov	r2, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	01db      	lsls	r3, r3, #7
 8007472:	4413      	add	r3, r2
 8007474:	3384      	adds	r3, #132	; 0x84
 8007476:	695b      	ldr	r3, [r3, #20]
 8007478:	68fa      	ldr	r2, [r7, #12]
 800747a:	6812      	ldr	r2, [r2, #0]
 800747c:	4611      	mov	r1, r2
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	01d2      	lsls	r2, r2, #7
 8007482:	440a      	add	r2, r1
 8007484:	3284      	adds	r2, #132	; 0x84
 8007486:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800748a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	461a      	mov	r2, r3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	01db      	lsls	r3, r3, #7
 8007496:	4413      	add	r3, r2
 8007498:	3384      	adds	r3, #132	; 0x84
 800749a:	461a      	mov	r2, r3
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	695b      	ldr	r3, [r3, #20]
 80074a0:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	461a      	mov	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	01db      	lsls	r3, r3, #7
 80074ac:	4413      	add	r3, r2
 80074ae:	3384      	adds	r3, #132	; 0x84
 80074b0:	69da      	ldr	r2, [r3, #28]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4619      	mov	r1, r3
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	01db      	lsls	r3, r3, #7
 80074bc:	440b      	add	r3, r1
 80074be:	3384      	adds	r3, #132	; 0x84
 80074c0:	4619      	mov	r1, r3
 80074c2:	4b58      	ldr	r3, [pc, #352]	; (8007624 <LTDC_SetConfig+0x32c>)
 80074c4:	4013      	ands	r3, r2
 80074c6:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	69da      	ldr	r2, [r3, #28]
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	6a1b      	ldr	r3, [r3, #32]
 80074d0:	68f9      	ldr	r1, [r7, #12]
 80074d2:	6809      	ldr	r1, [r1, #0]
 80074d4:	4608      	mov	r0, r1
 80074d6:	6879      	ldr	r1, [r7, #4]
 80074d8:	01c9      	lsls	r1, r1, #7
 80074da:	4401      	add	r1, r0
 80074dc:	3184      	adds	r1, #132	; 0x84
 80074de:	4313      	orrs	r3, r2
 80074e0:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	01db      	lsls	r3, r3, #7
 80074ec:	4413      	add	r3, r2
 80074ee:	3384      	adds	r3, #132	; 0x84
 80074f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	461a      	mov	r2, r3
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	01db      	lsls	r3, r3, #7
 80074fc:	4413      	add	r3, r2
 80074fe:	3384      	adds	r3, #132	; 0x84
 8007500:	461a      	mov	r2, r3
 8007502:	2300      	movs	r3, #0
 8007504:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	461a      	mov	r2, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	01db      	lsls	r3, r3, #7
 8007510:	4413      	add	r3, r2
 8007512:	3384      	adds	r3, #132	; 0x84
 8007514:	461a      	mov	r2, r3
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751a:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	691b      	ldr	r3, [r3, #16]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d102      	bne.n	800752a <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8007524:	2304      	movs	r3, #4
 8007526:	61fb      	str	r3, [r7, #28]
 8007528:	e01b      	b.n	8007562 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	691b      	ldr	r3, [r3, #16]
 800752e:	2b01      	cmp	r3, #1
 8007530:	d102      	bne.n	8007538 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8007532:	2303      	movs	r3, #3
 8007534:	61fb      	str	r3, [r7, #28]
 8007536:	e014      	b.n	8007562 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	691b      	ldr	r3, [r3, #16]
 800753c:	2b04      	cmp	r3, #4
 800753e:	d00b      	beq.n	8007558 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007544:	2b02      	cmp	r3, #2
 8007546:	d007      	beq.n	8007558 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800754c:	2b03      	cmp	r3, #3
 800754e:	d003      	beq.n	8007558 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007554:	2b07      	cmp	r3, #7
 8007556:	d102      	bne.n	800755e <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8007558:	2302      	movs	r3, #2
 800755a:	61fb      	str	r3, [r7, #28]
 800755c:	e001      	b.n	8007562 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800755e:	2301      	movs	r3, #1
 8007560:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	461a      	mov	r2, r3
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	01db      	lsls	r3, r3, #7
 800756c:	4413      	add	r3, r2
 800756e:	3384      	adds	r3, #132	; 0x84
 8007570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	6812      	ldr	r2, [r2, #0]
 8007576:	4611      	mov	r1, r2
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	01d2      	lsls	r2, r2, #7
 800757c:	440a      	add	r2, r1
 800757e:	3284      	adds	r2, #132	; 0x84
 8007580:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8007584:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800758a:	69fa      	ldr	r2, [r7, #28]
 800758c:	fb02 f303 	mul.w	r3, r2, r3
 8007590:	041a      	lsls	r2, r3, #16
 8007592:	68bb      	ldr	r3, [r7, #8]
 8007594:	6859      	ldr	r1, [r3, #4]
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	1acb      	subs	r3, r1, r3
 800759c:	69f9      	ldr	r1, [r7, #28]
 800759e:	fb01 f303 	mul.w	r3, r1, r3
 80075a2:	3303      	adds	r3, #3
 80075a4:	68f9      	ldr	r1, [r7, #12]
 80075a6:	6809      	ldr	r1, [r1, #0]
 80075a8:	4608      	mov	r0, r1
 80075aa:	6879      	ldr	r1, [r7, #4]
 80075ac:	01c9      	lsls	r1, r1, #7
 80075ae:	4401      	add	r1, r0
 80075b0:	3184      	adds	r1, #132	; 0x84
 80075b2:	4313      	orrs	r3, r2
 80075b4:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	461a      	mov	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	01db      	lsls	r3, r3, #7
 80075c0:	4413      	add	r3, r2
 80075c2:	3384      	adds	r3, #132	; 0x84
 80075c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4619      	mov	r1, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	01db      	lsls	r3, r3, #7
 80075d0:	440b      	add	r3, r1
 80075d2:	3384      	adds	r3, #132	; 0x84
 80075d4:	4619      	mov	r1, r3
 80075d6:	4b14      	ldr	r3, [pc, #80]	; (8007628 <LTDC_SetConfig+0x330>)
 80075d8:	4013      	ands	r3, r2
 80075da:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	461a      	mov	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	01db      	lsls	r3, r3, #7
 80075e6:	4413      	add	r3, r2
 80075e8:	3384      	adds	r3, #132	; 0x84
 80075ea:	461a      	mov	r2, r3
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075f0:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	461a      	mov	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	01db      	lsls	r3, r3, #7
 80075fc:	4413      	add	r3, r2
 80075fe:	3384      	adds	r3, #132	; 0x84
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	6812      	ldr	r2, [r2, #0]
 8007606:	4611      	mov	r1, r2
 8007608:	687a      	ldr	r2, [r7, #4]
 800760a:	01d2      	lsls	r2, r2, #7
 800760c:	440a      	add	r2, r1
 800760e:	3284      	adds	r2, #132	; 0x84
 8007610:	f043 0301 	orr.w	r3, r3, #1
 8007614:	6013      	str	r3, [r2, #0]
}
 8007616:	bf00      	nop
 8007618:	3724      	adds	r7, #36	; 0x24
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	fffff8f8 	.word	0xfffff8f8
 8007628:	fffff800 	.word	0xfffff800

0800762c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800762c:	b480      	push	{r7}
 800762e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007630:	4b05      	ldr	r3, [pc, #20]	; (8007648 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a04      	ldr	r2, [pc, #16]	; (8007648 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800763a:	6013      	str	r3, [r2, #0]
}
 800763c:	bf00      	nop
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	40007000 	.word	0x40007000

0800764c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007652:	2300      	movs	r3, #0
 8007654:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007656:	4b23      	ldr	r3, [pc, #140]	; (80076e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800765a:	4a22      	ldr	r2, [pc, #136]	; (80076e4 <HAL_PWREx_EnableOverDrive+0x98>)
 800765c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007660:	6413      	str	r3, [r2, #64]	; 0x40
 8007662:	4b20      	ldr	r3, [pc, #128]	; (80076e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800766a:	603b      	str	r3, [r7, #0]
 800766c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800766e:	4b1e      	ldr	r3, [pc, #120]	; (80076e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a1d      	ldr	r2, [pc, #116]	; (80076e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007678:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800767a:	f7fd f9a7 	bl	80049cc <HAL_GetTick>
 800767e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007680:	e009      	b.n	8007696 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007682:	f7fd f9a3 	bl	80049cc <HAL_GetTick>
 8007686:	4602      	mov	r2, r0
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	1ad3      	subs	r3, r2, r3
 800768c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007690:	d901      	bls.n	8007696 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	e022      	b.n	80076dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007696:	4b14      	ldr	r3, [pc, #80]	; (80076e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800769e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076a2:	d1ee      	bne.n	8007682 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80076a4:	4b10      	ldr	r3, [pc, #64]	; (80076e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a0f      	ldr	r2, [pc, #60]	; (80076e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076ae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80076b0:	f7fd f98c 	bl	80049cc <HAL_GetTick>
 80076b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80076b6:	e009      	b.n	80076cc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80076b8:	f7fd f988 	bl	80049cc <HAL_GetTick>
 80076bc:	4602      	mov	r2, r0
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	1ad3      	subs	r3, r2, r3
 80076c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80076c6:	d901      	bls.n	80076cc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80076c8:	2303      	movs	r3, #3
 80076ca:	e007      	b.n	80076dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80076cc:	4b06      	ldr	r3, [pc, #24]	; (80076e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076d4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80076d8:	d1ee      	bne.n	80076b8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80076da:	2300      	movs	r3, #0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3708      	adds	r7, #8
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	40023800 	.word	0x40023800
 80076e8:	40007000 	.word	0x40007000

080076ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	b086      	sub	sp, #24
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80076f4:	2300      	movs	r3, #0
 80076f6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d101      	bne.n	8007702 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e291      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 8087 	beq.w	800781e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007710:	4b96      	ldr	r3, [pc, #600]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	f003 030c 	and.w	r3, r3, #12
 8007718:	2b04      	cmp	r3, #4
 800771a:	d00c      	beq.n	8007736 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800771c:	4b93      	ldr	r3, [pc, #588]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	f003 030c 	and.w	r3, r3, #12
 8007724:	2b08      	cmp	r3, #8
 8007726:	d112      	bne.n	800774e <HAL_RCC_OscConfig+0x62>
 8007728:	4b90      	ldr	r3, [pc, #576]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007730:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007734:	d10b      	bne.n	800774e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007736:	4b8d      	ldr	r3, [pc, #564]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800773e:	2b00      	cmp	r3, #0
 8007740:	d06c      	beq.n	800781c <HAL_RCC_OscConfig+0x130>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d168      	bne.n	800781c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e26b      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007756:	d106      	bne.n	8007766 <HAL_RCC_OscConfig+0x7a>
 8007758:	4b84      	ldr	r3, [pc, #528]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a83      	ldr	r2, [pc, #524]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800775e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007762:	6013      	str	r3, [r2, #0]
 8007764:	e02e      	b.n	80077c4 <HAL_RCC_OscConfig+0xd8>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d10c      	bne.n	8007788 <HAL_RCC_OscConfig+0x9c>
 800776e:	4b7f      	ldr	r3, [pc, #508]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a7e      	ldr	r2, [pc, #504]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007774:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007778:	6013      	str	r3, [r2, #0]
 800777a:	4b7c      	ldr	r3, [pc, #496]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a7b      	ldr	r2, [pc, #492]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007780:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007784:	6013      	str	r3, [r2, #0]
 8007786:	e01d      	b.n	80077c4 <HAL_RCC_OscConfig+0xd8>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007790:	d10c      	bne.n	80077ac <HAL_RCC_OscConfig+0xc0>
 8007792:	4b76      	ldr	r3, [pc, #472]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4a75      	ldr	r2, [pc, #468]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007798:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	4b73      	ldr	r3, [pc, #460]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a72      	ldr	r2, [pc, #456]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80077a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077a8:	6013      	str	r3, [r2, #0]
 80077aa:	e00b      	b.n	80077c4 <HAL_RCC_OscConfig+0xd8>
 80077ac:	4b6f      	ldr	r3, [pc, #444]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a6e      	ldr	r2, [pc, #440]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80077b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077b6:	6013      	str	r3, [r2, #0]
 80077b8:	4b6c      	ldr	r3, [pc, #432]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a6b      	ldr	r2, [pc, #428]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80077be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d013      	beq.n	80077f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077cc:	f7fd f8fe 	bl	80049cc <HAL_GetTick>
 80077d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077d2:	e008      	b.n	80077e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077d4:	f7fd f8fa 	bl	80049cc <HAL_GetTick>
 80077d8:	4602      	mov	r2, r0
 80077da:	693b      	ldr	r3, [r7, #16]
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	2b64      	cmp	r3, #100	; 0x64
 80077e0:	d901      	bls.n	80077e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80077e2:	2303      	movs	r3, #3
 80077e4:	e21f      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077e6:	4b61      	ldr	r3, [pc, #388]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d0f0      	beq.n	80077d4 <HAL_RCC_OscConfig+0xe8>
 80077f2:	e014      	b.n	800781e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077f4:	f7fd f8ea 	bl	80049cc <HAL_GetTick>
 80077f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80077fa:	e008      	b.n	800780e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80077fc:	f7fd f8e6 	bl	80049cc <HAL_GetTick>
 8007800:	4602      	mov	r2, r0
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	1ad3      	subs	r3, r2, r3
 8007806:	2b64      	cmp	r3, #100	; 0x64
 8007808:	d901      	bls.n	800780e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800780a:	2303      	movs	r3, #3
 800780c:	e20b      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800780e:	4b57      	ldr	r3, [pc, #348]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1f0      	bne.n	80077fc <HAL_RCC_OscConfig+0x110>
 800781a:	e000      	b.n	800781e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800781c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f003 0302 	and.w	r3, r3, #2
 8007826:	2b00      	cmp	r3, #0
 8007828:	d069      	beq.n	80078fe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800782a:	4b50      	ldr	r3, [pc, #320]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	f003 030c 	and.w	r3, r3, #12
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00b      	beq.n	800784e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007836:	4b4d      	ldr	r3, [pc, #308]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	f003 030c 	and.w	r3, r3, #12
 800783e:	2b08      	cmp	r3, #8
 8007840:	d11c      	bne.n	800787c <HAL_RCC_OscConfig+0x190>
 8007842:	4b4a      	ldr	r3, [pc, #296]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800784a:	2b00      	cmp	r3, #0
 800784c:	d116      	bne.n	800787c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800784e:	4b47      	ldr	r3, [pc, #284]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f003 0302 	and.w	r3, r3, #2
 8007856:	2b00      	cmp	r3, #0
 8007858:	d005      	beq.n	8007866 <HAL_RCC_OscConfig+0x17a>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	2b01      	cmp	r3, #1
 8007860:	d001      	beq.n	8007866 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e1df      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007866:	4b41      	ldr	r3, [pc, #260]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	00db      	lsls	r3, r3, #3
 8007874:	493d      	ldr	r1, [pc, #244]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007876:	4313      	orrs	r3, r2
 8007878:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800787a:	e040      	b.n	80078fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d023      	beq.n	80078cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007884:	4b39      	ldr	r3, [pc, #228]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a38      	ldr	r2, [pc, #224]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800788a:	f043 0301 	orr.w	r3, r3, #1
 800788e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007890:	f7fd f89c 	bl	80049cc <HAL_GetTick>
 8007894:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007896:	e008      	b.n	80078aa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007898:	f7fd f898 	bl	80049cc <HAL_GetTick>
 800789c:	4602      	mov	r2, r0
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	2b02      	cmp	r3, #2
 80078a4:	d901      	bls.n	80078aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80078a6:	2303      	movs	r3, #3
 80078a8:	e1bd      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80078aa:	4b30      	ldr	r3, [pc, #192]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f003 0302 	and.w	r3, r3, #2
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d0f0      	beq.n	8007898 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80078b6:	4b2d      	ldr	r3, [pc, #180]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	00db      	lsls	r3, r3, #3
 80078c4:	4929      	ldr	r1, [pc, #164]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80078c6:	4313      	orrs	r3, r2
 80078c8:	600b      	str	r3, [r1, #0]
 80078ca:	e018      	b.n	80078fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80078cc:	4b27      	ldr	r3, [pc, #156]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a26      	ldr	r2, [pc, #152]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80078d2:	f023 0301 	bic.w	r3, r3, #1
 80078d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078d8:	f7fd f878 	bl	80049cc <HAL_GetTick>
 80078dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078de:	e008      	b.n	80078f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80078e0:	f7fd f874 	bl	80049cc <HAL_GetTick>
 80078e4:	4602      	mov	r2, r0
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	1ad3      	subs	r3, r2, r3
 80078ea:	2b02      	cmp	r3, #2
 80078ec:	d901      	bls.n	80078f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80078ee:	2303      	movs	r3, #3
 80078f0:	e199      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80078f2:	4b1e      	ldr	r3, [pc, #120]	; (800796c <HAL_RCC_OscConfig+0x280>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f003 0302 	and.w	r3, r3, #2
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1f0      	bne.n	80078e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 0308 	and.w	r3, r3, #8
 8007906:	2b00      	cmp	r3, #0
 8007908:	d038      	beq.n	800797c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d019      	beq.n	8007946 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007912:	4b16      	ldr	r3, [pc, #88]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007914:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007916:	4a15      	ldr	r2, [pc, #84]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007918:	f043 0301 	orr.w	r3, r3, #1
 800791c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800791e:	f7fd f855 	bl	80049cc <HAL_GetTick>
 8007922:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007924:	e008      	b.n	8007938 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007926:	f7fd f851 	bl	80049cc <HAL_GetTick>
 800792a:	4602      	mov	r2, r0
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	1ad3      	subs	r3, r2, r3
 8007930:	2b02      	cmp	r3, #2
 8007932:	d901      	bls.n	8007938 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007934:	2303      	movs	r3, #3
 8007936:	e176      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007938:	4b0c      	ldr	r3, [pc, #48]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800793a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800793c:	f003 0302 	and.w	r3, r3, #2
 8007940:	2b00      	cmp	r3, #0
 8007942:	d0f0      	beq.n	8007926 <HAL_RCC_OscConfig+0x23a>
 8007944:	e01a      	b.n	800797c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007946:	4b09      	ldr	r3, [pc, #36]	; (800796c <HAL_RCC_OscConfig+0x280>)
 8007948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800794a:	4a08      	ldr	r2, [pc, #32]	; (800796c <HAL_RCC_OscConfig+0x280>)
 800794c:	f023 0301 	bic.w	r3, r3, #1
 8007950:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007952:	f7fd f83b 	bl	80049cc <HAL_GetTick>
 8007956:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007958:	e00a      	b.n	8007970 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800795a:	f7fd f837 	bl	80049cc <HAL_GetTick>
 800795e:	4602      	mov	r2, r0
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	1ad3      	subs	r3, r2, r3
 8007964:	2b02      	cmp	r3, #2
 8007966:	d903      	bls.n	8007970 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007968:	2303      	movs	r3, #3
 800796a:	e15c      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
 800796c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007970:	4b91      	ldr	r3, [pc, #580]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007972:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007974:	f003 0302 	and.w	r3, r3, #2
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1ee      	bne.n	800795a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f003 0304 	and.w	r3, r3, #4
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 80a4 	beq.w	8007ad2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800798a:	4b8b      	ldr	r3, [pc, #556]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 800798c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800798e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10d      	bne.n	80079b2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007996:	4b88      	ldr	r3, [pc, #544]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799a:	4a87      	ldr	r2, [pc, #540]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 800799c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079a0:	6413      	str	r3, [r2, #64]	; 0x40
 80079a2:	4b85      	ldr	r3, [pc, #532]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 80079a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079aa:	60bb      	str	r3, [r7, #8]
 80079ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80079ae:	2301      	movs	r3, #1
 80079b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079b2:	4b82      	ldr	r3, [pc, #520]	; (8007bbc <HAL_RCC_OscConfig+0x4d0>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d118      	bne.n	80079f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80079be:	4b7f      	ldr	r3, [pc, #508]	; (8007bbc <HAL_RCC_OscConfig+0x4d0>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4a7e      	ldr	r2, [pc, #504]	; (8007bbc <HAL_RCC_OscConfig+0x4d0>)
 80079c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80079ca:	f7fc ffff 	bl	80049cc <HAL_GetTick>
 80079ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079d0:	e008      	b.n	80079e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80079d2:	f7fc fffb 	bl	80049cc <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	2b64      	cmp	r3, #100	; 0x64
 80079de:	d901      	bls.n	80079e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80079e0:	2303      	movs	r3, #3
 80079e2:	e120      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80079e4:	4b75      	ldr	r3, [pc, #468]	; (8007bbc <HAL_RCC_OscConfig+0x4d0>)
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d0f0      	beq.n	80079d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	2b01      	cmp	r3, #1
 80079f6:	d106      	bne.n	8007a06 <HAL_RCC_OscConfig+0x31a>
 80079f8:	4b6f      	ldr	r3, [pc, #444]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 80079fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079fc:	4a6e      	ldr	r2, [pc, #440]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 80079fe:	f043 0301 	orr.w	r3, r3, #1
 8007a02:	6713      	str	r3, [r2, #112]	; 0x70
 8007a04:	e02d      	b.n	8007a62 <HAL_RCC_OscConfig+0x376>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d10c      	bne.n	8007a28 <HAL_RCC_OscConfig+0x33c>
 8007a0e:	4b6a      	ldr	r3, [pc, #424]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a12:	4a69      	ldr	r2, [pc, #420]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a14:	f023 0301 	bic.w	r3, r3, #1
 8007a18:	6713      	str	r3, [r2, #112]	; 0x70
 8007a1a:	4b67      	ldr	r3, [pc, #412]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a1e:	4a66      	ldr	r2, [pc, #408]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a20:	f023 0304 	bic.w	r3, r3, #4
 8007a24:	6713      	str	r3, [r2, #112]	; 0x70
 8007a26:	e01c      	b.n	8007a62 <HAL_RCC_OscConfig+0x376>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	2b05      	cmp	r3, #5
 8007a2e:	d10c      	bne.n	8007a4a <HAL_RCC_OscConfig+0x35e>
 8007a30:	4b61      	ldr	r3, [pc, #388]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a34:	4a60      	ldr	r2, [pc, #384]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a36:	f043 0304 	orr.w	r3, r3, #4
 8007a3a:	6713      	str	r3, [r2, #112]	; 0x70
 8007a3c:	4b5e      	ldr	r3, [pc, #376]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a40:	4a5d      	ldr	r2, [pc, #372]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a42:	f043 0301 	orr.w	r3, r3, #1
 8007a46:	6713      	str	r3, [r2, #112]	; 0x70
 8007a48:	e00b      	b.n	8007a62 <HAL_RCC_OscConfig+0x376>
 8007a4a:	4b5b      	ldr	r3, [pc, #364]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a4e:	4a5a      	ldr	r2, [pc, #360]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a50:	f023 0301 	bic.w	r3, r3, #1
 8007a54:	6713      	str	r3, [r2, #112]	; 0x70
 8007a56:	4b58      	ldr	r3, [pc, #352]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a5a:	4a57      	ldr	r2, [pc, #348]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a5c:	f023 0304 	bic.w	r3, r3, #4
 8007a60:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d015      	beq.n	8007a96 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a6a:	f7fc ffaf 	bl	80049cc <HAL_GetTick>
 8007a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a70:	e00a      	b.n	8007a88 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a72:	f7fc ffab 	bl	80049cc <HAL_GetTick>
 8007a76:	4602      	mov	r2, r0
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	1ad3      	subs	r3, r2, r3
 8007a7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d901      	bls.n	8007a88 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007a84:	2303      	movs	r3, #3
 8007a86:	e0ce      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a88:	4b4b      	ldr	r3, [pc, #300]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a8c:	f003 0302 	and.w	r3, r3, #2
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d0ee      	beq.n	8007a72 <HAL_RCC_OscConfig+0x386>
 8007a94:	e014      	b.n	8007ac0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a96:	f7fc ff99 	bl	80049cc <HAL_GetTick>
 8007a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007a9c:	e00a      	b.n	8007ab4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007a9e:	f7fc ff95 	bl	80049cc <HAL_GetTick>
 8007aa2:	4602      	mov	r2, r0
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	1ad3      	subs	r3, r2, r3
 8007aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d901      	bls.n	8007ab4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	e0b8      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007ab4:	4b40      	ldr	r3, [pc, #256]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ab8:	f003 0302 	and.w	r3, r3, #2
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1ee      	bne.n	8007a9e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007ac0:	7dfb      	ldrb	r3, [r7, #23]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d105      	bne.n	8007ad2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ac6:	4b3c      	ldr	r3, [pc, #240]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aca:	4a3b      	ldr	r2, [pc, #236]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007acc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ad0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	699b      	ldr	r3, [r3, #24]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f000 80a4 	beq.w	8007c24 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007adc:	4b36      	ldr	r3, [pc, #216]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	f003 030c 	and.w	r3, r3, #12
 8007ae4:	2b08      	cmp	r3, #8
 8007ae6:	d06b      	beq.n	8007bc0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	2b02      	cmp	r3, #2
 8007aee:	d149      	bne.n	8007b84 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007af0:	4b31      	ldr	r3, [pc, #196]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a30      	ldr	r2, [pc, #192]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007af6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007afa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007afc:	f7fc ff66 	bl	80049cc <HAL_GetTick>
 8007b00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b02:	e008      	b.n	8007b16 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b04:	f7fc ff62 	bl	80049cc <HAL_GetTick>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	1ad3      	subs	r3, r2, r3
 8007b0e:	2b02      	cmp	r3, #2
 8007b10:	d901      	bls.n	8007b16 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007b12:	2303      	movs	r3, #3
 8007b14:	e087      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b16:	4b28      	ldr	r3, [pc, #160]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d1f0      	bne.n	8007b04 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	69da      	ldr	r2, [r3, #28]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6a1b      	ldr	r3, [r3, #32]
 8007b2a:	431a      	orrs	r2, r3
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b30:	019b      	lsls	r3, r3, #6
 8007b32:	431a      	orrs	r2, r3
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b38:	085b      	lsrs	r3, r3, #1
 8007b3a:	3b01      	subs	r3, #1
 8007b3c:	041b      	lsls	r3, r3, #16
 8007b3e:	431a      	orrs	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b44:	061b      	lsls	r3, r3, #24
 8007b46:	4313      	orrs	r3, r2
 8007b48:	4a1b      	ldr	r2, [pc, #108]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007b4a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007b4e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007b50:	4b19      	ldr	r3, [pc, #100]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4a18      	ldr	r2, [pc, #96]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007b56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007b5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b5c:	f7fc ff36 	bl	80049cc <HAL_GetTick>
 8007b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b62:	e008      	b.n	8007b76 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b64:	f7fc ff32 	bl	80049cc <HAL_GetTick>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	1ad3      	subs	r3, r2, r3
 8007b6e:	2b02      	cmp	r3, #2
 8007b70:	d901      	bls.n	8007b76 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e057      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b76:	4b10      	ldr	r3, [pc, #64]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d0f0      	beq.n	8007b64 <HAL_RCC_OscConfig+0x478>
 8007b82:	e04f      	b.n	8007c24 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b84:	4b0c      	ldr	r3, [pc, #48]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a0b      	ldr	r2, [pc, #44]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007b8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b90:	f7fc ff1c 	bl	80049cc <HAL_GetTick>
 8007b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007b96:	e008      	b.n	8007baa <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007b98:	f7fc ff18 	bl	80049cc <HAL_GetTick>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	1ad3      	subs	r3, r2, r3
 8007ba2:	2b02      	cmp	r3, #2
 8007ba4:	d901      	bls.n	8007baa <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007ba6:	2303      	movs	r3, #3
 8007ba8:	e03d      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007baa:	4b03      	ldr	r3, [pc, #12]	; (8007bb8 <HAL_RCC_OscConfig+0x4cc>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d1f0      	bne.n	8007b98 <HAL_RCC_OscConfig+0x4ac>
 8007bb6:	e035      	b.n	8007c24 <HAL_RCC_OscConfig+0x538>
 8007bb8:	40023800 	.word	0x40023800
 8007bbc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007bc0:	4b1b      	ldr	r3, [pc, #108]	; (8007c30 <HAL_RCC_OscConfig+0x544>)
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	2b01      	cmp	r3, #1
 8007bcc:	d028      	beq.n	8007c20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d121      	bne.n	8007c20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007be6:	429a      	cmp	r2, r3
 8007be8:	d11a      	bne.n	8007c20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007bf6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d111      	bne.n	8007c20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c06:	085b      	lsrs	r3, r3, #1
 8007c08:	3b01      	subs	r3, #1
 8007c0a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d107      	bne.n	8007c20 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c1a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d001      	beq.n	8007c24 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	e000      	b.n	8007c26 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3718      	adds	r7, #24
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	40023800 	.word	0x40023800

08007c34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b084      	sub	sp, #16
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
 8007c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007c3e:	2300      	movs	r3, #0
 8007c40:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d101      	bne.n	8007c4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	e0d0      	b.n	8007dee <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007c4c:	4b6a      	ldr	r3, [pc, #424]	; (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 030f 	and.w	r3, r3, #15
 8007c54:	683a      	ldr	r2, [r7, #0]
 8007c56:	429a      	cmp	r2, r3
 8007c58:	d910      	bls.n	8007c7c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c5a:	4b67      	ldr	r3, [pc, #412]	; (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f023 020f 	bic.w	r2, r3, #15
 8007c62:	4965      	ldr	r1, [pc, #404]	; (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c6a:	4b63      	ldr	r3, [pc, #396]	; (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 030f 	and.w	r3, r3, #15
 8007c72:	683a      	ldr	r2, [r7, #0]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d001      	beq.n	8007c7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e0b8      	b.n	8007dee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f003 0302 	and.w	r3, r3, #2
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d020      	beq.n	8007cca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	f003 0304 	and.w	r3, r3, #4
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d005      	beq.n	8007ca0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c94:	4b59      	ldr	r3, [pc, #356]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	4a58      	ldr	r2, [pc, #352]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007c9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007c9e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f003 0308 	and.w	r3, r3, #8
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d005      	beq.n	8007cb8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007cac:	4b53      	ldr	r3, [pc, #332]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	4a52      	ldr	r2, [pc, #328]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007cb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007cb6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cb8:	4b50      	ldr	r3, [pc, #320]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	494d      	ldr	r1, [pc, #308]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 0301 	and.w	r3, r3, #1
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d040      	beq.n	8007d58 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d107      	bne.n	8007cee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007cde:	4b47      	ldr	r3, [pc, #284]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d115      	bne.n	8007d16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007cea:	2301      	movs	r3, #1
 8007cec:	e07f      	b.n	8007dee <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	2b02      	cmp	r3, #2
 8007cf4:	d107      	bne.n	8007d06 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cf6:	4b41      	ldr	r3, [pc, #260]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d109      	bne.n	8007d16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e073      	b.n	8007dee <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007d06:	4b3d      	ldr	r3, [pc, #244]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f003 0302 	and.w	r3, r3, #2
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d101      	bne.n	8007d16 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007d12:	2301      	movs	r3, #1
 8007d14:	e06b      	b.n	8007dee <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d16:	4b39      	ldr	r3, [pc, #228]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f023 0203 	bic.w	r2, r3, #3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	4936      	ldr	r1, [pc, #216]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007d24:	4313      	orrs	r3, r2
 8007d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d28:	f7fc fe50 	bl	80049cc <HAL_GetTick>
 8007d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d2e:	e00a      	b.n	8007d46 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d30:	f7fc fe4c 	bl	80049cc <HAL_GetTick>
 8007d34:	4602      	mov	r2, r0
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	1ad3      	subs	r3, r2, r3
 8007d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d901      	bls.n	8007d46 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e053      	b.n	8007dee <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d46:	4b2d      	ldr	r3, [pc, #180]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f003 020c 	and.w	r2, r3, #12
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d1eb      	bne.n	8007d30 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007d58:	4b27      	ldr	r3, [pc, #156]	; (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f003 030f 	and.w	r3, r3, #15
 8007d60:	683a      	ldr	r2, [r7, #0]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d210      	bcs.n	8007d88 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d66:	4b24      	ldr	r3, [pc, #144]	; (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f023 020f 	bic.w	r2, r3, #15
 8007d6e:	4922      	ldr	r1, [pc, #136]	; (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d76:	4b20      	ldr	r3, [pc, #128]	; (8007df8 <HAL_RCC_ClockConfig+0x1c4>)
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f003 030f 	and.w	r3, r3, #15
 8007d7e:	683a      	ldr	r2, [r7, #0]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d001      	beq.n	8007d88 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	e032      	b.n	8007dee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f003 0304 	and.w	r3, r3, #4
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d008      	beq.n	8007da6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d94:	4b19      	ldr	r3, [pc, #100]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	68db      	ldr	r3, [r3, #12]
 8007da0:	4916      	ldr	r1, [pc, #88]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007da2:	4313      	orrs	r3, r2
 8007da4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f003 0308 	and.w	r3, r3, #8
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d009      	beq.n	8007dc6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007db2:	4b12      	ldr	r3, [pc, #72]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	00db      	lsls	r3, r3, #3
 8007dc0:	490e      	ldr	r1, [pc, #56]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007dc6:	f000 f821 	bl	8007e0c <HAL_RCC_GetSysClockFreq>
 8007dca:	4601      	mov	r1, r0
 8007dcc:	4b0b      	ldr	r3, [pc, #44]	; (8007dfc <HAL_RCC_ClockConfig+0x1c8>)
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	091b      	lsrs	r3, r3, #4
 8007dd2:	f003 030f 	and.w	r3, r3, #15
 8007dd6:	4a0a      	ldr	r2, [pc, #40]	; (8007e00 <HAL_RCC_ClockConfig+0x1cc>)
 8007dd8:	5cd3      	ldrb	r3, [r2, r3]
 8007dda:	fa21 f303 	lsr.w	r3, r1, r3
 8007dde:	4a09      	ldr	r2, [pc, #36]	; (8007e04 <HAL_RCC_ClockConfig+0x1d0>)
 8007de0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007de2:	4b09      	ldr	r3, [pc, #36]	; (8007e08 <HAL_RCC_ClockConfig+0x1d4>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4618      	mov	r0, r3
 8007de8:	f7fc fcca 	bl	8004780 <HAL_InitTick>

  return HAL_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3710      	adds	r7, #16
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	40023c00 	.word	0x40023c00
 8007dfc:	40023800 	.word	0x40023800
 8007e00:	08010800 	.word	0x08010800
 8007e04:	20000044 	.word	0x20000044
 8007e08:	20000048 	.word	0x20000048

08007e0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e0e:	b085      	sub	sp, #20
 8007e10:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007e12:	2300      	movs	r3, #0
 8007e14:	607b      	str	r3, [r7, #4]
 8007e16:	2300      	movs	r3, #0
 8007e18:	60fb      	str	r3, [r7, #12]
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007e22:	4b50      	ldr	r3, [pc, #320]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x158>)
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	f003 030c 	and.w	r3, r3, #12
 8007e2a:	2b04      	cmp	r3, #4
 8007e2c:	d007      	beq.n	8007e3e <HAL_RCC_GetSysClockFreq+0x32>
 8007e2e:	2b08      	cmp	r3, #8
 8007e30:	d008      	beq.n	8007e44 <HAL_RCC_GetSysClockFreq+0x38>
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	f040 808d 	bne.w	8007f52 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007e38:	4b4b      	ldr	r3, [pc, #300]	; (8007f68 <HAL_RCC_GetSysClockFreq+0x15c>)
 8007e3a:	60bb      	str	r3, [r7, #8]
      break;
 8007e3c:	e08c      	b.n	8007f58 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007e3e:	4b4b      	ldr	r3, [pc, #300]	; (8007f6c <HAL_RCC_GetSysClockFreq+0x160>)
 8007e40:	60bb      	str	r3, [r7, #8]
      break;
 8007e42:	e089      	b.n	8007f58 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007e44:	4b47      	ldr	r3, [pc, #284]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x158>)
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e4c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007e4e:	4b45      	ldr	r3, [pc, #276]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x158>)
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d023      	beq.n	8007ea2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007e5a:	4b42      	ldr	r3, [pc, #264]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x158>)
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	099b      	lsrs	r3, r3, #6
 8007e60:	f04f 0400 	mov.w	r4, #0
 8007e64:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007e68:	f04f 0200 	mov.w	r2, #0
 8007e6c:	ea03 0501 	and.w	r5, r3, r1
 8007e70:	ea04 0602 	and.w	r6, r4, r2
 8007e74:	4a3d      	ldr	r2, [pc, #244]	; (8007f6c <HAL_RCC_GetSysClockFreq+0x160>)
 8007e76:	fb02 f106 	mul.w	r1, r2, r6
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	fb02 f205 	mul.w	r2, r2, r5
 8007e80:	440a      	add	r2, r1
 8007e82:	493a      	ldr	r1, [pc, #232]	; (8007f6c <HAL_RCC_GetSysClockFreq+0x160>)
 8007e84:	fba5 0101 	umull	r0, r1, r5, r1
 8007e88:	1853      	adds	r3, r2, r1
 8007e8a:	4619      	mov	r1, r3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f04f 0400 	mov.w	r4, #0
 8007e92:	461a      	mov	r2, r3
 8007e94:	4623      	mov	r3, r4
 8007e96:	f7f8 fa0b 	bl	80002b0 <__aeabi_uldivmod>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	460c      	mov	r4, r1
 8007e9e:	60fb      	str	r3, [r7, #12]
 8007ea0:	e049      	b.n	8007f36 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ea2:	4b30      	ldr	r3, [pc, #192]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x158>)
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	099b      	lsrs	r3, r3, #6
 8007ea8:	f04f 0400 	mov.w	r4, #0
 8007eac:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007eb0:	f04f 0200 	mov.w	r2, #0
 8007eb4:	ea03 0501 	and.w	r5, r3, r1
 8007eb8:	ea04 0602 	and.w	r6, r4, r2
 8007ebc:	4629      	mov	r1, r5
 8007ebe:	4632      	mov	r2, r6
 8007ec0:	f04f 0300 	mov.w	r3, #0
 8007ec4:	f04f 0400 	mov.w	r4, #0
 8007ec8:	0154      	lsls	r4, r2, #5
 8007eca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007ece:	014b      	lsls	r3, r1, #5
 8007ed0:	4619      	mov	r1, r3
 8007ed2:	4622      	mov	r2, r4
 8007ed4:	1b49      	subs	r1, r1, r5
 8007ed6:	eb62 0206 	sbc.w	r2, r2, r6
 8007eda:	f04f 0300 	mov.w	r3, #0
 8007ede:	f04f 0400 	mov.w	r4, #0
 8007ee2:	0194      	lsls	r4, r2, #6
 8007ee4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007ee8:	018b      	lsls	r3, r1, #6
 8007eea:	1a5b      	subs	r3, r3, r1
 8007eec:	eb64 0402 	sbc.w	r4, r4, r2
 8007ef0:	f04f 0100 	mov.w	r1, #0
 8007ef4:	f04f 0200 	mov.w	r2, #0
 8007ef8:	00e2      	lsls	r2, r4, #3
 8007efa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007efe:	00d9      	lsls	r1, r3, #3
 8007f00:	460b      	mov	r3, r1
 8007f02:	4614      	mov	r4, r2
 8007f04:	195b      	adds	r3, r3, r5
 8007f06:	eb44 0406 	adc.w	r4, r4, r6
 8007f0a:	f04f 0100 	mov.w	r1, #0
 8007f0e:	f04f 0200 	mov.w	r2, #0
 8007f12:	02a2      	lsls	r2, r4, #10
 8007f14:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007f18:	0299      	lsls	r1, r3, #10
 8007f1a:	460b      	mov	r3, r1
 8007f1c:	4614      	mov	r4, r2
 8007f1e:	4618      	mov	r0, r3
 8007f20:	4621      	mov	r1, r4
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	f04f 0400 	mov.w	r4, #0
 8007f28:	461a      	mov	r2, r3
 8007f2a:	4623      	mov	r3, r4
 8007f2c:	f7f8 f9c0 	bl	80002b0 <__aeabi_uldivmod>
 8007f30:	4603      	mov	r3, r0
 8007f32:	460c      	mov	r4, r1
 8007f34:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007f36:	4b0b      	ldr	r3, [pc, #44]	; (8007f64 <HAL_RCC_GetSysClockFreq+0x158>)
 8007f38:	685b      	ldr	r3, [r3, #4]
 8007f3a:	0c1b      	lsrs	r3, r3, #16
 8007f3c:	f003 0303 	and.w	r3, r3, #3
 8007f40:	3301      	adds	r3, #1
 8007f42:	005b      	lsls	r3, r3, #1
 8007f44:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8007f46:	68fa      	ldr	r2, [r7, #12]
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f4e:	60bb      	str	r3, [r7, #8]
      break;
 8007f50:	e002      	b.n	8007f58 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007f52:	4b05      	ldr	r3, [pc, #20]	; (8007f68 <HAL_RCC_GetSysClockFreq+0x15c>)
 8007f54:	60bb      	str	r3, [r7, #8]
      break;
 8007f56:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007f58:	68bb      	ldr	r3, [r7, #8]
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3714      	adds	r7, #20
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f62:	bf00      	nop
 8007f64:	40023800 	.word	0x40023800
 8007f68:	00f42400 	.word	0x00f42400
 8007f6c:	017d7840 	.word	0x017d7840

08007f70 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f70:	b480      	push	{r7}
 8007f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f74:	4b03      	ldr	r3, [pc, #12]	; (8007f84 <HAL_RCC_GetHCLKFreq+0x14>)
 8007f76:	681b      	ldr	r3, [r3, #0]
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	20000044 	.word	0x20000044

08007f88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007f8c:	f7ff fff0 	bl	8007f70 <HAL_RCC_GetHCLKFreq>
 8007f90:	4601      	mov	r1, r0
 8007f92:	4b05      	ldr	r3, [pc, #20]	; (8007fa8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	0a9b      	lsrs	r3, r3, #10
 8007f98:	f003 0307 	and.w	r3, r3, #7
 8007f9c:	4a03      	ldr	r2, [pc, #12]	; (8007fac <HAL_RCC_GetPCLK1Freq+0x24>)
 8007f9e:	5cd3      	ldrb	r3, [r2, r3]
 8007fa0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	40023800 	.word	0x40023800
 8007fac:	08010810 	.word	0x08010810

08007fb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007fb4:	f7ff ffdc 	bl	8007f70 <HAL_RCC_GetHCLKFreq>
 8007fb8:	4601      	mov	r1, r0
 8007fba:	4b05      	ldr	r3, [pc, #20]	; (8007fd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007fbc:	689b      	ldr	r3, [r3, #8]
 8007fbe:	0b5b      	lsrs	r3, r3, #13
 8007fc0:	f003 0307 	and.w	r3, r3, #7
 8007fc4:	4a03      	ldr	r2, [pc, #12]	; (8007fd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007fc6:	5cd3      	ldrb	r3, [r2, r3]
 8007fc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	40023800 	.word	0x40023800
 8007fd4:	08010810 	.word	0x08010810

08007fd8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
 8007fe0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	220f      	movs	r2, #15
 8007fe6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007fe8:	4b12      	ldr	r3, [pc, #72]	; (8008034 <HAL_RCC_GetClockConfig+0x5c>)
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f003 0203 	and.w	r2, r3, #3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007ff4:	4b0f      	ldr	r3, [pc, #60]	; (8008034 <HAL_RCC_GetClockConfig+0x5c>)
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008000:	4b0c      	ldr	r3, [pc, #48]	; (8008034 <HAL_RCC_GetClockConfig+0x5c>)
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800800c:	4b09      	ldr	r3, [pc, #36]	; (8008034 <HAL_RCC_GetClockConfig+0x5c>)
 800800e:	689b      	ldr	r3, [r3, #8]
 8008010:	08db      	lsrs	r3, r3, #3
 8008012:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800801a:	4b07      	ldr	r3, [pc, #28]	; (8008038 <HAL_RCC_GetClockConfig+0x60>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	f003 020f 	and.w	r2, r3, #15
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	601a      	str	r2, [r3, #0]
}
 8008026:	bf00      	nop
 8008028:	370c      	adds	r7, #12
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
 8008032:	bf00      	nop
 8008034:	40023800 	.word	0x40023800
 8008038:	40023c00 	.word	0x40023c00

0800803c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b088      	sub	sp, #32
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008044:	2300      	movs	r3, #0
 8008046:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008048:	2300      	movs	r3, #0
 800804a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800804c:	2300      	movs	r3, #0
 800804e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008050:	2300      	movs	r3, #0
 8008052:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008054:	2300      	movs	r3, #0
 8008056:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f003 0301 	and.w	r3, r3, #1
 8008060:	2b00      	cmp	r3, #0
 8008062:	d012      	beq.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008064:	4b69      	ldr	r3, [pc, #420]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	4a68      	ldr	r2, [pc, #416]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800806a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800806e:	6093      	str	r3, [r2, #8]
 8008070:	4b66      	ldr	r3, [pc, #408]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008072:	689a      	ldr	r2, [r3, #8]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008078:	4964      	ldr	r1, [pc, #400]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800807a:	4313      	orrs	r3, r2
 800807c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008082:	2b00      	cmp	r3, #0
 8008084:	d101      	bne.n	800808a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008086:	2301      	movs	r3, #1
 8008088:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008092:	2b00      	cmp	r3, #0
 8008094:	d017      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008096:	4b5d      	ldr	r3, [pc, #372]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008098:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800809c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080a4:	4959      	ldr	r1, [pc, #356]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080a6:	4313      	orrs	r3, r2
 80080a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80080b4:	d101      	bne.n	80080ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80080b6:	2301      	movs	r3, #1
 80080b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d101      	bne.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80080c2:	2301      	movs	r3, #1
 80080c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d017      	beq.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80080d2:	4b4e      	ldr	r3, [pc, #312]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80080d8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080e0:	494a      	ldr	r1, [pc, #296]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80080e2:	4313      	orrs	r3, r2
 80080e4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080f0:	d101      	bne.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80080f2:	2301      	movs	r3, #1
 80080f4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d101      	bne.n	8008102 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80080fe:	2301      	movs	r3, #1
 8008100:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d001      	beq.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800810e:	2301      	movs	r3, #1
 8008110:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f003 0320 	and.w	r3, r3, #32
 800811a:	2b00      	cmp	r3, #0
 800811c:	f000 808b 	beq.w	8008236 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008120:	4b3a      	ldr	r3, [pc, #232]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008124:	4a39      	ldr	r2, [pc, #228]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008126:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800812a:	6413      	str	r3, [r2, #64]	; 0x40
 800812c:	4b37      	ldr	r3, [pc, #220]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800812e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008134:	60bb      	str	r3, [r7, #8]
 8008136:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008138:	4b35      	ldr	r3, [pc, #212]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4a34      	ldr	r2, [pc, #208]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800813e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008142:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008144:	f7fc fc42 	bl	80049cc <HAL_GetTick>
 8008148:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800814a:	e008      	b.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800814c:	f7fc fc3e 	bl	80049cc <HAL_GetTick>
 8008150:	4602      	mov	r2, r0
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	2b64      	cmp	r3, #100	; 0x64
 8008158:	d901      	bls.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800815a:	2303      	movs	r3, #3
 800815c:	e355      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800815e:	4b2c      	ldr	r3, [pc, #176]	; (8008210 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008166:	2b00      	cmp	r3, #0
 8008168:	d0f0      	beq.n	800814c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800816a:	4b28      	ldr	r3, [pc, #160]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800816c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800816e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008172:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d035      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800817e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008182:	693a      	ldr	r2, [r7, #16]
 8008184:	429a      	cmp	r2, r3
 8008186:	d02e      	beq.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008188:	4b20      	ldr	r3, [pc, #128]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800818a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800818c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008190:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008192:	4b1e      	ldr	r3, [pc, #120]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008196:	4a1d      	ldr	r2, [pc, #116]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008198:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800819c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800819e:	4b1b      	ldr	r3, [pc, #108]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081a2:	4a1a      	ldr	r2, [pc, #104]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081a8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80081aa:	4a18      	ldr	r2, [pc, #96]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081ac:	693b      	ldr	r3, [r7, #16]
 80081ae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80081b0:	4b16      	ldr	r3, [pc, #88]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081b4:	f003 0301 	and.w	r3, r3, #1
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d114      	bne.n	80081e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081bc:	f7fc fc06 	bl	80049cc <HAL_GetTick>
 80081c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081c2:	e00a      	b.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80081c4:	f7fc fc02 	bl	80049cc <HAL_GetTick>
 80081c8:	4602      	mov	r2, r0
 80081ca:	697b      	ldr	r3, [r7, #20]
 80081cc:	1ad3      	subs	r3, r2, r3
 80081ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d901      	bls.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80081d6:	2303      	movs	r3, #3
 80081d8:	e317      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80081da:	4b0c      	ldr	r3, [pc, #48]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081de:	f003 0302 	and.w	r3, r3, #2
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d0ee      	beq.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80081f2:	d111      	bne.n	8008218 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80081f4:	4b05      	ldr	r3, [pc, #20]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008200:	4b04      	ldr	r3, [pc, #16]	; (8008214 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008202:	400b      	ands	r3, r1
 8008204:	4901      	ldr	r1, [pc, #4]	; (800820c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008206:	4313      	orrs	r3, r2
 8008208:	608b      	str	r3, [r1, #8]
 800820a:	e00b      	b.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800820c:	40023800 	.word	0x40023800
 8008210:	40007000 	.word	0x40007000
 8008214:	0ffffcff 	.word	0x0ffffcff
 8008218:	4bb0      	ldr	r3, [pc, #704]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	4aaf      	ldr	r2, [pc, #700]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800821e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008222:	6093      	str	r3, [r2, #8]
 8008224:	4bad      	ldr	r3, [pc, #692]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008226:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800822c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008230:	49aa      	ldr	r1, [pc, #680]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008232:	4313      	orrs	r3, r2
 8008234:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f003 0310 	and.w	r3, r3, #16
 800823e:	2b00      	cmp	r3, #0
 8008240:	d010      	beq.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008242:	4ba6      	ldr	r3, [pc, #664]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008244:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008248:	4aa4      	ldr	r2, [pc, #656]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800824a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800824e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008252:	4ba2      	ldr	r3, [pc, #648]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008254:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800825c:	499f      	ldr	r1, [pc, #636]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800825e:	4313      	orrs	r3, r2
 8008260:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00a      	beq.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008270:	4b9a      	ldr	r3, [pc, #616]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008276:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800827e:	4997      	ldr	r1, [pc, #604]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008280:	4313      	orrs	r3, r2
 8008282:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00a      	beq.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008292:	4b92      	ldr	r3, [pc, #584]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008294:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008298:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082a0:	498e      	ldr	r1, [pc, #568]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082a2:	4313      	orrs	r3, r2
 80082a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d00a      	beq.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80082b4:	4b89      	ldr	r3, [pc, #548]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082ba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082c2:	4986      	ldr	r1, [pc, #536]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082c4:	4313      	orrs	r3, r2
 80082c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00a      	beq.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80082d6:	4b81      	ldr	r3, [pc, #516]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082dc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082e4:	497d      	ldr	r1, [pc, #500]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082e6:	4313      	orrs	r3, r2
 80082e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d00a      	beq.n	800830e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80082f8:	4b78      	ldr	r3, [pc, #480]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80082fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80082fe:	f023 0203 	bic.w	r2, r3, #3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008306:	4975      	ldr	r1, [pc, #468]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008308:	4313      	orrs	r3, r2
 800830a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008316:	2b00      	cmp	r3, #0
 8008318:	d00a      	beq.n	8008330 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800831a:	4b70      	ldr	r3, [pc, #448]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800831c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008320:	f023 020c 	bic.w	r2, r3, #12
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008328:	496c      	ldr	r1, [pc, #432]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800832a:	4313      	orrs	r3, r2
 800832c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008338:	2b00      	cmp	r3, #0
 800833a:	d00a      	beq.n	8008352 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800833c:	4b67      	ldr	r3, [pc, #412]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800833e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008342:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800834a:	4964      	ldr	r1, [pc, #400]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800834c:	4313      	orrs	r3, r2
 800834e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00a      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800835e:	4b5f      	ldr	r3, [pc, #380]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008364:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800836c:	495b      	ldr	r1, [pc, #364]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800836e:	4313      	orrs	r3, r2
 8008370:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800837c:	2b00      	cmp	r3, #0
 800837e:	d00a      	beq.n	8008396 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008380:	4b56      	ldr	r3, [pc, #344]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008386:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800838e:	4953      	ldr	r1, [pc, #332]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008390:	4313      	orrs	r3, r2
 8008392:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00a      	beq.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80083a2:	4b4e      	ldr	r3, [pc, #312]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083a8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083b0:	494a      	ldr	r1, [pc, #296]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083b2:	4313      	orrs	r3, r2
 80083b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d00a      	beq.n	80083da <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80083c4:	4b45      	ldr	r3, [pc, #276]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083ca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083d2:	4942      	ldr	r1, [pc, #264]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00a      	beq.n	80083fc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80083e6:	4b3d      	ldr	r3, [pc, #244]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083ec:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083f4:	4939      	ldr	r1, [pc, #228]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80083f6:	4313      	orrs	r3, r2
 80083f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008404:	2b00      	cmp	r3, #0
 8008406:	d00a      	beq.n	800841e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008408:	4b34      	ldr	r3, [pc, #208]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800840a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800840e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008416:	4931      	ldr	r1, [pc, #196]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8008418:	4313      	orrs	r3, r2
 800841a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008426:	2b00      	cmp	r3, #0
 8008428:	d011      	beq.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800842a:	4b2c      	ldr	r3, [pc, #176]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800842c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008430:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008438:	4928      	ldr	r1, [pc, #160]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800843a:	4313      	orrs	r3, r2
 800843c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008444:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008448:	d101      	bne.n	800844e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800844a:	2301      	movs	r3, #1
 800844c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f003 0308 	and.w	r3, r3, #8
 8008456:	2b00      	cmp	r3, #0
 8008458:	d001      	beq.n	800845e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800845a:	2301      	movs	r3, #1
 800845c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00a      	beq.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800846a:	4b1c      	ldr	r3, [pc, #112]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800846c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008470:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008478:	4918      	ldr	r1, [pc, #96]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800847a:	4313      	orrs	r3, r2
 800847c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00b      	beq.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800848c:	4b13      	ldr	r3, [pc, #76]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800848e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008492:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800849c:	490f      	ldr	r1, [pc, #60]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800849e:	4313      	orrs	r3, r2
 80084a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80084a4:	69fb      	ldr	r3, [r7, #28]
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d005      	beq.n	80084b6 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80084b2:	f040 80d8 	bne.w	8008666 <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80084b6:	4b09      	ldr	r3, [pc, #36]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a08      	ldr	r2, [pc, #32]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80084bc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80084c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80084c2:	f7fc fa83 	bl	80049cc <HAL_GetTick>
 80084c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80084c8:	e00a      	b.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80084ca:	f7fc fa7f 	bl	80049cc <HAL_GetTick>
 80084ce:	4602      	mov	r2, r0
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	1ad3      	subs	r3, r2, r3
 80084d4:	2b64      	cmp	r3, #100	; 0x64
 80084d6:	d903      	bls.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80084d8:	2303      	movs	r3, #3
 80084da:	e196      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80084dc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80084e0:	4b6c      	ldr	r3, [pc, #432]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d1ee      	bne.n	80084ca <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 0301 	and.w	r3, r3, #1
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d021      	beq.n	800853c <HAL_RCCEx_PeriphCLKConfig+0x500>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d11d      	bne.n	800853c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008500:	4b64      	ldr	r3, [pc, #400]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008502:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008506:	0c1b      	lsrs	r3, r3, #16
 8008508:	f003 0303 	and.w	r3, r3, #3
 800850c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800850e:	4b61      	ldr	r3, [pc, #388]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008510:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008514:	0e1b      	lsrs	r3, r3, #24
 8008516:	f003 030f 	and.w	r3, r3, #15
 800851a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	019a      	lsls	r2, r3, #6
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	041b      	lsls	r3, r3, #16
 8008526:	431a      	orrs	r2, r3
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	061b      	lsls	r3, r3, #24
 800852c:	431a      	orrs	r2, r3
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	071b      	lsls	r3, r3, #28
 8008534:	4957      	ldr	r1, [pc, #348]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008536:	4313      	orrs	r3, r2
 8008538:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008544:	2b00      	cmp	r3, #0
 8008546:	d004      	beq.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x516>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800854c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008550:	d00a      	beq.n	8008568 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800855a:	2b00      	cmp	r3, #0
 800855c:	d02e      	beq.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008562:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008566:	d129      	bne.n	80085bc <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008568:	4b4a      	ldr	r3, [pc, #296]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800856a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800856e:	0c1b      	lsrs	r3, r3, #16
 8008570:	f003 0303 	and.w	r3, r3, #3
 8008574:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008576:	4b47      	ldr	r3, [pc, #284]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008578:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800857c:	0f1b      	lsrs	r3, r3, #28
 800857e:	f003 0307 	and.w	r3, r3, #7
 8008582:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	019a      	lsls	r2, r3, #6
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	041b      	lsls	r3, r3, #16
 800858e:	431a      	orrs	r2, r3
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68db      	ldr	r3, [r3, #12]
 8008594:	061b      	lsls	r3, r3, #24
 8008596:	431a      	orrs	r2, r3
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	071b      	lsls	r3, r3, #28
 800859c:	493d      	ldr	r1, [pc, #244]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800859e:	4313      	orrs	r3, r2
 80085a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80085a4:	4b3b      	ldr	r3, [pc, #236]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80085a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80085aa:	f023 021f 	bic.w	r2, r3, #31
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b2:	3b01      	subs	r3, #1
 80085b4:	4937      	ldr	r1, [pc, #220]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80085b6:	4313      	orrs	r3, r2
 80085b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d01d      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80085c8:	4b32      	ldr	r3, [pc, #200]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80085ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085ce:	0e1b      	lsrs	r3, r3, #24
 80085d0:	f003 030f 	and.w	r3, r3, #15
 80085d4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80085d6:	4b2f      	ldr	r3, [pc, #188]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80085d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085dc:	0f1b      	lsrs	r3, r3, #28
 80085de:	f003 0307 	and.w	r3, r3, #7
 80085e2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	685b      	ldr	r3, [r3, #4]
 80085e8:	019a      	lsls	r2, r3, #6
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	691b      	ldr	r3, [r3, #16]
 80085ee:	041b      	lsls	r3, r3, #16
 80085f0:	431a      	orrs	r2, r3
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	061b      	lsls	r3, r3, #24
 80085f6:	431a      	orrs	r2, r3
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	071b      	lsls	r3, r3, #28
 80085fc:	4925      	ldr	r1, [pc, #148]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80085fe:	4313      	orrs	r3, r2
 8008600:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800860c:	2b00      	cmp	r3, #0
 800860e:	d011      	beq.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	019a      	lsls	r2, r3, #6
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	041b      	lsls	r3, r3, #16
 800861c:	431a      	orrs	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	68db      	ldr	r3, [r3, #12]
 8008622:	061b      	lsls	r3, r3, #24
 8008624:	431a      	orrs	r2, r3
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	071b      	lsls	r3, r3, #28
 800862c:	4919      	ldr	r1, [pc, #100]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800862e:	4313      	orrs	r3, r2
 8008630:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008634:	4b17      	ldr	r3, [pc, #92]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a16      	ldr	r2, [pc, #88]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800863a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800863e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008640:	f7fc f9c4 	bl	80049cc <HAL_GetTick>
 8008644:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008646:	e008      	b.n	800865a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008648:	f7fc f9c0 	bl	80049cc <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	1ad3      	subs	r3, r2, r3
 8008652:	2b64      	cmp	r3, #100	; 0x64
 8008654:	d901      	bls.n	800865a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008656:	2303      	movs	r3, #3
 8008658:	e0d7      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800865a:	4b0e      	ldr	r3, [pc, #56]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008662:	2b00      	cmp	r3, #0
 8008664:	d0f0      	beq.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	2b01      	cmp	r3, #1
 800866a:	f040 80cd 	bne.w	8008808 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800866e:	4b09      	ldr	r3, [pc, #36]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a08      	ldr	r2, [pc, #32]	; (8008694 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8008674:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008678:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800867a:	f7fc f9a7 	bl	80049cc <HAL_GetTick>
 800867e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008680:	e00a      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008682:	f7fc f9a3 	bl	80049cc <HAL_GetTick>
 8008686:	4602      	mov	r2, r0
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	1ad3      	subs	r3, r2, r3
 800868c:	2b64      	cmp	r3, #100	; 0x64
 800868e:	d903      	bls.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008690:	2303      	movs	r3, #3
 8008692:	e0ba      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8008694:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8008698:	4b5e      	ldr	r3, [pc, #376]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80086a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80086a4:	d0ed      	beq.n	8008682 <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d003      	beq.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x67e>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d009      	beq.n	80086ce <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d02e      	beq.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d12a      	bne.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80086ce:	4b51      	ldr	r3, [pc, #324]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80086d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086d4:	0c1b      	lsrs	r3, r3, #16
 80086d6:	f003 0303 	and.w	r3, r3, #3
 80086da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80086dc:	4b4d      	ldr	r3, [pc, #308]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80086de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086e2:	0f1b      	lsrs	r3, r3, #28
 80086e4:	f003 0307 	and.w	r3, r3, #7
 80086e8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	695b      	ldr	r3, [r3, #20]
 80086ee:	019a      	lsls	r2, r3, #6
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	041b      	lsls	r3, r3, #16
 80086f4:	431a      	orrs	r2, r3
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	699b      	ldr	r3, [r3, #24]
 80086fa:	061b      	lsls	r3, r3, #24
 80086fc:	431a      	orrs	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	071b      	lsls	r3, r3, #28
 8008702:	4944      	ldr	r1, [pc, #272]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008704:	4313      	orrs	r3, r2
 8008706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800870a:	4b42      	ldr	r3, [pc, #264]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800870c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008710:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008718:	3b01      	subs	r3, #1
 800871a:	021b      	lsls	r3, r3, #8
 800871c:	493d      	ldr	r1, [pc, #244]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800871e:	4313      	orrs	r3, r2
 8008720:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800872c:	2b00      	cmp	r3, #0
 800872e:	d022      	beq.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008734:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008738:	d11d      	bne.n	8008776 <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800873a:	4b36      	ldr	r3, [pc, #216]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800873c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008740:	0e1b      	lsrs	r3, r3, #24
 8008742:	f003 030f 	and.w	r3, r3, #15
 8008746:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008748:	4b32      	ldr	r3, [pc, #200]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800874a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800874e:	0f1b      	lsrs	r3, r3, #28
 8008750:	f003 0307 	and.w	r3, r3, #7
 8008754:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	695b      	ldr	r3, [r3, #20]
 800875a:	019a      	lsls	r2, r3, #6
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6a1b      	ldr	r3, [r3, #32]
 8008760:	041b      	lsls	r3, r3, #16
 8008762:	431a      	orrs	r2, r3
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	061b      	lsls	r3, r3, #24
 8008768:	431a      	orrs	r2, r3
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	071b      	lsls	r3, r3, #28
 800876e:	4929      	ldr	r1, [pc, #164]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008770:	4313      	orrs	r3, r2
 8008772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f003 0308 	and.w	r3, r3, #8
 800877e:	2b00      	cmp	r3, #0
 8008780:	d028      	beq.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008782:	4b24      	ldr	r3, [pc, #144]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008788:	0e1b      	lsrs	r3, r3, #24
 800878a:	f003 030f 	and.w	r3, r3, #15
 800878e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008790:	4b20      	ldr	r3, [pc, #128]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8008792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008796:	0c1b      	lsrs	r3, r3, #16
 8008798:	f003 0303 	and.w	r3, r3, #3
 800879c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	695b      	ldr	r3, [r3, #20]
 80087a2:	019a      	lsls	r2, r3, #6
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	041b      	lsls	r3, r3, #16
 80087a8:	431a      	orrs	r2, r3
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	061b      	lsls	r3, r3, #24
 80087ae:	431a      	orrs	r2, r3
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	69db      	ldr	r3, [r3, #28]
 80087b4:	071b      	lsls	r3, r3, #28
 80087b6:	4917      	ldr	r1, [pc, #92]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80087b8:	4313      	orrs	r3, r2
 80087ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80087be:	4b15      	ldr	r3, [pc, #84]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80087c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087cc:	4911      	ldr	r1, [pc, #68]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80087ce:	4313      	orrs	r3, r2
 80087d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80087d4:	4b0f      	ldr	r3, [pc, #60]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a0e      	ldr	r2, [pc, #56]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80087da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087e0:	f7fc f8f4 	bl	80049cc <HAL_GetTick>
 80087e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80087e6:	e008      	b.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80087e8:	f7fc f8f0 	bl	80049cc <HAL_GetTick>
 80087ec:	4602      	mov	r2, r0
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	2b64      	cmp	r3, #100	; 0x64
 80087f4:	d901      	bls.n	80087fa <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80087f6:	2303      	movs	r3, #3
 80087f8:	e007      	b.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80087fa:	4b06      	ldr	r3, [pc, #24]	; (8008814 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008802:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008806:	d1ef      	bne.n	80087e8 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8008808:	2300      	movs	r3, #0
}
 800880a:	4618      	mov	r0, r3
 800880c:	3720      	adds	r7, #32
 800880e:	46bd      	mov	sp, r7
 8008810:	bd80      	pop	{r7, pc}
 8008812:	bf00      	nop
 8008814:	40023800 	.word	0x40023800

08008818 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008818:	b580      	push	{r7, lr}
 800881a:	b082      	sub	sp, #8
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d101      	bne.n	800882a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8008826:	2301      	movs	r3, #1
 8008828:	e06b      	b.n	8008902 <HAL_RTC_Init+0xea>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	7f5b      	ldrb	r3, [r3, #29]
 800882e:	b2db      	uxtb	r3, r3
 8008830:	2b00      	cmp	r3, #0
 8008832:	d105      	bne.n	8008840 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2200      	movs	r2, #0
 8008838:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7fb fce0 	bl	8004200 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2202      	movs	r2, #2
 8008844:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	22ca      	movs	r2, #202	; 0xca
 800884c:	625a      	str	r2, [r3, #36]	; 0x24
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	2253      	movs	r2, #83	; 0x53
 8008854:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 fb00 	bl	8008e5c <RTC_EnterInitMode>
 800885c:	4603      	mov	r3, r0
 800885e:	2b00      	cmp	r3, #0
 8008860:	d008      	beq.n	8008874 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	22ff      	movs	r2, #255	; 0xff
 8008868:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2204      	movs	r2, #4
 800886e:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	e046      	b.n	8008902 <HAL_RTC_Init+0xea>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	6899      	ldr	r1, [r3, #8]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	4b23      	ldr	r3, [pc, #140]	; (800890c <HAL_RTC_Init+0xf4>)
 8008880:	400b      	ands	r3, r1
 8008882:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	6899      	ldr	r1, [r3, #8]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	685a      	ldr	r2, [r3, #4]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	431a      	orrs	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	695b      	ldr	r3, [r3, #20]
 8008898:	431a      	orrs	r2, r3
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	430a      	orrs	r2, r1
 80088a0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	687a      	ldr	r2, [r7, #4]
 80088a8:	68d2      	ldr	r2, [r2, #12]
 80088aa:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	6919      	ldr	r1, [r3, #16]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	041a      	lsls	r2, r3, #16
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	430a      	orrs	r2, r1
 80088be:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68da      	ldr	r2, [r3, #12]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80088ce:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f022 0208 	bic.w	r2, r2, #8
 80088de:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	699a      	ldr	r2, [r3, #24]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	430a      	orrs	r2, r1
 80088f0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	22ff      	movs	r2, #255	; 0xff
 80088f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2201      	movs	r2, #1
 80088fe:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008900:	2300      	movs	r3, #0
  }
}
 8008902:	4618      	mov	r0, r3
 8008904:	3708      	adds	r7, #8
 8008906:	46bd      	mov	sp, r7
 8008908:	bd80      	pop	{r7, pc}
 800890a:	bf00      	nop
 800890c:	ff8fffbf 	.word	0xff8fffbf

08008910 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008910:	b590      	push	{r4, r7, lr}
 8008912:	b087      	sub	sp, #28
 8008914:	af00      	add	r7, sp, #0
 8008916:	60f8      	str	r0, [r7, #12]
 8008918:	60b9      	str	r1, [r7, #8]
 800891a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800891c:	2300      	movs	r3, #0
 800891e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	7f1b      	ldrb	r3, [r3, #28]
 8008924:	2b01      	cmp	r3, #1
 8008926:	d101      	bne.n	800892c <HAL_RTC_SetTime+0x1c>
 8008928:	2302      	movs	r3, #2
 800892a:	e0a8      	b.n	8008a7e <HAL_RTC_SetTime+0x16e>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2201      	movs	r2, #1
 8008930:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	2202      	movs	r2, #2
 8008936:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d126      	bne.n	800898c <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	689b      	ldr	r3, [r3, #8]
 8008944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008948:	2b00      	cmp	r3, #0
 800894a:	d102      	bne.n	8008952 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	2200      	movs	r2, #0
 8008950:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	781b      	ldrb	r3, [r3, #0]
 8008956:	4618      	mov	r0, r3
 8008958:	f000 faac 	bl	8008eb4 <RTC_ByteToBcd2>
 800895c:	4603      	mov	r3, r0
 800895e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	785b      	ldrb	r3, [r3, #1]
 8008964:	4618      	mov	r0, r3
 8008966:	f000 faa5 	bl	8008eb4 <RTC_ByteToBcd2>
 800896a:	4603      	mov	r3, r0
 800896c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800896e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8008970:	68bb      	ldr	r3, [r7, #8]
 8008972:	789b      	ldrb	r3, [r3, #2]
 8008974:	4618      	mov	r0, r3
 8008976:	f000 fa9d 	bl	8008eb4 <RTC_ByteToBcd2>
 800897a:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 800897c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	7b1b      	ldrb	r3, [r3, #12]
 8008984:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008986:	4313      	orrs	r3, r2
 8008988:	617b      	str	r3, [r7, #20]
 800898a:	e018      	b.n	80089be <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008996:	2b00      	cmp	r3, #0
 8008998:	d102      	bne.n	80089a0 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	2200      	movs	r2, #0
 800899e:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	785b      	ldrb	r3, [r3, #1]
 80089aa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80089ac:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 80089ae:	68ba      	ldr	r2, [r7, #8]
 80089b0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 80089b2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	7b1b      	ldrb	r3, [r3, #12]
 80089b8:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 80089ba:	4313      	orrs	r3, r2
 80089bc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	22ca      	movs	r2, #202	; 0xca
 80089c4:	625a      	str	r2, [r3, #36]	; 0x24
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2253      	movs	r2, #83	; 0x53
 80089cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80089ce:	68f8      	ldr	r0, [r7, #12]
 80089d0:	f000 fa44 	bl	8008e5c <RTC_EnterInitMode>
 80089d4:	4603      	mov	r3, r0
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d00b      	beq.n	80089f2 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	22ff      	movs	r2, #255	; 0xff
 80089e0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2204      	movs	r2, #4
 80089e6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2200      	movs	r2, #0
 80089ec:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80089ee:	2301      	movs	r3, #1
 80089f0:	e045      	b.n	8008a7e <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681a      	ldr	r2, [r3, #0]
 80089f6:	6979      	ldr	r1, [r7, #20]
 80089f8:	4b23      	ldr	r3, [pc, #140]	; (8008a88 <HAL_RTC_SetTime+0x178>)
 80089fa:	400b      	ands	r3, r1
 80089fc:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	689a      	ldr	r2, [r3, #8]
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008a0c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	6899      	ldr	r1, [r3, #8]
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	691a      	ldr	r2, [r3, #16]
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	695b      	ldr	r3, [r3, #20]
 8008a1c:	431a      	orrs	r2, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	430a      	orrs	r2, r1
 8008a24:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	68da      	ldr	r2, [r3, #12]
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a34:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	f003 0320 	and.w	r3, r3, #32
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d111      	bne.n	8008a68 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a44:	68f8      	ldr	r0, [r7, #12]
 8008a46:	f000 f9e1 	bl	8008e0c <HAL_RTC_WaitForSynchro>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d00b      	beq.n	8008a68 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	22ff      	movs	r2, #255	; 0xff
 8008a56:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2204      	movs	r2, #4
 8008a5c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2200      	movs	r2, #0
 8008a62:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008a64:	2301      	movs	r3, #1
 8008a66:	e00a      	b.n	8008a7e <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	22ff      	movs	r2, #255	; 0xff
 8008a6e:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2201      	movs	r2, #1
 8008a74:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2200      	movs	r2, #0
 8008a7a:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8008a7c:	2300      	movs	r3, #0
  }
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	371c      	adds	r7, #28
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd90      	pop	{r4, r7, pc}
 8008a86:	bf00      	nop
 8008a88:	007f7f7f 	.word	0x007f7f7f

08008a8c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008a8c:	b590      	push	{r4, r7, lr}
 8008a8e:	b087      	sub	sp, #28
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	60f8      	str	r0, [r7, #12]
 8008a94:	60b9      	str	r1, [r7, #8]
 8008a96:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	7f1b      	ldrb	r3, [r3, #28]
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d101      	bne.n	8008aa8 <HAL_RTC_SetDate+0x1c>
 8008aa4:	2302      	movs	r3, #2
 8008aa6:	e092      	b.n	8008bce <HAL_RTC_SetDate+0x142>
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2202      	movs	r2, #2
 8008ab2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d10e      	bne.n	8008ad8 <HAL_RTC_SetDate+0x4c>
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	785b      	ldrb	r3, [r3, #1]
 8008abe:	f003 0310 	and.w	r3, r3, #16
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d008      	beq.n	8008ad8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	785b      	ldrb	r3, [r3, #1]
 8008aca:	f023 0310 	bic.w	r3, r3, #16
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	330a      	adds	r3, #10
 8008ad2:	b2da      	uxtb	r2, r3
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d11c      	bne.n	8008b18 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	78db      	ldrb	r3, [r3, #3]
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f000 f9e6 	bl	8008eb4 <RTC_ByteToBcd2>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	785b      	ldrb	r3, [r3, #1]
 8008af0:	4618      	mov	r0, r3
 8008af2:	f000 f9df 	bl	8008eb4 <RTC_ByteToBcd2>
 8008af6:	4603      	mov	r3, r0
 8008af8:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008afa:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	789b      	ldrb	r3, [r3, #2]
 8008b00:	4618      	mov	r0, r3
 8008b02:	f000 f9d7 	bl	8008eb4 <RTC_ByteToBcd2>
 8008b06:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008b08:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	781b      	ldrb	r3, [r3, #0]
 8008b10:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008b12:	4313      	orrs	r3, r2
 8008b14:	617b      	str	r3, [r7, #20]
 8008b16:	e00e      	b.n	8008b36 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	78db      	ldrb	r3, [r3, #3]
 8008b1c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	785b      	ldrb	r3, [r3, #1]
 8008b22:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008b24:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008b26:	68ba      	ldr	r2, [r7, #8]
 8008b28:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8008b2a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008b32:	4313      	orrs	r3, r2
 8008b34:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	22ca      	movs	r2, #202	; 0xca
 8008b3c:	625a      	str	r2, [r3, #36]	; 0x24
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2253      	movs	r2, #83	; 0x53
 8008b44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008b46:	68f8      	ldr	r0, [r7, #12]
 8008b48:	f000 f988 	bl	8008e5c <RTC_EnterInitMode>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d00b      	beq.n	8008b6a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	22ff      	movs	r2, #255	; 0xff
 8008b58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2204      	movs	r2, #4
 8008b5e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	2200      	movs	r2, #0
 8008b64:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008b66:	2301      	movs	r3, #1
 8008b68:	e031      	b.n	8008bce <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	6979      	ldr	r1, [r7, #20]
 8008b70:	4b19      	ldr	r3, [pc, #100]	; (8008bd8 <HAL_RTC_SetDate+0x14c>)
 8008b72:	400b      	ands	r3, r1
 8008b74:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	68da      	ldr	r2, [r3, #12]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b84:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	f003 0320 	and.w	r3, r3, #32
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d111      	bne.n	8008bb8 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008b94:	68f8      	ldr	r0, [r7, #12]
 8008b96:	f000 f939 	bl	8008e0c <HAL_RTC_WaitForSynchro>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d00b      	beq.n	8008bb8 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	22ff      	movs	r2, #255	; 0xff
 8008ba6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2204      	movs	r2, #4
 8008bac:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	e00a      	b.n	8008bce <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	22ff      	movs	r2, #255	; 0xff
 8008bbe:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008bcc:	2300      	movs	r3, #0
  }
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	371c      	adds	r7, #28
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd90      	pop	{r4, r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	00ffff3f 	.word	0x00ffff3f

08008bdc <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008bdc:	b590      	push	{r4, r7, lr}
 8008bde:	b089      	sub	sp, #36	; 0x24
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	60f8      	str	r0, [r7, #12]
 8008be4:	60b9      	str	r1, [r7, #8]
 8008be6:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8008be8:	2300      	movs	r3, #0
 8008bea:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8008bec:	2300      	movs	r3, #0
 8008bee:	61fb      	str	r3, [r7, #28]
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	7f1b      	ldrb	r3, [r3, #28]
 8008bf8:	2b01      	cmp	r3, #1
 8008bfa:	d101      	bne.n	8008c00 <HAL_RTC_SetAlarm+0x24>
 8008bfc:	2302      	movs	r3, #2
 8008bfe:	e101      	b.n	8008e04 <HAL_RTC_SetAlarm+0x228>
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2201      	movs	r2, #1
 8008c04:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2202      	movs	r2, #2
 8008c0a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d137      	bne.n	8008c82 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d102      	bne.n	8008c26 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	2200      	movs	r2, #0
 8008c24:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	781b      	ldrb	r3, [r3, #0]
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	f000 f942 	bl	8008eb4 <RTC_ByteToBcd2>
 8008c30:	4603      	mov	r3, r0
 8008c32:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	785b      	ldrb	r3, [r3, #1]
 8008c38:	4618      	mov	r0, r3
 8008c3a:	f000 f93b 	bl	8008eb4 <RTC_ByteToBcd2>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008c42:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	789b      	ldrb	r3, [r3, #2]
 8008c48:	4618      	mov	r0, r3
 8008c4a:	f000 f933 	bl	8008eb4 <RTC_ByteToBcd2>
 8008c4e:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008c50:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	7b1b      	ldrb	r3, [r3, #12]
 8008c58:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008c5a:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008c64:	4618      	mov	r0, r3
 8008c66:	f000 f925 	bl	8008eb4 <RTC_ByteToBcd2>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008c6e:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008c76:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008c7c:	4313      	orrs	r3, r2
 8008c7e:	61fb      	str	r3, [r7, #28]
 8008c80:	e023      	b.n	8008cca <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d102      	bne.n	8008c96 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	2200      	movs	r2, #0
 8008c94:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	785b      	ldrb	r3, [r3, #1]
 8008ca0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008ca2:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008ca4:	68ba      	ldr	r2, [r7, #8]
 8008ca6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8008ca8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	7b1b      	ldrb	r3, [r3, #12]
 8008cae:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008cb0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008cb8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008cba:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8008cc0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008cc6:	4313      	orrs	r3, r2
 8008cc8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008cca:	68bb      	ldr	r3, [r7, #8]
 8008ccc:	685a      	ldr	r2, [r3, #4]
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	69db      	ldr	r3, [r3, #28]
 8008cd2:	4313      	orrs	r3, r2
 8008cd4:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	22ca      	movs	r2, #202	; 0xca
 8008cdc:	625a      	str	r2, [r3, #36]	; 0x24
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	2253      	movs	r2, #83	; 0x53
 8008ce4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cee:	d13f      	bne.n	8008d70 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	689a      	ldr	r2, [r3, #8]
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008cfe:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	689a      	ldr	r2, [r3, #8]
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008d0e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d10:	f7fb fe5c 	bl	80049cc <HAL_GetTick>
 8008d14:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8008d16:	e013      	b.n	8008d40 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008d18:	f7fb fe58 	bl	80049cc <HAL_GetTick>
 8008d1c:	4602      	mov	r2, r0
 8008d1e:	69bb      	ldr	r3, [r7, #24]
 8008d20:	1ad3      	subs	r3, r2, r3
 8008d22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d26:	d90b      	bls.n	8008d40 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	22ff      	movs	r2, #255	; 0xff
 8008d2e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2203      	movs	r2, #3
 8008d34:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008d3c:	2303      	movs	r3, #3
 8008d3e:	e061      	b.n	8008e04 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	68db      	ldr	r3, [r3, #12]
 8008d46:	f003 0301 	and.w	r3, r3, #1
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d0e4      	beq.n	8008d18 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	69fa      	ldr	r2, [r7, #28]
 8008d54:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	697a      	ldr	r2, [r7, #20]
 8008d5c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	689a      	ldr	r2, [r3, #8]
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d6c:	609a      	str	r2, [r3, #8]
 8008d6e:	e03e      	b.n	8008dee <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	689a      	ldr	r2, [r3, #8]
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008d7e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	689a      	ldr	r2, [r3, #8]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008d8e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d90:	f7fb fe1c 	bl	80049cc <HAL_GetTick>
 8008d94:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8008d96:	e013      	b.n	8008dc0 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008d98:	f7fb fe18 	bl	80049cc <HAL_GetTick>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	69bb      	ldr	r3, [r7, #24]
 8008da0:	1ad3      	subs	r3, r2, r3
 8008da2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008da6:	d90b      	bls.n	8008dc0 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	22ff      	movs	r2, #255	; 0xff
 8008dae:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2203      	movs	r2, #3
 8008db4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2200      	movs	r2, #0
 8008dba:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008dbc:	2303      	movs	r3, #3
 8008dbe:	e021      	b.n	8008e04 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	68db      	ldr	r3, [r3, #12]
 8008dc6:	f003 0302 	and.w	r3, r3, #2
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d0e4      	beq.n	8008d98 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	69fa      	ldr	r2, [r7, #28]
 8008dd4:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	689a      	ldr	r2, [r3, #8]
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008dec:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	22ff      	movs	r2, #255	; 0xff
 8008df4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2201      	movs	r2, #1
 8008dfa:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008e02:	2300      	movs	r3, #0
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3724      	adds	r7, #36	; 0x24
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd90      	pop	{r4, r7, pc}

08008e0c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b084      	sub	sp, #16
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008e14:	2300      	movs	r3, #0
 8008e16:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	68da      	ldr	r2, [r3, #12]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008e26:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008e28:	f7fb fdd0 	bl	80049cc <HAL_GetTick>
 8008e2c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008e2e:	e009      	b.n	8008e44 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008e30:	f7fb fdcc 	bl	80049cc <HAL_GetTick>
 8008e34:	4602      	mov	r2, r0
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	1ad3      	subs	r3, r2, r3
 8008e3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e3e:	d901      	bls.n	8008e44 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008e40:	2303      	movs	r3, #3
 8008e42:	e007      	b.n	8008e54 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	f003 0320 	and.w	r3, r3, #32
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d0ee      	beq.n	8008e30 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008e52:	2300      	movs	r3, #0
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3710      	adds	r7, #16
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008e64:	2300      	movs	r3, #0
 8008e66:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	68db      	ldr	r3, [r3, #12]
 8008e6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d119      	bne.n	8008eaa <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e7e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008e80:	f7fb fda4 	bl	80049cc <HAL_GetTick>
 8008e84:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008e86:	e009      	b.n	8008e9c <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008e88:	f7fb fda0 	bl	80049cc <HAL_GetTick>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	1ad3      	subs	r3, r2, r3
 8008e92:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e96:	d901      	bls.n	8008e9c <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e007      	b.n	8008eac <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d0ee      	beq.n	8008e88 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3710      	adds	r7, #16
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}

08008eb4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	4603      	mov	r3, r0
 8008ebc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8008ec2:	e005      	b.n	8008ed0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8008eca:	79fb      	ldrb	r3, [r7, #7]
 8008ecc:	3b0a      	subs	r3, #10
 8008ece:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8008ed0:	79fb      	ldrb	r3, [r7, #7]
 8008ed2:	2b09      	cmp	r3, #9
 8008ed4:	d8f6      	bhi.n	8008ec4 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	011b      	lsls	r3, r3, #4
 8008edc:	b2da      	uxtb	r2, r3
 8008ede:	79fb      	ldrb	r3, [r7, #7]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	b2db      	uxtb	r3, r3
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3714      	adds	r7, #20
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr

08008ef0 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b087      	sub	sp, #28
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	60f8      	str	r0, [r7, #12]
 8008ef8:	60b9      	str	r1, [r7, #8]
 8008efa:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008efc:	2300      	movs	r3, #0
 8008efe:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	7f1b      	ldrb	r3, [r3, #28]
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d101      	bne.n	8008f0c <HAL_RTCEx_SetTimeStamp+0x1c>
 8008f08:	2302      	movs	r3, #2
 8008f0a:	e03e      	b.n	8008f8a <HAL_RTCEx_SetTimeStamp+0x9a>
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2202      	movs	r2, #2
 8008f16:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	689a      	ldr	r2, [r3, #8]
 8008f1e:	4b1e      	ldr	r3, [pc, #120]	; (8008f98 <HAL_RTCEx_SetTimeStamp+0xa8>)
 8008f20:	4013      	ands	r3, r2
 8008f22:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8008f24:	697a      	ldr	r2, [r7, #20]
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	4313      	orrs	r3, r2
 8008f2a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	22ca      	movs	r2, #202	; 0xca
 8008f32:	625a      	str	r2, [r3, #36]	; 0x24
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2253      	movs	r2, #83	; 0x53
 8008f3a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f022 0206 	bic.w	r2, r2, #6
 8008f4a:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	687a      	ldr	r2, [r7, #4]
 8008f58:	430a      	orrs	r2, r1
 8008f5a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	697a      	ldr	r2, [r7, #20]
 8008f62:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	689a      	ldr	r2, [r3, #8]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f72:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	22ff      	movs	r2, #255	; 0xff
 8008f7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2201      	movs	r2, #1
 8008f80:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2200      	movs	r2, #0
 8008f86:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008f88:	2300      	movs	r3, #0
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	371c      	adds	r7, #28
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f94:	4770      	bx	lr
 8008f96:	bf00      	nop
 8008f98:	fffff7f7 	.word	0xfffff7f7

08008f9c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b082      	sub	sp, #8
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
 8008fa4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d101      	bne.n	8008fb0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8008fac:	2301      	movs	r3, #1
 8008fae:	e025      	b.n	8008ffc <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d106      	bne.n	8008fca <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f7fb fbd1 	bl	800476c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2202      	movs	r2, #2
 8008fce:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	3304      	adds	r3, #4
 8008fda:	4619      	mov	r1, r3
 8008fdc:	4610      	mov	r0, r2
 8008fde:	f002 f9d1 	bl	800b384 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6818      	ldr	r0, [r3, #0]
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	685b      	ldr	r3, [r3, #4]
 8008fea:	461a      	mov	r2, r3
 8008fec:	6839      	ldr	r1, [r7, #0]
 8008fee:	f002 fa3b 	bl	800b468 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3708      	adds	r7, #8
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009016:	b2db      	uxtb	r3, r3
 8009018:	2b02      	cmp	r3, #2
 800901a:	d101      	bne.n	8009020 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 800901c:	2302      	movs	r3, #2
 800901e:	e018      	b.n	8009052 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2202      	movs	r2, #2
 8009024:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	68b9      	ldr	r1, [r7, #8]
 8009030:	4618      	mov	r0, r3
 8009032:	f002 fa99 	bl	800b568 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b02      	cmp	r3, #2
 800903c:	d104      	bne.n	8009048 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2205      	movs	r2, #5
 8009042:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8009046:	e003      	b.n	8009050 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2201      	movs	r2, #1
 800904c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8009050:	2300      	movs	r3, #0
}
 8009052:	4618      	mov	r0, r3
 8009054:	3710      	adds	r7, #16
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}

0800905a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800905a:	b580      	push	{r7, lr}
 800905c:	b082      	sub	sp, #8
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
 8009062:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800906a:	b2db      	uxtb	r3, r3
 800906c:	2b02      	cmp	r3, #2
 800906e:	d101      	bne.n	8009074 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8009070:	2302      	movs	r3, #2
 8009072:	e00e      	b.n	8009092 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2202      	movs	r2, #2
 8009078:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	6839      	ldr	r1, [r7, #0]
 8009082:	4618      	mov	r0, r3
 8009084:	f002 fa91 	bl	800b5aa <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2201      	movs	r2, #1
 800908c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8009090:	2300      	movs	r3, #0
}
 8009092:	4618      	mov	r0, r3
 8009094:	3708      	adds	r7, #8
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}

0800909a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800909a:	b580      	push	{r7, lr}
 800909c:	b084      	sub	sp, #16
 800909e:	af00      	add	r7, sp, #0
 80090a0:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d101      	bne.n	80090ac <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80090a8:	2301      	movs	r3, #1
 80090aa:	e084      	b.n	80091b6 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d106      	bne.n	80090cc <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f7fb f8b4 	bl	8004234 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2202      	movs	r2, #2
 80090d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	68db      	ldr	r3, [r3, #12]
 80090e8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80090ec:	d902      	bls.n	80090f4 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80090ee:	2300      	movs	r3, #0
 80090f0:	60fb      	str	r3, [r7, #12]
 80090f2:	e002      	b.n	80090fa <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80090f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80090f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009102:	d007      	beq.n	8009114 <HAL_SPI_Init+0x7a>
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	68db      	ldr	r3, [r3, #12]
 8009108:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800910c:	d002      	beq.n	8009114 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009118:	2b00      	cmp	r3, #0
 800911a:	d10b      	bne.n	8009134 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009124:	d903      	bls.n	800912e <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2202      	movs	r2, #2
 800912a:	631a      	str	r2, [r3, #48]	; 0x30
 800912c:	e002      	b.n	8009134 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2201      	movs	r2, #1
 8009132:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	685a      	ldr	r2, [r3, #4]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	431a      	orrs	r2, r3
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	691b      	ldr	r3, [r3, #16]
 8009142:	431a      	orrs	r2, r3
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	695b      	ldr	r3, [r3, #20]
 8009148:	431a      	orrs	r2, r3
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	699b      	ldr	r3, [r3, #24]
 800914e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009152:	431a      	orrs	r2, r3
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	69db      	ldr	r3, [r3, #28]
 8009158:	431a      	orrs	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6a1b      	ldr	r3, [r3, #32]
 800915e:	ea42 0103 	orr.w	r1, r2, r3
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	430a      	orrs	r2, r1
 800916c:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	699b      	ldr	r3, [r3, #24]
 8009172:	0c1b      	lsrs	r3, r3, #16
 8009174:	f003 0204 	and.w	r2, r3, #4
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800917c:	431a      	orrs	r2, r3
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009182:	431a      	orrs	r2, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	68db      	ldr	r3, [r3, #12]
 8009188:	ea42 0103 	orr.w	r1, r2, r3
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	68fa      	ldr	r2, [r7, #12]
 8009192:	430a      	orrs	r2, r1
 8009194:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	69da      	ldr	r2, [r3, #28]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80091b4:	2300      	movs	r3, #0
}
 80091b6:	4618      	mov	r0, r3
 80091b8:	3710      	adds	r7, #16
 80091ba:	46bd      	mov	sp, r7
 80091bc:	bd80      	pop	{r7, pc}

080091be <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80091be:	b580      	push	{r7, lr}
 80091c0:	b082      	sub	sp, #8
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d101      	bne.n	80091d0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
 80091ce:	e01d      	b.n	800920c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d106      	bne.n	80091ea <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2200      	movs	r2, #0
 80091e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f7fb f897 	bl	8004318 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2202      	movs	r2, #2
 80091ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	3304      	adds	r3, #4
 80091fa:	4619      	mov	r1, r3
 80091fc:	4610      	mov	r0, r2
 80091fe:	f000 fbc3 	bl	8009988 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2201      	movs	r2, #1
 8009206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800920a:	2300      	movs	r3, #0
}
 800920c:	4618      	mov	r0, r3
 800920e:	3708      	adds	r7, #8
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009214:	b480      	push	{r7}
 8009216:	b085      	sub	sp, #20
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	68da      	ldr	r2, [r3, #12]
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	f042 0201 	orr.w	r2, r2, #1
 800922a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	689a      	ldr	r2, [r3, #8]
 8009232:	4b0c      	ldr	r3, [pc, #48]	; (8009264 <HAL_TIM_Base_Start_IT+0x50>)
 8009234:	4013      	ands	r3, r2
 8009236:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	2b06      	cmp	r3, #6
 800923c:	d00b      	beq.n	8009256 <HAL_TIM_Base_Start_IT+0x42>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009244:	d007      	beq.n	8009256 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	681a      	ldr	r2, [r3, #0]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f042 0201 	orr.w	r2, r2, #1
 8009254:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009256:	2300      	movs	r3, #0
}
 8009258:	4618      	mov	r0, r3
 800925a:	3714      	adds	r7, #20
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr
 8009264:	00010007 	.word	0x00010007

08009268 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e01d      	b.n	80092b6 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009280:	b2db      	uxtb	r3, r3
 8009282:	2b00      	cmp	r3, #0
 8009284:	d106      	bne.n	8009294 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f000 f815 	bl	80092be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2202      	movs	r2, #2
 8009298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	3304      	adds	r3, #4
 80092a4:	4619      	mov	r1, r3
 80092a6:	4610      	mov	r0, r2
 80092a8:	f000 fb6e 	bl	8009988 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2201      	movs	r2, #1
 80092b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3708      	adds	r7, #8
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}

080092be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80092be:	b480      	push	{r7}
 80092c0:	b083      	sub	sp, #12
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80092c6:	bf00      	nop
 80092c8:	370c      	adds	r7, #12
 80092ca:	46bd      	mov	sp, r7
 80092cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d0:	4770      	bx	lr

080092d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80092d2:	b580      	push	{r7, lr}
 80092d4:	b082      	sub	sp, #8
 80092d6:	af00      	add	r7, sp, #0
 80092d8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	691b      	ldr	r3, [r3, #16]
 80092e0:	f003 0302 	and.w	r3, r3, #2
 80092e4:	2b02      	cmp	r3, #2
 80092e6:	d122      	bne.n	800932e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	f003 0302 	and.w	r3, r3, #2
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d11b      	bne.n	800932e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	f06f 0202 	mvn.w	r2, #2
 80092fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2201      	movs	r2, #1
 8009304:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	699b      	ldr	r3, [r3, #24]
 800930c:	f003 0303 	and.w	r3, r3, #3
 8009310:	2b00      	cmp	r3, #0
 8009312:	d003      	beq.n	800931c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f000 fb19 	bl	800994c <HAL_TIM_IC_CaptureCallback>
 800931a:	e005      	b.n	8009328 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f000 fb0b 	bl	8009938 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 fb1c 	bl	8009960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	691b      	ldr	r3, [r3, #16]
 8009334:	f003 0304 	and.w	r3, r3, #4
 8009338:	2b04      	cmp	r3, #4
 800933a:	d122      	bne.n	8009382 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	f003 0304 	and.w	r3, r3, #4
 8009346:	2b04      	cmp	r3, #4
 8009348:	d11b      	bne.n	8009382 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f06f 0204 	mvn.w	r2, #4
 8009352:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2202      	movs	r2, #2
 8009358:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	699b      	ldr	r3, [r3, #24]
 8009360:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009364:	2b00      	cmp	r3, #0
 8009366:	d003      	beq.n	8009370 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 faef 	bl	800994c <HAL_TIM_IC_CaptureCallback>
 800936e:	e005      	b.n	800937c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 fae1 	bl	8009938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f000 faf2 	bl	8009960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	f003 0308 	and.w	r3, r3, #8
 800938c:	2b08      	cmp	r3, #8
 800938e:	d122      	bne.n	80093d6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	f003 0308 	and.w	r3, r3, #8
 800939a:	2b08      	cmp	r3, #8
 800939c:	d11b      	bne.n	80093d6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f06f 0208 	mvn.w	r2, #8
 80093a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2204      	movs	r2, #4
 80093ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	69db      	ldr	r3, [r3, #28]
 80093b4:	f003 0303 	and.w	r3, r3, #3
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d003      	beq.n	80093c4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 fac5 	bl	800994c <HAL_TIM_IC_CaptureCallback>
 80093c2:	e005      	b.n	80093d0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 fab7 	bl	8009938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 fac8 	bl	8009960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2200      	movs	r2, #0
 80093d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	691b      	ldr	r3, [r3, #16]
 80093dc:	f003 0310 	and.w	r3, r3, #16
 80093e0:	2b10      	cmp	r3, #16
 80093e2:	d122      	bne.n	800942a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	68db      	ldr	r3, [r3, #12]
 80093ea:	f003 0310 	and.w	r3, r3, #16
 80093ee:	2b10      	cmp	r3, #16
 80093f0:	d11b      	bne.n	800942a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f06f 0210 	mvn.w	r2, #16
 80093fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2208      	movs	r2, #8
 8009400:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	69db      	ldr	r3, [r3, #28]
 8009408:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800940c:	2b00      	cmp	r3, #0
 800940e:	d003      	beq.n	8009418 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 fa9b 	bl	800994c <HAL_TIM_IC_CaptureCallback>
 8009416:	e005      	b.n	8009424 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f000 fa8d 	bl	8009938 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 fa9e 	bl	8009960 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2200      	movs	r2, #0
 8009428:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	691b      	ldr	r3, [r3, #16]
 8009430:	f003 0301 	and.w	r3, r3, #1
 8009434:	2b01      	cmp	r3, #1
 8009436:	d10e      	bne.n	8009456 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	f003 0301 	and.w	r3, r3, #1
 8009442:	2b01      	cmp	r3, #1
 8009444:	d107      	bne.n	8009456 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f06f 0201 	mvn.w	r2, #1
 800944e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009450:	6878      	ldr	r0, [r7, #4]
 8009452:	f7f8 ff11 	bl	8002278 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	691b      	ldr	r3, [r3, #16]
 800945c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009460:	2b80      	cmp	r3, #128	; 0x80
 8009462:	d10e      	bne.n	8009482 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	68db      	ldr	r3, [r3, #12]
 800946a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800946e:	2b80      	cmp	r3, #128	; 0x80
 8009470:	d107      	bne.n	8009482 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800947a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 ffb9 	bl	800a3f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	691b      	ldr	r3, [r3, #16]
 8009488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800948c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009490:	d10e      	bne.n	80094b0 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	68db      	ldr	r3, [r3, #12]
 8009498:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800949c:	2b80      	cmp	r3, #128	; 0x80
 800949e:	d107      	bne.n	80094b0 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80094a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 ffac 	bl	800a408 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	691b      	ldr	r3, [r3, #16]
 80094b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094ba:	2b40      	cmp	r3, #64	; 0x40
 80094bc:	d10e      	bne.n	80094dc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	68db      	ldr	r3, [r3, #12]
 80094c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094c8:	2b40      	cmp	r3, #64	; 0x40
 80094ca:	d107      	bne.n	80094dc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80094d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80094d6:	6878      	ldr	r0, [r7, #4]
 80094d8:	f000 fa4c 	bl	8009974 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	691b      	ldr	r3, [r3, #16]
 80094e2:	f003 0320 	and.w	r3, r3, #32
 80094e6:	2b20      	cmp	r3, #32
 80094e8:	d10e      	bne.n	8009508 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	68db      	ldr	r3, [r3, #12]
 80094f0:	f003 0320 	and.w	r3, r3, #32
 80094f4:	2b20      	cmp	r3, #32
 80094f6:	d107      	bne.n	8009508 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f06f 0220 	mvn.w	r2, #32
 8009500:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f000 ff6c 	bl	800a3e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009508:	bf00      	nop
 800950a:	3708      	adds	r7, #8
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b084      	sub	sp, #16
 8009514:	af00      	add	r7, sp, #0
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009522:	2b01      	cmp	r3, #1
 8009524:	d101      	bne.n	800952a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009526:	2302      	movs	r3, #2
 8009528:	e105      	b.n	8009736 <HAL_TIM_PWM_ConfigChannel+0x226>
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	2201      	movs	r2, #1
 800952e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	2202      	movs	r2, #2
 8009536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2b14      	cmp	r3, #20
 800953e:	f200 80f0 	bhi.w	8009722 <HAL_TIM_PWM_ConfigChannel+0x212>
 8009542:	a201      	add	r2, pc, #4	; (adr r2, 8009548 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009548:	0800959d 	.word	0x0800959d
 800954c:	08009723 	.word	0x08009723
 8009550:	08009723 	.word	0x08009723
 8009554:	08009723 	.word	0x08009723
 8009558:	080095dd 	.word	0x080095dd
 800955c:	08009723 	.word	0x08009723
 8009560:	08009723 	.word	0x08009723
 8009564:	08009723 	.word	0x08009723
 8009568:	0800961f 	.word	0x0800961f
 800956c:	08009723 	.word	0x08009723
 8009570:	08009723 	.word	0x08009723
 8009574:	08009723 	.word	0x08009723
 8009578:	0800965f 	.word	0x0800965f
 800957c:	08009723 	.word	0x08009723
 8009580:	08009723 	.word	0x08009723
 8009584:	08009723 	.word	0x08009723
 8009588:	080096a1 	.word	0x080096a1
 800958c:	08009723 	.word	0x08009723
 8009590:	08009723 	.word	0x08009723
 8009594:	08009723 	.word	0x08009723
 8009598:	080096e1 	.word	0x080096e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68b9      	ldr	r1, [r7, #8]
 80095a2:	4618      	mov	r0, r3
 80095a4:	f000 fa90 	bl	8009ac8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	699a      	ldr	r2, [r3, #24]
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f042 0208 	orr.w	r2, r2, #8
 80095b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	699a      	ldr	r2, [r3, #24]
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f022 0204 	bic.w	r2, r2, #4
 80095c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	6999      	ldr	r1, [r3, #24]
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	691a      	ldr	r2, [r3, #16]
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	430a      	orrs	r2, r1
 80095d8:	619a      	str	r2, [r3, #24]
      break;
 80095da:	e0a3      	b.n	8009724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	68b9      	ldr	r1, [r7, #8]
 80095e2:	4618      	mov	r0, r3
 80095e4:	f000 fae2 	bl	8009bac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	699a      	ldr	r2, [r3, #24]
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	699a      	ldr	r2, [r3, #24]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009606:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	6999      	ldr	r1, [r3, #24]
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	691b      	ldr	r3, [r3, #16]
 8009612:	021a      	lsls	r2, r3, #8
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	430a      	orrs	r2, r1
 800961a:	619a      	str	r2, [r3, #24]
      break;
 800961c:	e082      	b.n	8009724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	68b9      	ldr	r1, [r7, #8]
 8009624:	4618      	mov	r0, r3
 8009626:	f000 fb39 	bl	8009c9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	69da      	ldr	r2, [r3, #28]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f042 0208 	orr.w	r2, r2, #8
 8009638:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	69da      	ldr	r2, [r3, #28]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f022 0204 	bic.w	r2, r2, #4
 8009648:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	69d9      	ldr	r1, [r3, #28]
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	691a      	ldr	r2, [r3, #16]
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	430a      	orrs	r2, r1
 800965a:	61da      	str	r2, [r3, #28]
      break;
 800965c:	e062      	b.n	8009724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	68b9      	ldr	r1, [r7, #8]
 8009664:	4618      	mov	r0, r3
 8009666:	f000 fb8f 	bl	8009d88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	69da      	ldr	r2, [r3, #28]
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009678:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	69da      	ldr	r2, [r3, #28]
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009688:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	69d9      	ldr	r1, [r3, #28]
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	691b      	ldr	r3, [r3, #16]
 8009694:	021a      	lsls	r2, r3, #8
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	430a      	orrs	r2, r1
 800969c:	61da      	str	r2, [r3, #28]
      break;
 800969e:	e041      	b.n	8009724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	68b9      	ldr	r1, [r7, #8]
 80096a6:	4618      	mov	r0, r3
 80096a8:	f000 fbc6 	bl	8009e38 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f042 0208 	orr.w	r2, r2, #8
 80096ba:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f022 0204 	bic.w	r2, r2, #4
 80096ca:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	691a      	ldr	r2, [r3, #16]
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	430a      	orrs	r2, r1
 80096dc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80096de:	e021      	b.n	8009724 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	68b9      	ldr	r1, [r7, #8]
 80096e6:	4618      	mov	r0, r3
 80096e8:	f000 fbf8 	bl	8009edc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096fa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800970a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	691b      	ldr	r3, [r3, #16]
 8009716:	021a      	lsls	r2, r3, #8
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	430a      	orrs	r2, r1
 800971e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009720:	e000      	b.n	8009724 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8009722:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	2201      	movs	r2, #1
 8009728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2200      	movs	r2, #0
 8009730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009734:	2300      	movs	r3, #0
}
 8009736:	4618      	mov	r0, r3
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop

08009740 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009750:	2b01      	cmp	r3, #1
 8009752:	d101      	bne.n	8009758 <HAL_TIM_ConfigClockSource+0x18>
 8009754:	2302      	movs	r3, #2
 8009756:	e0a6      	b.n	80098a6 <HAL_TIM_ConfigClockSource+0x166>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2201      	movs	r2, #1
 800975c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2202      	movs	r2, #2
 8009764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	689b      	ldr	r3, [r3, #8]
 800976e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	4b4f      	ldr	r3, [pc, #316]	; (80098b0 <HAL_TIM_ConfigClockSource+0x170>)
 8009774:	4013      	ands	r3, r2
 8009776:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800977e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	68fa      	ldr	r2, [r7, #12]
 8009786:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	2b40      	cmp	r3, #64	; 0x40
 800978e:	d067      	beq.n	8009860 <HAL_TIM_ConfigClockSource+0x120>
 8009790:	2b40      	cmp	r3, #64	; 0x40
 8009792:	d80b      	bhi.n	80097ac <HAL_TIM_ConfigClockSource+0x6c>
 8009794:	2b10      	cmp	r3, #16
 8009796:	d073      	beq.n	8009880 <HAL_TIM_ConfigClockSource+0x140>
 8009798:	2b10      	cmp	r3, #16
 800979a:	d802      	bhi.n	80097a2 <HAL_TIM_ConfigClockSource+0x62>
 800979c:	2b00      	cmp	r3, #0
 800979e:	d06f      	beq.n	8009880 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80097a0:	e078      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80097a2:	2b20      	cmp	r3, #32
 80097a4:	d06c      	beq.n	8009880 <HAL_TIM_ConfigClockSource+0x140>
 80097a6:	2b30      	cmp	r3, #48	; 0x30
 80097a8:	d06a      	beq.n	8009880 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80097aa:	e073      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80097ac:	2b70      	cmp	r3, #112	; 0x70
 80097ae:	d00d      	beq.n	80097cc <HAL_TIM_ConfigClockSource+0x8c>
 80097b0:	2b70      	cmp	r3, #112	; 0x70
 80097b2:	d804      	bhi.n	80097be <HAL_TIM_ConfigClockSource+0x7e>
 80097b4:	2b50      	cmp	r3, #80	; 0x50
 80097b6:	d033      	beq.n	8009820 <HAL_TIM_ConfigClockSource+0xe0>
 80097b8:	2b60      	cmp	r3, #96	; 0x60
 80097ba:	d041      	beq.n	8009840 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80097bc:	e06a      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80097be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097c2:	d066      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x152>
 80097c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097c8:	d017      	beq.n	80097fa <HAL_TIM_ConfigClockSource+0xba>
      break;
 80097ca:	e063      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6818      	ldr	r0, [r3, #0]
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	6899      	ldr	r1, [r3, #8]
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	685a      	ldr	r2, [r3, #4]
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	f000 fcd4 	bl	800a188 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80097ee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	68fa      	ldr	r2, [r7, #12]
 80097f6:	609a      	str	r2, [r3, #8]
      break;
 80097f8:	e04c      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6818      	ldr	r0, [r3, #0]
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	6899      	ldr	r1, [r3, #8]
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	685a      	ldr	r2, [r3, #4]
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	f000 fcbd 	bl	800a188 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	689a      	ldr	r2, [r3, #8]
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800981c:	609a      	str	r2, [r3, #8]
      break;
 800981e:	e039      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	6818      	ldr	r0, [r3, #0]
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	6859      	ldr	r1, [r3, #4]
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	68db      	ldr	r3, [r3, #12]
 800982c:	461a      	mov	r2, r3
 800982e:	f000 fc31 	bl	800a094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	2150      	movs	r1, #80	; 0x50
 8009838:	4618      	mov	r0, r3
 800983a:	f000 fc8a 	bl	800a152 <TIM_ITRx_SetConfig>
      break;
 800983e:	e029      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6818      	ldr	r0, [r3, #0]
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	6859      	ldr	r1, [r3, #4]
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	461a      	mov	r2, r3
 800984e:	f000 fc50 	bl	800a0f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	2160      	movs	r1, #96	; 0x60
 8009858:	4618      	mov	r0, r3
 800985a:	f000 fc7a 	bl	800a152 <TIM_ITRx_SetConfig>
      break;
 800985e:	e019      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6818      	ldr	r0, [r3, #0]
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	6859      	ldr	r1, [r3, #4]
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	68db      	ldr	r3, [r3, #12]
 800986c:	461a      	mov	r2, r3
 800986e:	f000 fc11 	bl	800a094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2140      	movs	r1, #64	; 0x40
 8009878:	4618      	mov	r0, r3
 800987a:	f000 fc6a 	bl	800a152 <TIM_ITRx_SetConfig>
      break;
 800987e:	e009      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681a      	ldr	r2, [r3, #0]
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4619      	mov	r1, r3
 800988a:	4610      	mov	r0, r2
 800988c:	f000 fc61 	bl	800a152 <TIM_ITRx_SetConfig>
      break;
 8009890:	e000      	b.n	8009894 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009892:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2200      	movs	r2, #0
 80098a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3710      	adds	r7, #16
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
 80098ae:	bf00      	nop
 80098b0:	fffeff88 	.word	0xfffeff88

080098b4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b082      	sub	sp, #8
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d101      	bne.n	80098cc <HAL_TIM_SlaveConfigSynchro+0x18>
 80098c8:	2302      	movs	r3, #2
 80098ca:	e031      	b.n	8009930 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2201      	movs	r2, #1
 80098d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2202      	movs	r2, #2
 80098d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80098dc:	6839      	ldr	r1, [r7, #0]
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 fb50 	bl	8009f84 <TIM_SlaveTimer_SetConfig>
 80098e4:	4603      	mov	r3, r0
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d009      	beq.n	80098fe <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2201      	movs	r2, #1
 80098ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2200      	movs	r2, #0
 80098f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80098fa:	2301      	movs	r3, #1
 80098fc:	e018      	b.n	8009930 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	68da      	ldr	r2, [r3, #12]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800990c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	68da      	ldr	r2, [r3, #12]
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800991c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2201      	movs	r2, #1
 8009922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	2200      	movs	r2, #0
 800992a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800992e:	2300      	movs	r3, #0
}
 8009930:	4618      	mov	r0, r3
 8009932:	3708      	adds	r7, #8
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009938:	b480      	push	{r7}
 800993a:	b083      	sub	sp, #12
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009940:	bf00      	nop
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800994c:	b480      	push	{r7}
 800994e:	b083      	sub	sp, #12
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009954:	bf00      	nop
 8009956:	370c      	adds	r7, #12
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr

08009960 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009960:	b480      	push	{r7}
 8009962:	b083      	sub	sp, #12
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009968:	bf00      	nop
 800996a:	370c      	adds	r7, #12
 800996c:	46bd      	mov	sp, r7
 800996e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009972:	4770      	bx	lr

08009974 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800997c:	bf00      	nop
 800997e:	370c      	adds	r7, #12
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr

08009988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009988:	b480      	push	{r7}
 800998a:	b085      	sub	sp, #20
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
 8009990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	4a40      	ldr	r2, [pc, #256]	; (8009a9c <TIM_Base_SetConfig+0x114>)
 800999c:	4293      	cmp	r3, r2
 800999e:	d013      	beq.n	80099c8 <TIM_Base_SetConfig+0x40>
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099a6:	d00f      	beq.n	80099c8 <TIM_Base_SetConfig+0x40>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	4a3d      	ldr	r2, [pc, #244]	; (8009aa0 <TIM_Base_SetConfig+0x118>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d00b      	beq.n	80099c8 <TIM_Base_SetConfig+0x40>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	4a3c      	ldr	r2, [pc, #240]	; (8009aa4 <TIM_Base_SetConfig+0x11c>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d007      	beq.n	80099c8 <TIM_Base_SetConfig+0x40>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	4a3b      	ldr	r2, [pc, #236]	; (8009aa8 <TIM_Base_SetConfig+0x120>)
 80099bc:	4293      	cmp	r3, r2
 80099be:	d003      	beq.n	80099c8 <TIM_Base_SetConfig+0x40>
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	4a3a      	ldr	r2, [pc, #232]	; (8009aac <TIM_Base_SetConfig+0x124>)
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d108      	bne.n	80099da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	4a2f      	ldr	r2, [pc, #188]	; (8009a9c <TIM_Base_SetConfig+0x114>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d02b      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099e8:	d027      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	4a2c      	ldr	r2, [pc, #176]	; (8009aa0 <TIM_Base_SetConfig+0x118>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d023      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	4a2b      	ldr	r2, [pc, #172]	; (8009aa4 <TIM_Base_SetConfig+0x11c>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	d01f      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	4a2a      	ldr	r2, [pc, #168]	; (8009aa8 <TIM_Base_SetConfig+0x120>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d01b      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	4a29      	ldr	r2, [pc, #164]	; (8009aac <TIM_Base_SetConfig+0x124>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d017      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	4a28      	ldr	r2, [pc, #160]	; (8009ab0 <TIM_Base_SetConfig+0x128>)
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	d013      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4a27      	ldr	r2, [pc, #156]	; (8009ab4 <TIM_Base_SetConfig+0x12c>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d00f      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	4a26      	ldr	r2, [pc, #152]	; (8009ab8 <TIM_Base_SetConfig+0x130>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d00b      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	4a25      	ldr	r2, [pc, #148]	; (8009abc <TIM_Base_SetConfig+0x134>)
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d007      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	4a24      	ldr	r2, [pc, #144]	; (8009ac0 <TIM_Base_SetConfig+0x138>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d003      	beq.n	8009a3a <TIM_Base_SetConfig+0xb2>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	4a23      	ldr	r2, [pc, #140]	; (8009ac4 <TIM_Base_SetConfig+0x13c>)
 8009a36:	4293      	cmp	r3, r2
 8009a38:	d108      	bne.n	8009a4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009a40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	68db      	ldr	r3, [r3, #12]
 8009a46:	68fa      	ldr	r2, [r7, #12]
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	695b      	ldr	r3, [r3, #20]
 8009a56:	4313      	orrs	r3, r2
 8009a58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	68fa      	ldr	r2, [r7, #12]
 8009a5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	689a      	ldr	r2, [r3, #8]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	681a      	ldr	r2, [r3, #0]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	4a0a      	ldr	r2, [pc, #40]	; (8009a9c <TIM_Base_SetConfig+0x114>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d003      	beq.n	8009a80 <TIM_Base_SetConfig+0xf8>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	4a0c      	ldr	r2, [pc, #48]	; (8009aac <TIM_Base_SetConfig+0x124>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d103      	bne.n	8009a88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	691a      	ldr	r2, [r3, #16]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	615a      	str	r2, [r3, #20]
}
 8009a8e:	bf00      	nop
 8009a90:	3714      	adds	r7, #20
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	40010000 	.word	0x40010000
 8009aa0:	40000400 	.word	0x40000400
 8009aa4:	40000800 	.word	0x40000800
 8009aa8:	40000c00 	.word	0x40000c00
 8009aac:	40010400 	.word	0x40010400
 8009ab0:	40014000 	.word	0x40014000
 8009ab4:	40014400 	.word	0x40014400
 8009ab8:	40014800 	.word	0x40014800
 8009abc:	40001800 	.word	0x40001800
 8009ac0:	40001c00 	.word	0x40001c00
 8009ac4:	40002000 	.word	0x40002000

08009ac8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b087      	sub	sp, #28
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
 8009ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6a1b      	ldr	r3, [r3, #32]
 8009ad6:	f023 0201 	bic.w	r2, r3, #1
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6a1b      	ldr	r3, [r3, #32]
 8009ae2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	699b      	ldr	r3, [r3, #24]
 8009aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	4b2b      	ldr	r3, [pc, #172]	; (8009ba0 <TIM_OC1_SetConfig+0xd8>)
 8009af4:	4013      	ands	r3, r2
 8009af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f023 0303 	bic.w	r3, r3, #3
 8009afe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	68fa      	ldr	r2, [r7, #12]
 8009b06:	4313      	orrs	r3, r2
 8009b08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	f023 0302 	bic.w	r3, r3, #2
 8009b10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	689b      	ldr	r3, [r3, #8]
 8009b16:	697a      	ldr	r2, [r7, #20]
 8009b18:	4313      	orrs	r3, r2
 8009b1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4a21      	ldr	r2, [pc, #132]	; (8009ba4 <TIM_OC1_SetConfig+0xdc>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d003      	beq.n	8009b2c <TIM_OC1_SetConfig+0x64>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	4a20      	ldr	r2, [pc, #128]	; (8009ba8 <TIM_OC1_SetConfig+0xe0>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d10c      	bne.n	8009b46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	f023 0308 	bic.w	r3, r3, #8
 8009b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	697a      	ldr	r2, [r7, #20]
 8009b3a:	4313      	orrs	r3, r2
 8009b3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	f023 0304 	bic.w	r3, r3, #4
 8009b44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	4a16      	ldr	r2, [pc, #88]	; (8009ba4 <TIM_OC1_SetConfig+0xdc>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d003      	beq.n	8009b56 <TIM_OC1_SetConfig+0x8e>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	4a15      	ldr	r2, [pc, #84]	; (8009ba8 <TIM_OC1_SetConfig+0xe0>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d111      	bne.n	8009b7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009b64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	695b      	ldr	r3, [r3, #20]
 8009b6a:	693a      	ldr	r2, [r7, #16]
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	699b      	ldr	r3, [r3, #24]
 8009b74:	693a      	ldr	r2, [r7, #16]
 8009b76:	4313      	orrs	r3, r2
 8009b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	693a      	ldr	r2, [r7, #16]
 8009b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	685a      	ldr	r2, [r3, #4]
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	697a      	ldr	r2, [r7, #20]
 8009b92:	621a      	str	r2, [r3, #32]
}
 8009b94:	bf00      	nop
 8009b96:	371c      	adds	r7, #28
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr
 8009ba0:	fffeff8f 	.word	0xfffeff8f
 8009ba4:	40010000 	.word	0x40010000
 8009ba8:	40010400 	.word	0x40010400

08009bac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b087      	sub	sp, #28
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6a1b      	ldr	r3, [r3, #32]
 8009bba:	f023 0210 	bic.w	r2, r3, #16
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6a1b      	ldr	r3, [r3, #32]
 8009bc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	699b      	ldr	r3, [r3, #24]
 8009bd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	4b2e      	ldr	r3, [pc, #184]	; (8009c90 <TIM_OC2_SetConfig+0xe4>)
 8009bd8:	4013      	ands	r3, r2
 8009bda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009be2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	021b      	lsls	r3, r3, #8
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009bf0:	697b      	ldr	r3, [r7, #20]
 8009bf2:	f023 0320 	bic.w	r3, r3, #32
 8009bf6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	011b      	lsls	r3, r3, #4
 8009bfe:	697a      	ldr	r2, [r7, #20]
 8009c00:	4313      	orrs	r3, r2
 8009c02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	4a23      	ldr	r2, [pc, #140]	; (8009c94 <TIM_OC2_SetConfig+0xe8>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d003      	beq.n	8009c14 <TIM_OC2_SetConfig+0x68>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	4a22      	ldr	r2, [pc, #136]	; (8009c98 <TIM_OC2_SetConfig+0xec>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d10d      	bne.n	8009c30 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	68db      	ldr	r3, [r3, #12]
 8009c20:	011b      	lsls	r3, r3, #4
 8009c22:	697a      	ldr	r2, [r7, #20]
 8009c24:	4313      	orrs	r3, r2
 8009c26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	4a18      	ldr	r2, [pc, #96]	; (8009c94 <TIM_OC2_SetConfig+0xe8>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d003      	beq.n	8009c40 <TIM_OC2_SetConfig+0x94>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	4a17      	ldr	r2, [pc, #92]	; (8009c98 <TIM_OC2_SetConfig+0xec>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d113      	bne.n	8009c68 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009c48:	693b      	ldr	r3, [r7, #16]
 8009c4a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	695b      	ldr	r3, [r3, #20]
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	693a      	ldr	r2, [r7, #16]
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009c5c:	683b      	ldr	r3, [r7, #0]
 8009c5e:	699b      	ldr	r3, [r3, #24]
 8009c60:	009b      	lsls	r3, r3, #2
 8009c62:	693a      	ldr	r2, [r7, #16]
 8009c64:	4313      	orrs	r3, r2
 8009c66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	693a      	ldr	r2, [r7, #16]
 8009c6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	68fa      	ldr	r2, [r7, #12]
 8009c72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	685a      	ldr	r2, [r3, #4]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	697a      	ldr	r2, [r7, #20]
 8009c80:	621a      	str	r2, [r3, #32]
}
 8009c82:	bf00      	nop
 8009c84:	371c      	adds	r7, #28
 8009c86:	46bd      	mov	sp, r7
 8009c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8c:	4770      	bx	lr
 8009c8e:	bf00      	nop
 8009c90:	feff8fff 	.word	0xfeff8fff
 8009c94:	40010000 	.word	0x40010000
 8009c98:	40010400 	.word	0x40010400

08009c9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009c9c:	b480      	push	{r7}
 8009c9e:	b087      	sub	sp, #28
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]
 8009ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6a1b      	ldr	r3, [r3, #32]
 8009caa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6a1b      	ldr	r3, [r3, #32]
 8009cb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	685b      	ldr	r3, [r3, #4]
 8009cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	69db      	ldr	r3, [r3, #28]
 8009cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	4b2d      	ldr	r3, [pc, #180]	; (8009d7c <TIM_OC3_SetConfig+0xe0>)
 8009cc8:	4013      	ands	r3, r2
 8009cca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f023 0303 	bic.w	r3, r3, #3
 8009cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ce4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	689b      	ldr	r3, [r3, #8]
 8009cea:	021b      	lsls	r3, r3, #8
 8009cec:	697a      	ldr	r2, [r7, #20]
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	4a22      	ldr	r2, [pc, #136]	; (8009d80 <TIM_OC3_SetConfig+0xe4>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d003      	beq.n	8009d02 <TIM_OC3_SetConfig+0x66>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	4a21      	ldr	r2, [pc, #132]	; (8009d84 <TIM_OC3_SetConfig+0xe8>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d10d      	bne.n	8009d1e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009d08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	68db      	ldr	r3, [r3, #12]
 8009d0e:	021b      	lsls	r3, r3, #8
 8009d10:	697a      	ldr	r2, [r7, #20]
 8009d12:	4313      	orrs	r3, r2
 8009d14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009d16:	697b      	ldr	r3, [r7, #20]
 8009d18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009d1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	4a17      	ldr	r2, [pc, #92]	; (8009d80 <TIM_OC3_SetConfig+0xe4>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d003      	beq.n	8009d2e <TIM_OC3_SetConfig+0x92>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	4a16      	ldr	r2, [pc, #88]	; (8009d84 <TIM_OC3_SetConfig+0xe8>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d113      	bne.n	8009d56 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009d2e:	693b      	ldr	r3, [r7, #16]
 8009d30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009d34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	695b      	ldr	r3, [r3, #20]
 8009d42:	011b      	lsls	r3, r3, #4
 8009d44:	693a      	ldr	r2, [r7, #16]
 8009d46:	4313      	orrs	r3, r2
 8009d48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009d4a:	683b      	ldr	r3, [r7, #0]
 8009d4c:	699b      	ldr	r3, [r3, #24]
 8009d4e:	011b      	lsls	r3, r3, #4
 8009d50:	693a      	ldr	r2, [r7, #16]
 8009d52:	4313      	orrs	r3, r2
 8009d54:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	693a      	ldr	r2, [r7, #16]
 8009d5a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	68fa      	ldr	r2, [r7, #12]
 8009d60:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	685a      	ldr	r2, [r3, #4]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	697a      	ldr	r2, [r7, #20]
 8009d6e:	621a      	str	r2, [r3, #32]
}
 8009d70:	bf00      	nop
 8009d72:	371c      	adds	r7, #28
 8009d74:	46bd      	mov	sp, r7
 8009d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7a:	4770      	bx	lr
 8009d7c:	fffeff8f 	.word	0xfffeff8f
 8009d80:	40010000 	.word	0x40010000
 8009d84:	40010400 	.word	0x40010400

08009d88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009d88:	b480      	push	{r7}
 8009d8a:	b087      	sub	sp, #28
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
 8009d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6a1b      	ldr	r3, [r3, #32]
 8009d96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6a1b      	ldr	r3, [r3, #32]
 8009da2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	69db      	ldr	r3, [r3, #28]
 8009dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009db0:	68fa      	ldr	r2, [r7, #12]
 8009db2:	4b1e      	ldr	r3, [pc, #120]	; (8009e2c <TIM_OC4_SetConfig+0xa4>)
 8009db4:	4013      	ands	r3, r2
 8009db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	021b      	lsls	r3, r3, #8
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009dcc:	693b      	ldr	r3, [r7, #16]
 8009dce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009dd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	689b      	ldr	r3, [r3, #8]
 8009dd8:	031b      	lsls	r3, r3, #12
 8009dda:	693a      	ldr	r2, [r7, #16]
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a13      	ldr	r2, [pc, #76]	; (8009e30 <TIM_OC4_SetConfig+0xa8>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d003      	beq.n	8009df0 <TIM_OC4_SetConfig+0x68>
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	4a12      	ldr	r2, [pc, #72]	; (8009e34 <TIM_OC4_SetConfig+0xac>)
 8009dec:	4293      	cmp	r3, r2
 8009dee:	d109      	bne.n	8009e04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009df6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	695b      	ldr	r3, [r3, #20]
 8009dfc:	019b      	lsls	r3, r3, #6
 8009dfe:	697a      	ldr	r2, [r7, #20]
 8009e00:	4313      	orrs	r3, r2
 8009e02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	697a      	ldr	r2, [r7, #20]
 8009e08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	68fa      	ldr	r2, [r7, #12]
 8009e0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	685a      	ldr	r2, [r3, #4]
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	693a      	ldr	r2, [r7, #16]
 8009e1c:	621a      	str	r2, [r3, #32]
}
 8009e1e:	bf00      	nop
 8009e20:	371c      	adds	r7, #28
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	feff8fff 	.word	0xfeff8fff
 8009e30:	40010000 	.word	0x40010000
 8009e34:	40010400 	.word	0x40010400

08009e38 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b087      	sub	sp, #28
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
 8009e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6a1b      	ldr	r3, [r3, #32]
 8009e46:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a1b      	ldr	r3, [r3, #32]
 8009e52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009e60:	68fa      	ldr	r2, [r7, #12]
 8009e62:	4b1b      	ldr	r3, [pc, #108]	; (8009ed0 <TIM_OC5_SetConfig+0x98>)
 8009e64:	4013      	ands	r3, r2
 8009e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009e78:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	689b      	ldr	r3, [r3, #8]
 8009e7e:	041b      	lsls	r3, r3, #16
 8009e80:	693a      	ldr	r2, [r7, #16]
 8009e82:	4313      	orrs	r3, r2
 8009e84:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	4a12      	ldr	r2, [pc, #72]	; (8009ed4 <TIM_OC5_SetConfig+0x9c>)
 8009e8a:	4293      	cmp	r3, r2
 8009e8c:	d003      	beq.n	8009e96 <TIM_OC5_SetConfig+0x5e>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	4a11      	ldr	r2, [pc, #68]	; (8009ed8 <TIM_OC5_SetConfig+0xa0>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d109      	bne.n	8009eaa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e9c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	695b      	ldr	r3, [r3, #20]
 8009ea2:	021b      	lsls	r3, r3, #8
 8009ea4:	697a      	ldr	r2, [r7, #20]
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	697a      	ldr	r2, [r7, #20]
 8009eae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	685a      	ldr	r2, [r3, #4]
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	693a      	ldr	r2, [r7, #16]
 8009ec2:	621a      	str	r2, [r3, #32]
}
 8009ec4:	bf00      	nop
 8009ec6:	371c      	adds	r7, #28
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr
 8009ed0:	fffeff8f 	.word	0xfffeff8f
 8009ed4:	40010000 	.word	0x40010000
 8009ed8:	40010400 	.word	0x40010400

08009edc <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b087      	sub	sp, #28
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6a1b      	ldr	r3, [r3, #32]
 8009eea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6a1b      	ldr	r3, [r3, #32]
 8009ef6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	685b      	ldr	r3, [r3, #4]
 8009efc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009f04:	68fa      	ldr	r2, [r7, #12]
 8009f06:	4b1c      	ldr	r3, [pc, #112]	; (8009f78 <TIM_OC6_SetConfig+0x9c>)
 8009f08:	4013      	ands	r3, r2
 8009f0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	021b      	lsls	r3, r3, #8
 8009f12:	68fa      	ldr	r2, [r7, #12]
 8009f14:	4313      	orrs	r3, r2
 8009f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	051b      	lsls	r3, r3, #20
 8009f26:	693a      	ldr	r2, [r7, #16]
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	4a13      	ldr	r2, [pc, #76]	; (8009f7c <TIM_OC6_SetConfig+0xa0>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d003      	beq.n	8009f3c <TIM_OC6_SetConfig+0x60>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	4a12      	ldr	r2, [pc, #72]	; (8009f80 <TIM_OC6_SetConfig+0xa4>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d109      	bne.n	8009f50 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009f42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	695b      	ldr	r3, [r3, #20]
 8009f48:	029b      	lsls	r3, r3, #10
 8009f4a:	697a      	ldr	r2, [r7, #20]
 8009f4c:	4313      	orrs	r3, r2
 8009f4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	697a      	ldr	r2, [r7, #20]
 8009f54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	68fa      	ldr	r2, [r7, #12]
 8009f5a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	685a      	ldr	r2, [r3, #4]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	693a      	ldr	r2, [r7, #16]
 8009f68:	621a      	str	r2, [r3, #32]
}
 8009f6a:	bf00      	nop
 8009f6c:	371c      	adds	r7, #28
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr
 8009f76:	bf00      	nop
 8009f78:	feff8fff 	.word	0xfeff8fff
 8009f7c:	40010000 	.word	0x40010000
 8009f80:	40010400 	.word	0x40010400

08009f84 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b086      	sub	sp, #24
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f9c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	697a      	ldr	r2, [r7, #20]
 8009fa4:	4313      	orrs	r3, r2
 8009fa6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009fa8:	697a      	ldr	r2, [r7, #20]
 8009faa:	4b39      	ldr	r3, [pc, #228]	; (800a090 <TIM_SlaveTimer_SetConfig+0x10c>)
 8009fac:	4013      	ands	r3, r2
 8009fae:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	697a      	ldr	r2, [r7, #20]
 8009fb6:	4313      	orrs	r3, r2
 8009fb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	697a      	ldr	r2, [r7, #20]
 8009fc0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009fc2:	683b      	ldr	r3, [r7, #0]
 8009fc4:	685b      	ldr	r3, [r3, #4]
 8009fc6:	2b30      	cmp	r3, #48	; 0x30
 8009fc8:	d05c      	beq.n	800a084 <TIM_SlaveTimer_SetConfig+0x100>
 8009fca:	2b30      	cmp	r3, #48	; 0x30
 8009fcc:	d806      	bhi.n	8009fdc <TIM_SlaveTimer_SetConfig+0x58>
 8009fce:	2b10      	cmp	r3, #16
 8009fd0:	d058      	beq.n	800a084 <TIM_SlaveTimer_SetConfig+0x100>
 8009fd2:	2b20      	cmp	r3, #32
 8009fd4:	d056      	beq.n	800a084 <TIM_SlaveTimer_SetConfig+0x100>
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d054      	beq.n	800a084 <TIM_SlaveTimer_SetConfig+0x100>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8009fda:	e054      	b.n	800a086 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8009fdc:	2b50      	cmp	r3, #80	; 0x50
 8009fde:	d03d      	beq.n	800a05c <TIM_SlaveTimer_SetConfig+0xd8>
 8009fe0:	2b50      	cmp	r3, #80	; 0x50
 8009fe2:	d802      	bhi.n	8009fea <TIM_SlaveTimer_SetConfig+0x66>
 8009fe4:	2b40      	cmp	r3, #64	; 0x40
 8009fe6:	d010      	beq.n	800a00a <TIM_SlaveTimer_SetConfig+0x86>
      break;
 8009fe8:	e04d      	b.n	800a086 <TIM_SlaveTimer_SetConfig+0x102>
  switch (sSlaveConfig->InputTrigger)
 8009fea:	2b60      	cmp	r3, #96	; 0x60
 8009fec:	d040      	beq.n	800a070 <TIM_SlaveTimer_SetConfig+0xec>
 8009fee:	2b70      	cmp	r3, #112	; 0x70
 8009ff0:	d000      	beq.n	8009ff4 <TIM_SlaveTimer_SetConfig+0x70>
      break;
 8009ff2:	e048      	b.n	800a086 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_ETR_SetConfig(htim->Instance,
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6818      	ldr	r0, [r3, #0]
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	68d9      	ldr	r1, [r3, #12]
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	689a      	ldr	r2, [r3, #8]
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	691b      	ldr	r3, [r3, #16]
 800a004:	f000 f8c0 	bl	800a188 <TIM_ETR_SetConfig>
      break;
 800a008:	e03d      	b.n	800a086 <TIM_SlaveTimer_SetConfig+0x102>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	2b05      	cmp	r3, #5
 800a010:	d101      	bne.n	800a016 <TIM_SlaveTimer_SetConfig+0x92>
        return HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	e038      	b.n	800a088 <TIM_SlaveTimer_SetConfig+0x104>
      tmpccer = htim->Instance->CCER;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	6a1b      	ldr	r3, [r3, #32]
 800a01c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	6a1a      	ldr	r2, [r3, #32]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f022 0201 	bic.w	r2, r2, #1
 800a02c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	699b      	ldr	r3, [r3, #24]
 800a034:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a03c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a03e:	683b      	ldr	r3, [r7, #0]
 800a040:	691b      	ldr	r3, [r3, #16]
 800a042:	011b      	lsls	r3, r3, #4
 800a044:	68fa      	ldr	r2, [r7, #12]
 800a046:	4313      	orrs	r3, r2
 800a048:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	68fa      	ldr	r2, [r7, #12]
 800a050:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	693a      	ldr	r2, [r7, #16]
 800a058:	621a      	str	r2, [r3, #32]
      break;
 800a05a:	e014      	b.n	800a086 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	6818      	ldr	r0, [r3, #0]
 800a060:	683b      	ldr	r3, [r7, #0]
 800a062:	6899      	ldr	r1, [r3, #8]
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	691b      	ldr	r3, [r3, #16]
 800a068:	461a      	mov	r2, r3
 800a06a:	f000 f813 	bl	800a094 <TIM_TI1_ConfigInputStage>
      break;
 800a06e:	e00a      	b.n	800a086 <TIM_SlaveTimer_SetConfig+0x102>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6818      	ldr	r0, [r3, #0]
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	6899      	ldr	r1, [r3, #8]
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	691b      	ldr	r3, [r3, #16]
 800a07c:	461a      	mov	r2, r3
 800a07e:	f000 f838 	bl	800a0f2 <TIM_TI2_ConfigInputStage>
      break;
 800a082:	e000      	b.n	800a086 <TIM_SlaveTimer_SetConfig+0x102>
      break;
 800a084:	bf00      	nop
  }
  return HAL_OK;
 800a086:	2300      	movs	r3, #0
}
 800a088:	4618      	mov	r0, r3
 800a08a:	3718      	adds	r7, #24
 800a08c:	46bd      	mov	sp, r7
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	fffefff8 	.word	0xfffefff8

0800a094 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a094:	b480      	push	{r7}
 800a096:	b087      	sub	sp, #28
 800a098:	af00      	add	r7, sp, #0
 800a09a:	60f8      	str	r0, [r7, #12]
 800a09c:	60b9      	str	r1, [r7, #8]
 800a09e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	6a1b      	ldr	r3, [r3, #32]
 800a0a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	6a1b      	ldr	r3, [r3, #32]
 800a0aa:	f023 0201 	bic.w	r2, r3, #1
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	699b      	ldr	r3, [r3, #24]
 800a0b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a0be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	011b      	lsls	r3, r3, #4
 800a0c4:	693a      	ldr	r2, [r7, #16]
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	f023 030a 	bic.w	r3, r3, #10
 800a0d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	68bb      	ldr	r3, [r7, #8]
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	693a      	ldr	r2, [r7, #16]
 800a0de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	697a      	ldr	r2, [r7, #20]
 800a0e4:	621a      	str	r2, [r3, #32]
}
 800a0e6:	bf00      	nop
 800a0e8:	371c      	adds	r7, #28
 800a0ea:	46bd      	mov	sp, r7
 800a0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f0:	4770      	bx	lr

0800a0f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a0f2:	b480      	push	{r7}
 800a0f4:	b087      	sub	sp, #28
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	60f8      	str	r0, [r7, #12]
 800a0fa:	60b9      	str	r1, [r7, #8]
 800a0fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	6a1b      	ldr	r3, [r3, #32]
 800a102:	f023 0210 	bic.w	r2, r3, #16
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	699b      	ldr	r3, [r3, #24]
 800a10e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6a1b      	ldr	r3, [r3, #32]
 800a114:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a11c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	031b      	lsls	r3, r3, #12
 800a122:	697a      	ldr	r2, [r7, #20]
 800a124:	4313      	orrs	r3, r2
 800a126:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a12e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	011b      	lsls	r3, r3, #4
 800a134:	693a      	ldr	r2, [r7, #16]
 800a136:	4313      	orrs	r3, r2
 800a138:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	697a      	ldr	r2, [r7, #20]
 800a13e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	693a      	ldr	r2, [r7, #16]
 800a144:	621a      	str	r2, [r3, #32]
}
 800a146:	bf00      	nop
 800a148:	371c      	adds	r7, #28
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a152:	b480      	push	{r7}
 800a154:	b085      	sub	sp, #20
 800a156:	af00      	add	r7, sp, #0
 800a158:	6078      	str	r0, [r7, #4]
 800a15a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	689b      	ldr	r3, [r3, #8]
 800a160:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a168:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a16a:	683a      	ldr	r2, [r7, #0]
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	4313      	orrs	r3, r2
 800a170:	f043 0307 	orr.w	r3, r3, #7
 800a174:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	68fa      	ldr	r2, [r7, #12]
 800a17a:	609a      	str	r2, [r3, #8]
}
 800a17c:	bf00      	nop
 800a17e:	3714      	adds	r7, #20
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a188:	b480      	push	{r7}
 800a18a:	b087      	sub	sp, #28
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	607a      	str	r2, [r7, #4]
 800a194:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	689b      	ldr	r3, [r3, #8]
 800a19a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a19c:	697b      	ldr	r3, [r7, #20]
 800a19e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a1a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	021a      	lsls	r2, r3, #8
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	431a      	orrs	r2, r3
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	697a      	ldr	r2, [r7, #20]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	697a      	ldr	r2, [r7, #20]
 800a1ba:	609a      	str	r2, [r3, #8]
}
 800a1bc:	bf00      	nop
 800a1be:	371c      	adds	r7, #28
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b085      	sub	sp, #20
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
 800a1d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d101      	bne.n	800a1e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a1dc:	2302      	movs	r3, #2
 800a1de:	e06d      	b.n	800a2bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2202      	movs	r2, #2
 800a1ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	689b      	ldr	r3, [r3, #8]
 800a1fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a30      	ldr	r2, [pc, #192]	; (800a2c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d004      	beq.n	800a214 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a2f      	ldr	r2, [pc, #188]	; (800a2cc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d108      	bne.n	800a226 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a21a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	685b      	ldr	r3, [r3, #4]
 800a220:	68fa      	ldr	r2, [r7, #12]
 800a222:	4313      	orrs	r3, r2
 800a224:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a22c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	68fa      	ldr	r2, [r7, #12]
 800a234:	4313      	orrs	r3, r2
 800a236:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	68fa      	ldr	r2, [r7, #12]
 800a23e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a20      	ldr	r2, [pc, #128]	; (800a2c8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d022      	beq.n	800a290 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a252:	d01d      	beq.n	800a290 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a1d      	ldr	r2, [pc, #116]	; (800a2d0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d018      	beq.n	800a290 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a1c      	ldr	r2, [pc, #112]	; (800a2d4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d013      	beq.n	800a290 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a1a      	ldr	r2, [pc, #104]	; (800a2d8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d00e      	beq.n	800a290 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a15      	ldr	r2, [pc, #84]	; (800a2cc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d009      	beq.n	800a290 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a16      	ldr	r2, [pc, #88]	; (800a2dc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d004      	beq.n	800a290 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a15      	ldr	r2, [pc, #84]	; (800a2e0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d10c      	bne.n	800a2aa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a296:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	68ba      	ldr	r2, [r7, #8]
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68ba      	ldr	r2, [r7, #8]
 800a2a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2201      	movs	r2, #1
 800a2ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a2ba:	2300      	movs	r3, #0
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3714      	adds	r7, #20
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr
 800a2c8:	40010000 	.word	0x40010000
 800a2cc:	40010400 	.word	0x40010400
 800a2d0:	40000400 	.word	0x40000400
 800a2d4:	40000800 	.word	0x40000800
 800a2d8:	40000c00 	.word	0x40000c00
 800a2dc:	40014000 	.word	0x40014000
 800a2e0:	40001800 	.word	0x40001800

0800a2e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	b085      	sub	sp, #20
 800a2e8:	af00      	add	r7, sp, #0
 800a2ea:	6078      	str	r0, [r7, #4]
 800a2ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d101      	bne.n	800a300 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a2fc:	2302      	movs	r3, #2
 800a2fe:	e065      	b.n	800a3cc <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	68db      	ldr	r3, [r3, #12]
 800a312:	4313      	orrs	r3, r2
 800a314:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	689b      	ldr	r3, [r3, #8]
 800a320:	4313      	orrs	r3, r2
 800a322:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	685b      	ldr	r3, [r3, #4]
 800a32e:	4313      	orrs	r3, r2
 800a330:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4313      	orrs	r3, r2
 800a33e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a346:	683b      	ldr	r3, [r7, #0]
 800a348:	691b      	ldr	r3, [r3, #16]
 800a34a:	4313      	orrs	r3, r2
 800a34c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	695b      	ldr	r3, [r3, #20]
 800a358:	4313      	orrs	r3, r2
 800a35a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a366:	4313      	orrs	r3, r2
 800a368:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	699b      	ldr	r3, [r3, #24]
 800a374:	041b      	lsls	r3, r3, #16
 800a376:	4313      	orrs	r3, r2
 800a378:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a16      	ldr	r2, [pc, #88]	; (800a3d8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d004      	beq.n	800a38e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a14      	ldr	r2, [pc, #80]	; (800a3dc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d115      	bne.n	800a3ba <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a398:	051b      	lsls	r3, r3, #20
 800a39a:	4313      	orrs	r3, r2
 800a39c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	69db      	ldr	r3, [r3, #28]
 800a3a8:	4313      	orrs	r3, r2
 800a3aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	6a1b      	ldr	r3, [r3, #32]
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	68fa      	ldr	r2, [r7, #12]
 800a3c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a3ca:	2300      	movs	r3, #0
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3714      	adds	r7, #20
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d6:	4770      	bx	lr
 800a3d8:	40010000 	.word	0x40010000
 800a3dc:	40010400 	.word	0x40010400

0800a3e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b083      	sub	sp, #12
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a3e8:	bf00      	nop
 800a3ea:	370c      	adds	r7, #12
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr

0800a3f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b083      	sub	sp, #12
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a3fc:	bf00      	nop
 800a3fe:	370c      	adds	r7, #12
 800a400:	46bd      	mov	sp, r7
 800a402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a406:	4770      	bx	lr

0800a408 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a408:	b480      	push	{r7}
 800a40a:	b083      	sub	sp, #12
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a410:	bf00      	nop
 800a412:	370c      	adds	r7, #12
 800a414:	46bd      	mov	sp, r7
 800a416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41a:	4770      	bx	lr

0800a41c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b082      	sub	sp, #8
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e040      	b.n	800a4b0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a432:	2b00      	cmp	r3, #0
 800a434:	d106      	bne.n	800a444 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f7fa f836 	bl	80044b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2224      	movs	r2, #36	; 0x24
 800a448:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f022 0201 	bic.w	r2, r2, #1
 800a458:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 faa6 	bl	800a9ac <UART_SetConfig>
 800a460:	4603      	mov	r3, r0
 800a462:	2b01      	cmp	r3, #1
 800a464:	d101      	bne.n	800a46a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a466:	2301      	movs	r3, #1
 800a468:	e022      	b.n	800a4b0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d002      	beq.n	800a478 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 fd44 	bl	800af00 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	685a      	ldr	r2, [r3, #4]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a486:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	689a      	ldr	r2, [r3, #8]
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a496:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	681a      	ldr	r2, [r3, #0]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f042 0201 	orr.w	r2, r2, #1
 800a4a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 fdcb 	bl	800b044 <UART_CheckIdleState>
 800a4ae:	4603      	mov	r3, r0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3708      	adds	r7, #8
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b08a      	sub	sp, #40	; 0x28
 800a4bc:	af02      	add	r7, sp, #8
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	603b      	str	r3, [r7, #0]
 800a4c4:	4613      	mov	r3, r2
 800a4c6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a4cc:	2b20      	cmp	r3, #32
 800a4ce:	d17f      	bne.n	800a5d0 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 800a4d0:	68bb      	ldr	r3, [r7, #8]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d002      	beq.n	800a4dc <HAL_UART_Transmit+0x24>
 800a4d6:	88fb      	ldrh	r3, [r7, #6]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d101      	bne.n	800a4e0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a4dc:	2301      	movs	r3, #1
 800a4de:	e078      	b.n	800a5d2 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d101      	bne.n	800a4ee <HAL_UART_Transmit+0x36>
 800a4ea:	2302      	movs	r3, #2
 800a4ec:	e071      	b.n	800a5d2 <HAL_UART_Transmit+0x11a>
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2201      	movs	r2, #1
 800a4f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2221      	movs	r2, #33	; 0x21
 800a500:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800a502:	f7fa fa63 	bl	80049cc <HAL_GetTick>
 800a506:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	88fa      	ldrh	r2, [r7, #6]
 800a50c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	88fa      	ldrh	r2, [r7, #6]
 800a514:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a520:	d108      	bne.n	800a534 <HAL_UART_Transmit+0x7c>
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	691b      	ldr	r3, [r3, #16]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d104      	bne.n	800a534 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800a52a:	2300      	movs	r3, #0
 800a52c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	61bb      	str	r3, [r7, #24]
 800a532:	e003      	b.n	800a53c <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a538:	2300      	movs	r3, #0
 800a53a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	2200      	movs	r2, #0
 800a540:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800a544:	e02c      	b.n	800a5a0 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	9300      	str	r3, [sp, #0]
 800a54a:	697b      	ldr	r3, [r7, #20]
 800a54c:	2200      	movs	r2, #0
 800a54e:	2180      	movs	r1, #128	; 0x80
 800a550:	68f8      	ldr	r0, [r7, #12]
 800a552:	f000 fda6 	bl	800b0a2 <UART_WaitOnFlagUntilTimeout>
 800a556:	4603      	mov	r3, r0
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d001      	beq.n	800a560 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800a55c:	2303      	movs	r3, #3
 800a55e:	e038      	b.n	800a5d2 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 800a560:	69fb      	ldr	r3, [r7, #28]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d10b      	bne.n	800a57e <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a566:	69bb      	ldr	r3, [r7, #24]
 800a568:	881b      	ldrh	r3, [r3, #0]
 800a56a:	461a      	mov	r2, r3
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a574:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a576:	69bb      	ldr	r3, [r7, #24]
 800a578:	3302      	adds	r3, #2
 800a57a:	61bb      	str	r3, [r7, #24]
 800a57c:	e007      	b.n	800a58e <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	781a      	ldrb	r2, [r3, #0]
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a588:	69fb      	ldr	r3, [r7, #28]
 800a58a:	3301      	adds	r3, #1
 800a58c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a594:	b29b      	uxth	r3, r3
 800a596:	3b01      	subs	r3, #1
 800a598:	b29a      	uxth	r2, r3
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a5a6:	b29b      	uxth	r3, r3
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d1cc      	bne.n	800a546 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	9300      	str	r3, [sp, #0]
 800a5b0:	697b      	ldr	r3, [r7, #20]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	2140      	movs	r1, #64	; 0x40
 800a5b6:	68f8      	ldr	r0, [r7, #12]
 800a5b8:	f000 fd73 	bl	800b0a2 <UART_WaitOnFlagUntilTimeout>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d001      	beq.n	800a5c6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a5c2:	2303      	movs	r3, #3
 800a5c4:	e005      	b.n	800a5d2 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2220      	movs	r2, #32
 800a5ca:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	e000      	b.n	800a5d2 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 800a5d0:	2302      	movs	r3, #2
  }
}
 800a5d2:	4618      	mov	r0, r3
 800a5d4:	3720      	adds	r7, #32
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd80      	pop	{r7, pc}
	...

0800a5dc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b085      	sub	sp, #20
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	60f8      	str	r0, [r7, #12]
 800a5e4:	60b9      	str	r1, [r7, #8]
 800a5e6:	4613      	mov	r3, r2
 800a5e8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800a5ee:	2b20      	cmp	r3, #32
 800a5f0:	f040 808a 	bne.w	800a708 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d002      	beq.n	800a600 <HAL_UART_Receive_IT+0x24>
 800a5fa:	88fb      	ldrh	r3, [r7, #6]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d101      	bne.n	800a604 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800a600:	2301      	movs	r3, #1
 800a602:	e082      	b.n	800a70a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d101      	bne.n	800a612 <HAL_UART_Receive_IT+0x36>
 800a60e:	2302      	movs	r3, #2
 800a610:	e07b      	b.n	800a70a <HAL_UART_Receive_IT+0x12e>
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	2201      	movs	r2, #1
 800a616:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	68ba      	ldr	r2, [r7, #8]
 800a61e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	88fa      	ldrh	r2, [r7, #6]
 800a624:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	88fa      	ldrh	r2, [r7, #6]
 800a62c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	2200      	movs	r2, #0
 800a634:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	689b      	ldr	r3, [r3, #8]
 800a63a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a63e:	d10e      	bne.n	800a65e <HAL_UART_Receive_IT+0x82>
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	691b      	ldr	r3, [r3, #16]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d105      	bne.n	800a654 <HAL_UART_Receive_IT+0x78>
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a64e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a652:	e02d      	b.n	800a6b0 <HAL_UART_Receive_IT+0xd4>
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	22ff      	movs	r2, #255	; 0xff
 800a658:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a65c:	e028      	b.n	800a6b0 <HAL_UART_Receive_IT+0xd4>
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d10d      	bne.n	800a682 <HAL_UART_Receive_IT+0xa6>
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	691b      	ldr	r3, [r3, #16]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d104      	bne.n	800a678 <HAL_UART_Receive_IT+0x9c>
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	22ff      	movs	r2, #255	; 0xff
 800a672:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a676:	e01b      	b.n	800a6b0 <HAL_UART_Receive_IT+0xd4>
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	227f      	movs	r2, #127	; 0x7f
 800a67c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a680:	e016      	b.n	800a6b0 <HAL_UART_Receive_IT+0xd4>
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a68a:	d10d      	bne.n	800a6a8 <HAL_UART_Receive_IT+0xcc>
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	691b      	ldr	r3, [r3, #16]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d104      	bne.n	800a69e <HAL_UART_Receive_IT+0xc2>
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	227f      	movs	r2, #127	; 0x7f
 800a698:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a69c:	e008      	b.n	800a6b0 <HAL_UART_Receive_IT+0xd4>
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	223f      	movs	r2, #63	; 0x3f
 800a6a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a6a6:	e003      	b.n	800a6b0 <HAL_UART_Receive_IT+0xd4>
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	2222      	movs	r2, #34	; 0x22
 800a6ba:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	689a      	ldr	r2, [r3, #8]
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f042 0201 	orr.w	r2, r2, #1
 800a6ca:	609a      	str	r2, [r3, #8]

    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6d4:	d107      	bne.n	800a6e6 <HAL_UART_Receive_IT+0x10a>
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	691b      	ldr	r3, [r3, #16]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d103      	bne.n	800a6e6 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	4a0d      	ldr	r2, [pc, #52]	; (800a718 <HAL_UART_Receive_IT+0x13c>)
 800a6e2:	661a      	str	r2, [r3, #96]	; 0x60
 800a6e4:	e002      	b.n	800a6ec <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	4a0c      	ldr	r2, [pc, #48]	; (800a71c <HAL_UART_Receive_IT+0x140>)
 800a6ea:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800a702:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a704:	2300      	movs	r3, #0
 800a706:	e000      	b.n	800a70a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800a708:	2302      	movs	r3, #2
  }
}
 800a70a:	4618      	mov	r0, r3
 800a70c:	3714      	adds	r7, #20
 800a70e:	46bd      	mov	sp, r7
 800a710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a714:	4770      	bx	lr
 800a716:	bf00      	nop
 800a718:	0800b2dd 	.word	0x0800b2dd
 800a71c:	0800b237 	.word	0x0800b237

0800a720 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b088      	sub	sp, #32
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	69db      	ldr	r3, [r3, #28]
 800a72e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	689b      	ldr	r3, [r3, #8]
 800a73e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a740:	69fa      	ldr	r2, [r7, #28]
 800a742:	f640 030f 	movw	r3, #2063	; 0x80f
 800a746:	4013      	ands	r3, r2
 800a748:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d113      	bne.n	800a778 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	f003 0320 	and.w	r3, r3, #32
 800a756:	2b00      	cmp	r3, #0
 800a758:	d00e      	beq.n	800a778 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a75a:	69bb      	ldr	r3, [r7, #24]
 800a75c:	f003 0320 	and.w	r3, r3, #32
 800a760:	2b00      	cmp	r3, #0
 800a762:	d009      	beq.n	800a778 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a768:	2b00      	cmp	r3, #0
 800a76a:	f000 8100 	beq.w	800a96e <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a772:	6878      	ldr	r0, [r7, #4]
 800a774:	4798      	blx	r3
      }
      return;
 800a776:	e0fa      	b.n	800a96e <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	f000 80d5 	beq.w	800a92a <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	f003 0301 	and.w	r3, r3, #1
 800a786:	2b00      	cmp	r3, #0
 800a788:	d105      	bne.n	800a796 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800a78a:	69bb      	ldr	r3, [r7, #24]
 800a78c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a790:	2b00      	cmp	r3, #0
 800a792:	f000 80ca 	beq.w	800a92a <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a796:	69fb      	ldr	r3, [r7, #28]
 800a798:	f003 0301 	and.w	r3, r3, #1
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d00e      	beq.n	800a7be <HAL_UART_IRQHandler+0x9e>
 800a7a0:	69bb      	ldr	r3, [r7, #24]
 800a7a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d009      	beq.n	800a7be <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	2201      	movs	r2, #1
 800a7b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a7b6:	f043 0201 	orr.w	r2, r3, #1
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a7be:	69fb      	ldr	r3, [r7, #28]
 800a7c0:	f003 0302 	and.w	r3, r3, #2
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d00e      	beq.n	800a7e6 <HAL_UART_IRQHandler+0xc6>
 800a7c8:	697b      	ldr	r3, [r7, #20]
 800a7ca:	f003 0301 	and.w	r3, r3, #1
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d009      	beq.n	800a7e6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	2202      	movs	r2, #2
 800a7d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a7de:	f043 0204 	orr.w	r2, r3, #4
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a7e6:	69fb      	ldr	r3, [r7, #28]
 800a7e8:	f003 0304 	and.w	r3, r3, #4
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d00e      	beq.n	800a80e <HAL_UART_IRQHandler+0xee>
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	f003 0301 	and.w	r3, r3, #1
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d009      	beq.n	800a80e <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	2204      	movs	r2, #4
 800a800:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a806:	f043 0202 	orr.w	r2, r3, #2
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a80e:	69fb      	ldr	r3, [r7, #28]
 800a810:	f003 0308 	and.w	r3, r3, #8
 800a814:	2b00      	cmp	r3, #0
 800a816:	d013      	beq.n	800a840 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a818:	69bb      	ldr	r3, [r7, #24]
 800a81a:	f003 0320 	and.w	r3, r3, #32
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d104      	bne.n	800a82c <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a822:	697b      	ldr	r3, [r7, #20]
 800a824:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d009      	beq.n	800a840 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	2208      	movs	r2, #8
 800a832:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a838:	f043 0208 	orr.w	r2, r3, #8
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a840:	69fb      	ldr	r3, [r7, #28]
 800a842:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a846:	2b00      	cmp	r3, #0
 800a848:	d00f      	beq.n	800a86a <HAL_UART_IRQHandler+0x14a>
 800a84a:	69bb      	ldr	r3, [r7, #24]
 800a84c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a850:	2b00      	cmp	r3, #0
 800a852:	d00a      	beq.n	800a86a <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a85c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a862:	f043 0220 	orr.w	r2, r3, #32
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d07f      	beq.n	800a972 <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a872:	69fb      	ldr	r3, [r7, #28]
 800a874:	f003 0320 	and.w	r3, r3, #32
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d00c      	beq.n	800a896 <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a87c:	69bb      	ldr	r3, [r7, #24]
 800a87e:	f003 0320 	and.w	r3, r3, #32
 800a882:	2b00      	cmp	r3, #0
 800a884:	d007      	beq.n	800a896 <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d003      	beq.n	800a896 <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a89a:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	689b      	ldr	r3, [r3, #8]
 800a8a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8a6:	2b40      	cmp	r3, #64	; 0x40
 800a8a8:	d004      	beq.n	800a8b4 <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d031      	beq.n	800a918 <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f000 fc6f 	bl	800b198 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	689b      	ldr	r3, [r3, #8]
 800a8c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8c4:	2b40      	cmp	r3, #64	; 0x40
 800a8c6:	d123      	bne.n	800a910 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	689a      	ldr	r2, [r3, #8]
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a8d6:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d013      	beq.n	800a908 <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8e4:	4a26      	ldr	r2, [pc, #152]	; (800a980 <HAL_UART_IRQHandler+0x260>)
 800a8e6:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	f7fa ff31 	bl	8005754 <HAL_DMA_Abort_IT>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d016      	beq.n	800a926 <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a8fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a902:	4610      	mov	r0, r2
 800a904:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a906:	e00e      	b.n	800a926 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f000 f845 	bl	800a998 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a90e:	e00a      	b.n	800a926 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f000 f841 	bl	800a998 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a916:	e006      	b.n	800a926 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f000 f83d 	bl	800a998 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800a924:	e025      	b.n	800a972 <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a926:	bf00      	nop
    return;
 800a928:	e023      	b.n	800a972 <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a930:	2b00      	cmp	r3, #0
 800a932:	d00d      	beq.n	800a950 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d008      	beq.n	800a950 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a942:	2b00      	cmp	r3, #0
 800a944:	d017      	beq.n	800a976 <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	4798      	blx	r3
    }
    return;
 800a94e:	e012      	b.n	800a976 <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a950:	69fb      	ldr	r3, [r7, #28]
 800a952:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a956:	2b00      	cmp	r3, #0
 800a958:	d00e      	beq.n	800a978 <HAL_UART_IRQHandler+0x258>
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a960:	2b00      	cmp	r3, #0
 800a962:	d009      	beq.n	800a978 <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f000 fc4d 	bl	800b204 <UART_EndTransmit_IT>
    return;
 800a96a:	bf00      	nop
 800a96c:	e004      	b.n	800a978 <HAL_UART_IRQHandler+0x258>
      return;
 800a96e:	bf00      	nop
 800a970:	e002      	b.n	800a978 <HAL_UART_IRQHandler+0x258>
    return;
 800a972:	bf00      	nop
 800a974:	e000      	b.n	800a978 <HAL_UART_IRQHandler+0x258>
    return;
 800a976:	bf00      	nop
  }

}
 800a978:	3720      	adds	r7, #32
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	0800b1d9 	.word	0x0800b1d9

0800a984 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a984:	b480      	push	{r7}
 800a986:	b083      	sub	sp, #12
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a98c:	bf00      	nop
 800a98e:	370c      	adds	r7, #12
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr

0800a998 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a998:	b480      	push	{r7}
 800a99a:	b083      	sub	sp, #12
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a9a0:	bf00      	nop
 800a9a2:	370c      	adds	r7, #12
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b088      	sub	sp, #32
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	689a      	ldr	r2, [r3, #8]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	691b      	ldr	r3, [r3, #16]
 800a9c4:	431a      	orrs	r2, r3
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	695b      	ldr	r3, [r3, #20]
 800a9ca:	431a      	orrs	r2, r3
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	69db      	ldr	r3, [r3, #28]
 800a9d0:	4313      	orrs	r3, r2
 800a9d2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	681a      	ldr	r2, [r3, #0]
 800a9da:	4bb1      	ldr	r3, [pc, #708]	; (800aca0 <UART_SetConfig+0x2f4>)
 800a9dc:	4013      	ands	r3, r2
 800a9de:	687a      	ldr	r2, [r7, #4]
 800a9e0:	6812      	ldr	r2, [r2, #0]
 800a9e2:	6939      	ldr	r1, [r7, #16]
 800a9e4:	430b      	orrs	r3, r1
 800a9e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	685b      	ldr	r3, [r3, #4]
 800a9ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	68da      	ldr	r2, [r3, #12]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	430a      	orrs	r2, r1
 800a9fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	699b      	ldr	r3, [r3, #24]
 800aa02:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6a1b      	ldr	r3, [r3, #32]
 800aa08:	693a      	ldr	r2, [r7, #16]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	689b      	ldr	r3, [r3, #8]
 800aa14:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	693a      	ldr	r2, [r7, #16]
 800aa1e:	430a      	orrs	r2, r1
 800aa20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	4a9f      	ldr	r2, [pc, #636]	; (800aca4 <UART_SetConfig+0x2f8>)
 800aa28:	4293      	cmp	r3, r2
 800aa2a:	d121      	bne.n	800aa70 <UART_SetConfig+0xc4>
 800aa2c:	4b9e      	ldr	r3, [pc, #632]	; (800aca8 <UART_SetConfig+0x2fc>)
 800aa2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa32:	f003 0303 	and.w	r3, r3, #3
 800aa36:	2b03      	cmp	r3, #3
 800aa38:	d816      	bhi.n	800aa68 <UART_SetConfig+0xbc>
 800aa3a:	a201      	add	r2, pc, #4	; (adr r2, 800aa40 <UART_SetConfig+0x94>)
 800aa3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa40:	0800aa51 	.word	0x0800aa51
 800aa44:	0800aa5d 	.word	0x0800aa5d
 800aa48:	0800aa57 	.word	0x0800aa57
 800aa4c:	0800aa63 	.word	0x0800aa63
 800aa50:	2301      	movs	r3, #1
 800aa52:	77fb      	strb	r3, [r7, #31]
 800aa54:	e151      	b.n	800acfa <UART_SetConfig+0x34e>
 800aa56:	2302      	movs	r3, #2
 800aa58:	77fb      	strb	r3, [r7, #31]
 800aa5a:	e14e      	b.n	800acfa <UART_SetConfig+0x34e>
 800aa5c:	2304      	movs	r3, #4
 800aa5e:	77fb      	strb	r3, [r7, #31]
 800aa60:	e14b      	b.n	800acfa <UART_SetConfig+0x34e>
 800aa62:	2308      	movs	r3, #8
 800aa64:	77fb      	strb	r3, [r7, #31]
 800aa66:	e148      	b.n	800acfa <UART_SetConfig+0x34e>
 800aa68:	2310      	movs	r3, #16
 800aa6a:	77fb      	strb	r3, [r7, #31]
 800aa6c:	bf00      	nop
 800aa6e:	e144      	b.n	800acfa <UART_SetConfig+0x34e>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4a8d      	ldr	r2, [pc, #564]	; (800acac <UART_SetConfig+0x300>)
 800aa76:	4293      	cmp	r3, r2
 800aa78:	d134      	bne.n	800aae4 <UART_SetConfig+0x138>
 800aa7a:	4b8b      	ldr	r3, [pc, #556]	; (800aca8 <UART_SetConfig+0x2fc>)
 800aa7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aa80:	f003 030c 	and.w	r3, r3, #12
 800aa84:	2b0c      	cmp	r3, #12
 800aa86:	d829      	bhi.n	800aadc <UART_SetConfig+0x130>
 800aa88:	a201      	add	r2, pc, #4	; (adr r2, 800aa90 <UART_SetConfig+0xe4>)
 800aa8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa8e:	bf00      	nop
 800aa90:	0800aac5 	.word	0x0800aac5
 800aa94:	0800aadd 	.word	0x0800aadd
 800aa98:	0800aadd 	.word	0x0800aadd
 800aa9c:	0800aadd 	.word	0x0800aadd
 800aaa0:	0800aad1 	.word	0x0800aad1
 800aaa4:	0800aadd 	.word	0x0800aadd
 800aaa8:	0800aadd 	.word	0x0800aadd
 800aaac:	0800aadd 	.word	0x0800aadd
 800aab0:	0800aacb 	.word	0x0800aacb
 800aab4:	0800aadd 	.word	0x0800aadd
 800aab8:	0800aadd 	.word	0x0800aadd
 800aabc:	0800aadd 	.word	0x0800aadd
 800aac0:	0800aad7 	.word	0x0800aad7
 800aac4:	2300      	movs	r3, #0
 800aac6:	77fb      	strb	r3, [r7, #31]
 800aac8:	e117      	b.n	800acfa <UART_SetConfig+0x34e>
 800aaca:	2302      	movs	r3, #2
 800aacc:	77fb      	strb	r3, [r7, #31]
 800aace:	e114      	b.n	800acfa <UART_SetConfig+0x34e>
 800aad0:	2304      	movs	r3, #4
 800aad2:	77fb      	strb	r3, [r7, #31]
 800aad4:	e111      	b.n	800acfa <UART_SetConfig+0x34e>
 800aad6:	2308      	movs	r3, #8
 800aad8:	77fb      	strb	r3, [r7, #31]
 800aada:	e10e      	b.n	800acfa <UART_SetConfig+0x34e>
 800aadc:	2310      	movs	r3, #16
 800aade:	77fb      	strb	r3, [r7, #31]
 800aae0:	bf00      	nop
 800aae2:	e10a      	b.n	800acfa <UART_SetConfig+0x34e>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a71      	ldr	r2, [pc, #452]	; (800acb0 <UART_SetConfig+0x304>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d120      	bne.n	800ab30 <UART_SetConfig+0x184>
 800aaee:	4b6e      	ldr	r3, [pc, #440]	; (800aca8 <UART_SetConfig+0x2fc>)
 800aaf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aaf4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800aaf8:	2b10      	cmp	r3, #16
 800aafa:	d00f      	beq.n	800ab1c <UART_SetConfig+0x170>
 800aafc:	2b10      	cmp	r3, #16
 800aafe:	d802      	bhi.n	800ab06 <UART_SetConfig+0x15a>
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d005      	beq.n	800ab10 <UART_SetConfig+0x164>
 800ab04:	e010      	b.n	800ab28 <UART_SetConfig+0x17c>
 800ab06:	2b20      	cmp	r3, #32
 800ab08:	d005      	beq.n	800ab16 <UART_SetConfig+0x16a>
 800ab0a:	2b30      	cmp	r3, #48	; 0x30
 800ab0c:	d009      	beq.n	800ab22 <UART_SetConfig+0x176>
 800ab0e:	e00b      	b.n	800ab28 <UART_SetConfig+0x17c>
 800ab10:	2300      	movs	r3, #0
 800ab12:	77fb      	strb	r3, [r7, #31]
 800ab14:	e0f1      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab16:	2302      	movs	r3, #2
 800ab18:	77fb      	strb	r3, [r7, #31]
 800ab1a:	e0ee      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab1c:	2304      	movs	r3, #4
 800ab1e:	77fb      	strb	r3, [r7, #31]
 800ab20:	e0eb      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab22:	2308      	movs	r3, #8
 800ab24:	77fb      	strb	r3, [r7, #31]
 800ab26:	e0e8      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab28:	2310      	movs	r3, #16
 800ab2a:	77fb      	strb	r3, [r7, #31]
 800ab2c:	bf00      	nop
 800ab2e:	e0e4      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	4a5f      	ldr	r2, [pc, #380]	; (800acb4 <UART_SetConfig+0x308>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d120      	bne.n	800ab7c <UART_SetConfig+0x1d0>
 800ab3a:	4b5b      	ldr	r3, [pc, #364]	; (800aca8 <UART_SetConfig+0x2fc>)
 800ab3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab40:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800ab44:	2b40      	cmp	r3, #64	; 0x40
 800ab46:	d00f      	beq.n	800ab68 <UART_SetConfig+0x1bc>
 800ab48:	2b40      	cmp	r3, #64	; 0x40
 800ab4a:	d802      	bhi.n	800ab52 <UART_SetConfig+0x1a6>
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d005      	beq.n	800ab5c <UART_SetConfig+0x1b0>
 800ab50:	e010      	b.n	800ab74 <UART_SetConfig+0x1c8>
 800ab52:	2b80      	cmp	r3, #128	; 0x80
 800ab54:	d005      	beq.n	800ab62 <UART_SetConfig+0x1b6>
 800ab56:	2bc0      	cmp	r3, #192	; 0xc0
 800ab58:	d009      	beq.n	800ab6e <UART_SetConfig+0x1c2>
 800ab5a:	e00b      	b.n	800ab74 <UART_SetConfig+0x1c8>
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	77fb      	strb	r3, [r7, #31]
 800ab60:	e0cb      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab62:	2302      	movs	r3, #2
 800ab64:	77fb      	strb	r3, [r7, #31]
 800ab66:	e0c8      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab68:	2304      	movs	r3, #4
 800ab6a:	77fb      	strb	r3, [r7, #31]
 800ab6c:	e0c5      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab6e:	2308      	movs	r3, #8
 800ab70:	77fb      	strb	r3, [r7, #31]
 800ab72:	e0c2      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab74:	2310      	movs	r3, #16
 800ab76:	77fb      	strb	r3, [r7, #31]
 800ab78:	bf00      	nop
 800ab7a:	e0be      	b.n	800acfa <UART_SetConfig+0x34e>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	4a4d      	ldr	r2, [pc, #308]	; (800acb8 <UART_SetConfig+0x30c>)
 800ab82:	4293      	cmp	r3, r2
 800ab84:	d124      	bne.n	800abd0 <UART_SetConfig+0x224>
 800ab86:	4b48      	ldr	r3, [pc, #288]	; (800aca8 <UART_SetConfig+0x2fc>)
 800ab88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ab90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab94:	d012      	beq.n	800abbc <UART_SetConfig+0x210>
 800ab96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab9a:	d802      	bhi.n	800aba2 <UART_SetConfig+0x1f6>
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d007      	beq.n	800abb0 <UART_SetConfig+0x204>
 800aba0:	e012      	b.n	800abc8 <UART_SetConfig+0x21c>
 800aba2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aba6:	d006      	beq.n	800abb6 <UART_SetConfig+0x20a>
 800aba8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800abac:	d009      	beq.n	800abc2 <UART_SetConfig+0x216>
 800abae:	e00b      	b.n	800abc8 <UART_SetConfig+0x21c>
 800abb0:	2300      	movs	r3, #0
 800abb2:	77fb      	strb	r3, [r7, #31]
 800abb4:	e0a1      	b.n	800acfa <UART_SetConfig+0x34e>
 800abb6:	2302      	movs	r3, #2
 800abb8:	77fb      	strb	r3, [r7, #31]
 800abba:	e09e      	b.n	800acfa <UART_SetConfig+0x34e>
 800abbc:	2304      	movs	r3, #4
 800abbe:	77fb      	strb	r3, [r7, #31]
 800abc0:	e09b      	b.n	800acfa <UART_SetConfig+0x34e>
 800abc2:	2308      	movs	r3, #8
 800abc4:	77fb      	strb	r3, [r7, #31]
 800abc6:	e098      	b.n	800acfa <UART_SetConfig+0x34e>
 800abc8:	2310      	movs	r3, #16
 800abca:	77fb      	strb	r3, [r7, #31]
 800abcc:	bf00      	nop
 800abce:	e094      	b.n	800acfa <UART_SetConfig+0x34e>
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	4a39      	ldr	r2, [pc, #228]	; (800acbc <UART_SetConfig+0x310>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d124      	bne.n	800ac24 <UART_SetConfig+0x278>
 800abda:	4b33      	ldr	r3, [pc, #204]	; (800aca8 <UART_SetConfig+0x2fc>)
 800abdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abe0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800abe4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800abe8:	d012      	beq.n	800ac10 <UART_SetConfig+0x264>
 800abea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800abee:	d802      	bhi.n	800abf6 <UART_SetConfig+0x24a>
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d007      	beq.n	800ac04 <UART_SetConfig+0x258>
 800abf4:	e012      	b.n	800ac1c <UART_SetConfig+0x270>
 800abf6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800abfa:	d006      	beq.n	800ac0a <UART_SetConfig+0x25e>
 800abfc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ac00:	d009      	beq.n	800ac16 <UART_SetConfig+0x26a>
 800ac02:	e00b      	b.n	800ac1c <UART_SetConfig+0x270>
 800ac04:	2301      	movs	r3, #1
 800ac06:	77fb      	strb	r3, [r7, #31]
 800ac08:	e077      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac0a:	2302      	movs	r3, #2
 800ac0c:	77fb      	strb	r3, [r7, #31]
 800ac0e:	e074      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac10:	2304      	movs	r3, #4
 800ac12:	77fb      	strb	r3, [r7, #31]
 800ac14:	e071      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac16:	2308      	movs	r3, #8
 800ac18:	77fb      	strb	r3, [r7, #31]
 800ac1a:	e06e      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac1c:	2310      	movs	r3, #16
 800ac1e:	77fb      	strb	r3, [r7, #31]
 800ac20:	bf00      	nop
 800ac22:	e06a      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	4a25      	ldr	r2, [pc, #148]	; (800acc0 <UART_SetConfig+0x314>)
 800ac2a:	4293      	cmp	r3, r2
 800ac2c:	d124      	bne.n	800ac78 <UART_SetConfig+0x2cc>
 800ac2e:	4b1e      	ldr	r3, [pc, #120]	; (800aca8 <UART_SetConfig+0x2fc>)
 800ac30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac34:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800ac38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac3c:	d012      	beq.n	800ac64 <UART_SetConfig+0x2b8>
 800ac3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac42:	d802      	bhi.n	800ac4a <UART_SetConfig+0x29e>
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d007      	beq.n	800ac58 <UART_SetConfig+0x2ac>
 800ac48:	e012      	b.n	800ac70 <UART_SetConfig+0x2c4>
 800ac4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac4e:	d006      	beq.n	800ac5e <UART_SetConfig+0x2b2>
 800ac50:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ac54:	d009      	beq.n	800ac6a <UART_SetConfig+0x2be>
 800ac56:	e00b      	b.n	800ac70 <UART_SetConfig+0x2c4>
 800ac58:	2300      	movs	r3, #0
 800ac5a:	77fb      	strb	r3, [r7, #31]
 800ac5c:	e04d      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac5e:	2302      	movs	r3, #2
 800ac60:	77fb      	strb	r3, [r7, #31]
 800ac62:	e04a      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac64:	2304      	movs	r3, #4
 800ac66:	77fb      	strb	r3, [r7, #31]
 800ac68:	e047      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac6a:	2308      	movs	r3, #8
 800ac6c:	77fb      	strb	r3, [r7, #31]
 800ac6e:	e044      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac70:	2310      	movs	r3, #16
 800ac72:	77fb      	strb	r3, [r7, #31]
 800ac74:	bf00      	nop
 800ac76:	e040      	b.n	800acfa <UART_SetConfig+0x34e>
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	4a11      	ldr	r2, [pc, #68]	; (800acc4 <UART_SetConfig+0x318>)
 800ac7e:	4293      	cmp	r3, r2
 800ac80:	d139      	bne.n	800acf6 <UART_SetConfig+0x34a>
 800ac82:	4b09      	ldr	r3, [pc, #36]	; (800aca8 <UART_SetConfig+0x2fc>)
 800ac84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800ac8c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac90:	d027      	beq.n	800ace2 <UART_SetConfig+0x336>
 800ac92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac96:	d817      	bhi.n	800acc8 <UART_SetConfig+0x31c>
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d01c      	beq.n	800acd6 <UART_SetConfig+0x32a>
 800ac9c:	e027      	b.n	800acee <UART_SetConfig+0x342>
 800ac9e:	bf00      	nop
 800aca0:	efff69f3 	.word	0xefff69f3
 800aca4:	40011000 	.word	0x40011000
 800aca8:	40023800 	.word	0x40023800
 800acac:	40004400 	.word	0x40004400
 800acb0:	40004800 	.word	0x40004800
 800acb4:	40004c00 	.word	0x40004c00
 800acb8:	40005000 	.word	0x40005000
 800acbc:	40011400 	.word	0x40011400
 800acc0:	40007800 	.word	0x40007800
 800acc4:	40007c00 	.word	0x40007c00
 800acc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800accc:	d006      	beq.n	800acdc <UART_SetConfig+0x330>
 800acce:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800acd2:	d009      	beq.n	800ace8 <UART_SetConfig+0x33c>
 800acd4:	e00b      	b.n	800acee <UART_SetConfig+0x342>
 800acd6:	2300      	movs	r3, #0
 800acd8:	77fb      	strb	r3, [r7, #31]
 800acda:	e00e      	b.n	800acfa <UART_SetConfig+0x34e>
 800acdc:	2302      	movs	r3, #2
 800acde:	77fb      	strb	r3, [r7, #31]
 800ace0:	e00b      	b.n	800acfa <UART_SetConfig+0x34e>
 800ace2:	2304      	movs	r3, #4
 800ace4:	77fb      	strb	r3, [r7, #31]
 800ace6:	e008      	b.n	800acfa <UART_SetConfig+0x34e>
 800ace8:	2308      	movs	r3, #8
 800acea:	77fb      	strb	r3, [r7, #31]
 800acec:	e005      	b.n	800acfa <UART_SetConfig+0x34e>
 800acee:	2310      	movs	r3, #16
 800acf0:	77fb      	strb	r3, [r7, #31]
 800acf2:	bf00      	nop
 800acf4:	e001      	b.n	800acfa <UART_SetConfig+0x34e>
 800acf6:	2310      	movs	r3, #16
 800acf8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	69db      	ldr	r3, [r3, #28]
 800acfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad02:	d17f      	bne.n	800ae04 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800ad04:	7ffb      	ldrb	r3, [r7, #31]
 800ad06:	2b08      	cmp	r3, #8
 800ad08:	d85c      	bhi.n	800adc4 <UART_SetConfig+0x418>
 800ad0a:	a201      	add	r2, pc, #4	; (adr r2, 800ad10 <UART_SetConfig+0x364>)
 800ad0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad10:	0800ad35 	.word	0x0800ad35
 800ad14:	0800ad55 	.word	0x0800ad55
 800ad18:	0800ad75 	.word	0x0800ad75
 800ad1c:	0800adc5 	.word	0x0800adc5
 800ad20:	0800ad8d 	.word	0x0800ad8d
 800ad24:	0800adc5 	.word	0x0800adc5
 800ad28:	0800adc5 	.word	0x0800adc5
 800ad2c:	0800adc5 	.word	0x0800adc5
 800ad30:	0800adad 	.word	0x0800adad
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ad34:	f7fd f928 	bl	8007f88 <HAL_RCC_GetPCLK1Freq>
 800ad38:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	005a      	lsls	r2, r3, #1
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	685b      	ldr	r3, [r3, #4]
 800ad42:	085b      	lsrs	r3, r3, #1
 800ad44:	441a      	add	r2, r3
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	61bb      	str	r3, [r7, #24]
        break;
 800ad52:	e03a      	b.n	800adca <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ad54:	f7fd f92c 	bl	8007fb0 <HAL_RCC_GetPCLK2Freq>
 800ad58:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	005a      	lsls	r2, r3, #1
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	685b      	ldr	r3, [r3, #4]
 800ad62:	085b      	lsrs	r3, r3, #1
 800ad64:	441a      	add	r2, r3
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad6e:	b29b      	uxth	r3, r3
 800ad70:	61bb      	str	r3, [r7, #24]
        break;
 800ad72:	e02a      	b.n	800adca <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	085a      	lsrs	r2, r3, #1
 800ad7a:	4b5f      	ldr	r3, [pc, #380]	; (800aef8 <UART_SetConfig+0x54c>)
 800ad7c:	4413      	add	r3, r2
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	6852      	ldr	r2, [r2, #4]
 800ad82:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	61bb      	str	r3, [r7, #24]
        break;
 800ad8a:	e01e      	b.n	800adca <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ad8c:	f7fd f83e 	bl	8007e0c <HAL_RCC_GetSysClockFreq>
 800ad90:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	005a      	lsls	r2, r3, #1
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	685b      	ldr	r3, [r3, #4]
 800ad9a:	085b      	lsrs	r3, r3, #1
 800ad9c:	441a      	add	r2, r3
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	685b      	ldr	r3, [r3, #4]
 800ada2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	61bb      	str	r3, [r7, #24]
        break;
 800adaa:	e00e      	b.n	800adca <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	085b      	lsrs	r3, r3, #1
 800adb2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	fbb2 f3f3 	udiv	r3, r2, r3
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	61bb      	str	r3, [r7, #24]
        break;
 800adc2:	e002      	b.n	800adca <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800adc4:	2301      	movs	r3, #1
 800adc6:	75fb      	strb	r3, [r7, #23]
        break;
 800adc8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800adca:	69bb      	ldr	r3, [r7, #24]
 800adcc:	2b0f      	cmp	r3, #15
 800adce:	d916      	bls.n	800adfe <UART_SetConfig+0x452>
 800add0:	69bb      	ldr	r3, [r7, #24]
 800add2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800add6:	d212      	bcs.n	800adfe <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800add8:	69bb      	ldr	r3, [r7, #24]
 800adda:	b29b      	uxth	r3, r3
 800addc:	f023 030f 	bic.w	r3, r3, #15
 800ade0:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ade2:	69bb      	ldr	r3, [r7, #24]
 800ade4:	085b      	lsrs	r3, r3, #1
 800ade6:	b29b      	uxth	r3, r3
 800ade8:	f003 0307 	and.w	r3, r3, #7
 800adec:	b29a      	uxth	r2, r3
 800adee:	897b      	ldrh	r3, [r7, #10]
 800adf0:	4313      	orrs	r3, r2
 800adf2:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	897a      	ldrh	r2, [r7, #10]
 800adfa:	60da      	str	r2, [r3, #12]
 800adfc:	e070      	b.n	800aee0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800adfe:	2301      	movs	r3, #1
 800ae00:	75fb      	strb	r3, [r7, #23]
 800ae02:	e06d      	b.n	800aee0 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800ae04:	7ffb      	ldrb	r3, [r7, #31]
 800ae06:	2b08      	cmp	r3, #8
 800ae08:	d859      	bhi.n	800aebe <UART_SetConfig+0x512>
 800ae0a:	a201      	add	r2, pc, #4	; (adr r2, 800ae10 <UART_SetConfig+0x464>)
 800ae0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae10:	0800ae35 	.word	0x0800ae35
 800ae14:	0800ae53 	.word	0x0800ae53
 800ae18:	0800ae71 	.word	0x0800ae71
 800ae1c:	0800aebf 	.word	0x0800aebf
 800ae20:	0800ae89 	.word	0x0800ae89
 800ae24:	0800aebf 	.word	0x0800aebf
 800ae28:	0800aebf 	.word	0x0800aebf
 800ae2c:	0800aebf 	.word	0x0800aebf
 800ae30:	0800aea7 	.word	0x0800aea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae34:	f7fd f8a8 	bl	8007f88 <HAL_RCC_GetPCLK1Freq>
 800ae38:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	685b      	ldr	r3, [r3, #4]
 800ae3e:	085a      	lsrs	r2, r3, #1
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	441a      	add	r2, r3
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	685b      	ldr	r3, [r3, #4]
 800ae48:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae4c:	b29b      	uxth	r3, r3
 800ae4e:	61bb      	str	r3, [r7, #24]
        break;
 800ae50:	e038      	b.n	800aec4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae52:	f7fd f8ad 	bl	8007fb0 <HAL_RCC_GetPCLK2Freq>
 800ae56:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	685b      	ldr	r3, [r3, #4]
 800ae5c:	085a      	lsrs	r2, r3, #1
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	441a      	add	r2, r3
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	685b      	ldr	r3, [r3, #4]
 800ae66:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae6a:	b29b      	uxth	r3, r3
 800ae6c:	61bb      	str	r3, [r7, #24]
        break;
 800ae6e:	e029      	b.n	800aec4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	085a      	lsrs	r2, r3, #1
 800ae76:	4b21      	ldr	r3, [pc, #132]	; (800aefc <UART_SetConfig+0x550>)
 800ae78:	4413      	add	r3, r2
 800ae7a:	687a      	ldr	r2, [r7, #4]
 800ae7c:	6852      	ldr	r2, [r2, #4]
 800ae7e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	61bb      	str	r3, [r7, #24]
        break;
 800ae86:	e01d      	b.n	800aec4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae88:	f7fc ffc0 	bl	8007e0c <HAL_RCC_GetSysClockFreq>
 800ae8c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	085a      	lsrs	r2, r3, #1
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	441a      	add	r2, r3
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	61bb      	str	r3, [r7, #24]
        break;
 800aea4:	e00e      	b.n	800aec4 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	085b      	lsrs	r3, r3, #1
 800aeac:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	61bb      	str	r3, [r7, #24]
        break;
 800aebc:	e002      	b.n	800aec4 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800aebe:	2301      	movs	r3, #1
 800aec0:	75fb      	strb	r3, [r7, #23]
        break;
 800aec2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aec4:	69bb      	ldr	r3, [r7, #24]
 800aec6:	2b0f      	cmp	r3, #15
 800aec8:	d908      	bls.n	800aedc <UART_SetConfig+0x530>
 800aeca:	69bb      	ldr	r3, [r7, #24]
 800aecc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aed0:	d204      	bcs.n	800aedc <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	69ba      	ldr	r2, [r7, #24]
 800aed8:	60da      	str	r2, [r3, #12]
 800aeda:	e001      	b.n	800aee0 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800aedc:	2301      	movs	r3, #1
 800aede:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	2200      	movs	r2, #0
 800aee4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	2200      	movs	r2, #0
 800aeea:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800aeec:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	3720      	adds	r7, #32
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
 800aef6:	bf00      	nop
 800aef8:	01e84800 	.word	0x01e84800
 800aefc:	00f42400 	.word	0x00f42400

0800af00 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800af00:	b480      	push	{r7}
 800af02:	b083      	sub	sp, #12
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af0c:	f003 0301 	and.w	r3, r3, #1
 800af10:	2b00      	cmp	r3, #0
 800af12:	d00a      	beq.n	800af2a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	430a      	orrs	r2, r1
 800af28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af2e:	f003 0302 	and.w	r3, r3, #2
 800af32:	2b00      	cmp	r3, #0
 800af34:	d00a      	beq.n	800af4c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	685b      	ldr	r3, [r3, #4]
 800af3c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	430a      	orrs	r2, r1
 800af4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af50:	f003 0304 	and.w	r3, r3, #4
 800af54:	2b00      	cmp	r3, #0
 800af56:	d00a      	beq.n	800af6e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	685b      	ldr	r3, [r3, #4]
 800af5e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	430a      	orrs	r2, r1
 800af6c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af72:	f003 0308 	and.w	r3, r3, #8
 800af76:	2b00      	cmp	r3, #0
 800af78:	d00a      	beq.n	800af90 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	430a      	orrs	r2, r1
 800af8e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af94:	f003 0310 	and.w	r3, r3, #16
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d00a      	beq.n	800afb2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	689b      	ldr	r3, [r3, #8]
 800afa2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	430a      	orrs	r2, r1
 800afb0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afb6:	f003 0320 	and.w	r3, r3, #32
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d00a      	beq.n	800afd4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	689b      	ldr	r3, [r3, #8]
 800afc4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	430a      	orrs	r2, r1
 800afd2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d01a      	beq.n	800b016 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	685b      	ldr	r3, [r3, #4]
 800afe6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	430a      	orrs	r2, r1
 800aff4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800affa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800affe:	d10a      	bne.n	800b016 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	430a      	orrs	r2, r1
 800b014:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b01a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d00a      	beq.n	800b038 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	430a      	orrs	r2, r1
 800b036:	605a      	str	r2, [r3, #4]
  }
}
 800b038:	bf00      	nop
 800b03a:	370c      	adds	r7, #12
 800b03c:	46bd      	mov	sp, r7
 800b03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b042:	4770      	bx	lr

0800b044 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b086      	sub	sp, #24
 800b048:	af02      	add	r7, sp, #8
 800b04a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b052:	f7f9 fcbb 	bl	80049cc <HAL_GetTick>
 800b056:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	f003 0308 	and.w	r3, r3, #8
 800b062:	2b08      	cmp	r3, #8
 800b064:	d10e      	bne.n	800b084 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b066:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b06a:	9300      	str	r3, [sp, #0]
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2200      	movs	r2, #0
 800b070:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f000 f814 	bl	800b0a2 <UART_WaitOnFlagUntilTimeout>
 800b07a:	4603      	mov	r3, r0
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d001      	beq.n	800b084 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b080:	2303      	movs	r3, #3
 800b082:	e00a      	b.n	800b09a <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2220      	movs	r2, #32
 800b088:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	2220      	movs	r2, #32
 800b08e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2200      	movs	r2, #0
 800b094:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800b098:	2300      	movs	r3, #0
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3710      	adds	r7, #16
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}

0800b0a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b084      	sub	sp, #16
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	60f8      	str	r0, [r7, #12]
 800b0aa:	60b9      	str	r1, [r7, #8]
 800b0ac:	603b      	str	r3, [r7, #0]
 800b0ae:	4613      	mov	r3, r2
 800b0b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b0b2:	e05d      	b.n	800b170 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b0b4:	69bb      	ldr	r3, [r7, #24]
 800b0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ba:	d059      	beq.n	800b170 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b0bc:	f7f9 fc86 	bl	80049cc <HAL_GetTick>
 800b0c0:	4602      	mov	r2, r0
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	1ad3      	subs	r3, r2, r3
 800b0c6:	69ba      	ldr	r2, [r7, #24]
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d302      	bcc.n	800b0d2 <UART_WaitOnFlagUntilTimeout+0x30>
 800b0cc:	69bb      	ldr	r3, [r7, #24]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d11b      	bne.n	800b10a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b0e0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	689a      	ldr	r2, [r3, #8]
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	f022 0201 	bic.w	r2, r2, #1
 800b0f0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	2220      	movs	r2, #32
 800b0f6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	2220      	movs	r2, #32
 800b0fc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2200      	movs	r2, #0
 800b102:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800b106:	2303      	movs	r3, #3
 800b108:	e042      	b.n	800b190 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	f003 0304 	and.w	r3, r3, #4
 800b114:	2b00      	cmp	r3, #0
 800b116:	d02b      	beq.n	800b170 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	69db      	ldr	r3, [r3, #28]
 800b11e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b122:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b126:	d123      	bne.n	800b170 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b130:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	681a      	ldr	r2, [r3, #0]
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b140:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	689a      	ldr	r2, [r3, #8]
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f022 0201 	bic.w	r2, r2, #1
 800b150:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2220      	movs	r2, #32
 800b156:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	2220      	movs	r2, #32
 800b15c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	2220      	movs	r2, #32
 800b162:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	2200      	movs	r2, #0
 800b168:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800b16c:	2303      	movs	r3, #3
 800b16e:	e00f      	b.n	800b190 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	69da      	ldr	r2, [r3, #28]
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	4013      	ands	r3, r2
 800b17a:	68ba      	ldr	r2, [r7, #8]
 800b17c:	429a      	cmp	r2, r3
 800b17e:	bf0c      	ite	eq
 800b180:	2301      	moveq	r3, #1
 800b182:	2300      	movne	r3, #0
 800b184:	b2db      	uxtb	r3, r3
 800b186:	461a      	mov	r2, r3
 800b188:	79fb      	ldrb	r3, [r7, #7]
 800b18a:	429a      	cmp	r2, r3
 800b18c:	d092      	beq.n	800b0b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b18e:	2300      	movs	r3, #0
}
 800b190:	4618      	mov	r0, r3
 800b192:	3710      	adds	r7, #16
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}

0800b198 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b198:	b480      	push	{r7}
 800b19a:	b083      	sub	sp, #12
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	681a      	ldr	r2, [r3, #0]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b1ae:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	689a      	ldr	r2, [r3, #8]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f022 0201 	bic.w	r2, r2, #1
 800b1be:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2220      	movs	r2, #32
 800b1c4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	661a      	str	r2, [r3, #96]	; 0x60
}
 800b1cc:	bf00      	nop
 800b1ce:	370c      	adds	r7, #12
 800b1d0:	46bd      	mov	sp, r7
 800b1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d6:	4770      	bx	lr

0800b1d8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b084      	sub	sp, #16
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1e4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b1f6:	68f8      	ldr	r0, [r7, #12]
 800b1f8:	f7ff fbce 	bl	800a998 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b1fc:	bf00      	nop
 800b1fe:	3710      	adds	r7, #16
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b082      	sub	sp, #8
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	681a      	ldr	r2, [r3, #0]
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b21a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2220      	movs	r2, #32
 800b220:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2200      	movs	r2, #0
 800b226:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b228:	6878      	ldr	r0, [r7, #4]
 800b22a:	f7ff fbab 	bl	800a984 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b22e:	bf00      	nop
 800b230:	3708      	adds	r7, #8
 800b232:	46bd      	mov	sp, r7
 800b234:	bd80      	pop	{r7, pc}

0800b236 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800b236:	b580      	push	{r7, lr}
 800b238:	b084      	sub	sp, #16
 800b23a:	af00      	add	r7, sp, #0
 800b23c:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b244:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b24a:	2b22      	cmp	r3, #34	; 0x22
 800b24c:	d13a      	bne.n	800b2c4 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b254:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800b256:	89bb      	ldrh	r3, [r7, #12]
 800b258:	b2d9      	uxtb	r1, r3
 800b25a:	89fb      	ldrh	r3, [r7, #14]
 800b25c:	b2da      	uxtb	r2, r3
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b262:	400a      	ands	r2, r1
 800b264:	b2d2      	uxtb	r2, r2
 800b266:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b26c:	1c5a      	adds	r2, r3, #1
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b278:	b29b      	uxth	r3, r3
 800b27a:	3b01      	subs	r3, #1
 800b27c:	b29a      	uxth	r2, r3
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d121      	bne.n	800b2d4 <UART_RxISR_8BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	681a      	ldr	r2, [r3, #0]
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b29e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	689a      	ldr	r2, [r3, #8]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f022 0201 	bic.w	r2, r2, #1
 800b2ae:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2220      	movs	r2, #32
 800b2b4:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f7f6 fe8d 	bl	8001fdc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b2c2:	e007      	b.n	800b2d4 <UART_RxISR_8BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	699a      	ldr	r2, [r3, #24]
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f042 0208 	orr.w	r2, r2, #8
 800b2d2:	619a      	str	r2, [r3, #24]
}
 800b2d4:	bf00      	nop
 800b2d6:	3710      	adds	r7, #16
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b084      	sub	sp, #16
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800b2ea:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b2f0:	2b22      	cmp	r3, #34	; 0x22
 800b2f2:	d13a      	bne.n	800b36a <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2fa:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b300:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800b302:	89ba      	ldrh	r2, [r7, #12]
 800b304:	89fb      	ldrh	r3, [r7, #14]
 800b306:	4013      	ands	r3, r2
 800b308:	b29a      	uxth	r2, r3
 800b30a:	68bb      	ldr	r3, [r7, #8]
 800b30c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b312:	1c9a      	adds	r2, r3, #2
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b31e:	b29b      	uxth	r3, r3
 800b320:	3b01      	subs	r3, #1
 800b322:	b29a      	uxth	r2, r3
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800b330:	b29b      	uxth	r3, r3
 800b332:	2b00      	cmp	r3, #0
 800b334:	d121      	bne.n	800b37a <UART_RxISR_16BIT+0x9e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	681a      	ldr	r2, [r3, #0]
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b344:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	689a      	ldr	r2, [r3, #8]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	f022 0201 	bic.w	r2, r2, #1
 800b354:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	2220      	movs	r2, #32
 800b35a:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800b362:	6878      	ldr	r0, [r7, #4]
 800b364:	f7f6 fe3a 	bl	8001fdc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800b368:	e007      	b.n	800b37a <UART_RxISR_16BIT+0x9e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	699a      	ldr	r2, [r3, #24]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f042 0208 	orr.w	r2, r2, #8
 800b378:	619a      	str	r2, [r3, #24]
}
 800b37a:	bf00      	nop
 800b37c:	3710      	adds	r7, #16
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
	...

0800b384 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b384:	b480      	push	{r7}
 800b386:	b085      	sub	sp, #20
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
 800b38c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800b38e:	2300      	movs	r3, #0
 800b390:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800b392:	2300      	movs	r3, #0
 800b394:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2b01      	cmp	r3, #1
 800b39c:	d027      	beq.n	800b3ee <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b3a4:	68fa      	ldr	r2, [r7, #12]
 800b3a6:	4b2f      	ldr	r3, [pc, #188]	; (800b464 <FMC_SDRAM_Init+0xe0>)
 800b3a8:	4013      	ands	r3, r2
 800b3aa:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b3b4:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 800b3ba:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 800b3c0:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 800b3c2:	683b      	ldr	r3, [r7, #0]
 800b3c4:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 800b3c6:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 800b3cc:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 800b3ce:	683b      	ldr	r3, [r7, #0]
 800b3d0:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 800b3d2:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 800b3d4:	683b      	ldr	r3, [r7, #0]
 800b3d6:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 800b3d8:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800b3de:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b3e0:	68fa      	ldr	r2, [r7, #12]
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	68fa      	ldr	r2, [r7, #12]
 800b3ea:	601a      	str	r2, [r3, #0]
 800b3ec:	e032      	b.n	800b454 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b3fa:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b404:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800b40a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800b40c:	68fa      	ldr	r2, [r7, #12]
 800b40e:	4313      	orrs	r3, r2
 800b410:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	685b      	ldr	r3, [r3, #4]
 800b416:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800b418:	68ba      	ldr	r2, [r7, #8]
 800b41a:	4b12      	ldr	r3, [pc, #72]	; (800b464 <FMC_SDRAM_Init+0xe0>)
 800b41c:	4013      	ands	r3, r2
 800b41e:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 800b424:	683b      	ldr	r3, [r7, #0]
 800b426:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b428:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 800b42e:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 800b434:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800b43a:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 800b43c:	683b      	ldr	r3, [r7, #0]
 800b43e:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 800b440:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800b442:	68ba      	ldr	r2, [r7, #8]
 800b444:	4313      	orrs	r3, r2
 800b446:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	68fa      	ldr	r2, [r7, #12]
 800b44c:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	68ba      	ldr	r2, [r7, #8]
 800b452:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 800b454:	2300      	movs	r3, #0
}
 800b456:	4618      	mov	r0, r3
 800b458:	3714      	adds	r7, #20
 800b45a:	46bd      	mov	sp, r7
 800b45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b460:	4770      	bx	lr
 800b462:	bf00      	nop
 800b464:	ffff8000 	.word	0xffff8000

0800b468 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b468:	b480      	push	{r7}
 800b46a:	b087      	sub	sp, #28
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	60f8      	str	r0, [r7, #12]
 800b470:	60b9      	str	r1, [r7, #8]
 800b472:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 800b474:	2300      	movs	r3, #0
 800b476:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 800b478:	2300      	movs	r3, #0
 800b47a:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2b01      	cmp	r3, #1
 800b480:	d02e      	beq.n	800b4e0 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	689b      	ldr	r3, [r3, #8]
 800b486:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b48e:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b490:	68bb      	ldr	r3, [r7, #8]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800b496:	68bb      	ldr	r3, [r7, #8]
 800b498:	685b      	ldr	r3, [r3, #4]
 800b49a:	3b01      	subs	r3, #1
 800b49c:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b49e:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	689b      	ldr	r3, [r3, #8]
 800b4a4:	3b01      	subs	r3, #1
 800b4a6:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 800b4a8:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	68db      	ldr	r3, [r3, #12]
 800b4ae:	3b01      	subs	r3, #1
 800b4b0:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800b4b2:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	691b      	ldr	r3, [r3, #16]
 800b4b8:	3b01      	subs	r3, #1
 800b4ba:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 800b4bc:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	695b      	ldr	r3, [r3, #20]
 800b4c2:	3b01      	subs	r3, #1
 800b4c4:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800b4c6:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 800b4c8:	68bb      	ldr	r3, [r7, #8]
 800b4ca:	699b      	ldr	r3, [r3, #24]
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b4d0:	4313      	orrs	r3, r2
 800b4d2:	697a      	ldr	r2, [r7, #20]
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	697a      	ldr	r2, [r7, #20]
 800b4dc:	609a      	str	r2, [r3, #8]
 800b4de:	e039      	b.n	800b554 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800b4e6:	697a      	ldr	r2, [r7, #20]
 800b4e8:	4b1e      	ldr	r3, [pc, #120]	; (800b564 <FMC_SDRAM_Timing_Init+0xfc>)
 800b4ea:	4013      	ands	r3, r2
 800b4ec:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	68db      	ldr	r3, [r3, #12]
 800b4f2:	3b01      	subs	r3, #1
 800b4f4:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	695b      	ldr	r3, [r3, #20]
 800b4fa:	3b01      	subs	r3, #1
 800b4fc:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800b4fe:	4313      	orrs	r3, r2
 800b500:	697a      	ldr	r2, [r7, #20]
 800b502:	4313      	orrs	r3, r2
 800b504:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	68db      	ldr	r3, [r3, #12]
 800b50a:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800b512:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b514:	68bb      	ldr	r3, [r7, #8]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	685b      	ldr	r3, [r3, #4]
 800b51e:	3b01      	subs	r3, #1
 800b520:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b522:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800b524:	68bb      	ldr	r3, [r7, #8]
 800b526:	689b      	ldr	r3, [r3, #8]
 800b528:	3b01      	subs	r3, #1
 800b52a:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800b52c:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 800b52e:	68bb      	ldr	r3, [r7, #8]
 800b530:	691b      	ldr	r3, [r3, #16]
 800b532:	3b01      	subs	r3, #1
 800b534:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800b536:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 800b538:	68bb      	ldr	r3, [r7, #8]
 800b53a:	699b      	ldr	r3, [r3, #24]
 800b53c:	3b01      	subs	r3, #1
 800b53e:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800b540:	4313      	orrs	r3, r2
 800b542:	693a      	ldr	r2, [r7, #16]
 800b544:	4313      	orrs	r3, r2
 800b546:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	697a      	ldr	r2, [r7, #20]
 800b54c:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	693a      	ldr	r2, [r7, #16]
 800b552:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 800b554:	2300      	movs	r3, #0
}
 800b556:	4618      	mov	r0, r3
 800b558:	371c      	adds	r7, #28
 800b55a:	46bd      	mov	sp, r7
 800b55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b560:	4770      	bx	lr
 800b562:	bf00      	nop
 800b564:	ff0f0fff 	.word	0xff0f0fff

0800b568 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b568:	b480      	push	{r7}
 800b56a:	b087      	sub	sp, #28
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	60f8      	str	r0, [r7, #12]
 800b570:	60b9      	str	r1, [r7, #8]
 800b572:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 800b574:	2300      	movs	r3, #0
 800b576:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b580:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	689b      	ldr	r3, [r3, #8]
 800b586:	3b01      	subs	r3, #1
 800b588:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 800b58a:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	68db      	ldr	r3, [r3, #12]
 800b590:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 800b592:	4313      	orrs	r3, r2
 800b594:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 800b596:	697a      	ldr	r2, [r7, #20]
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 800b59c:	2300      	movs	r3, #0
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	371c      	adds	r7, #28
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a8:	4770      	bx	lr

0800b5aa <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b5aa:	b480      	push	{r7}
 800b5ac:	b083      	sub	sp, #12
 800b5ae:	af00      	add	r7, sp, #0
 800b5b0:	6078      	str	r0, [r7, #4]
 800b5b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	695a      	ldr	r2, [r3, #20]
 800b5b8:	683b      	ldr	r3, [r7, #0]
 800b5ba:	005b      	lsls	r3, r3, #1
 800b5bc:	431a      	orrs	r2, r3
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 800b5c2:	2300      	movs	r3, #0
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	370c      	adds	r7, #12
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b5d0:	b480      	push	{r7}
 800b5d2:	b085      	sub	sp, #20
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b5da:	2300      	movs	r3, #0
 800b5dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b5de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b5e2:	2b84      	cmp	r3, #132	; 0x84
 800b5e4:	d005      	beq.n	800b5f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b5e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	3303      	adds	r3, #3
 800b5f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b5f2:	68fb      	ldr	r3, [r7, #12]
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3714      	adds	r7, #20
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5fe:	4770      	bx	lr

0800b600 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b600:	b580      	push	{r7, lr}
 800b602:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b604:	f001 f9fc 	bl	800ca00 <vTaskStartScheduler>
  
  return osOK;
 800b608:	2300      	movs	r3, #0
}
 800b60a:	4618      	mov	r0, r3
 800b60c:	bd80      	pop	{r7, pc}

0800b60e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b60e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b610:	b089      	sub	sp, #36	; 0x24
 800b612:	af04      	add	r7, sp, #16
 800b614:	6078      	str	r0, [r7, #4]
 800b616:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	695b      	ldr	r3, [r3, #20]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d020      	beq.n	800b662 <osThreadCreate+0x54>
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	699b      	ldr	r3, [r3, #24]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d01c      	beq.n	800b662 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	685c      	ldr	r4, [r3, #4]
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681d      	ldr	r5, [r3, #0]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	691e      	ldr	r6, [r3, #16]
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b63a:	4618      	mov	r0, r3
 800b63c:	f7ff ffc8 	bl	800b5d0 <makeFreeRtosPriority>
 800b640:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	695b      	ldr	r3, [r3, #20]
 800b646:	687a      	ldr	r2, [r7, #4]
 800b648:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b64a:	9202      	str	r2, [sp, #8]
 800b64c:	9301      	str	r3, [sp, #4]
 800b64e:	9100      	str	r1, [sp, #0]
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	4632      	mov	r2, r6
 800b654:	4629      	mov	r1, r5
 800b656:	4620      	mov	r0, r4
 800b658:	f000 ff7a 	bl	800c550 <xTaskCreateStatic>
 800b65c:	4603      	mov	r3, r0
 800b65e:	60fb      	str	r3, [r7, #12]
 800b660:	e01c      	b.n	800b69c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	685c      	ldr	r4, [r3, #4]
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b66e:	b29e      	uxth	r6, r3
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b676:	4618      	mov	r0, r3
 800b678:	f7ff ffaa 	bl	800b5d0 <makeFreeRtosPriority>
 800b67c:	4602      	mov	r2, r0
 800b67e:	f107 030c 	add.w	r3, r7, #12
 800b682:	9301      	str	r3, [sp, #4]
 800b684:	9200      	str	r2, [sp, #0]
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	4632      	mov	r2, r6
 800b68a:	4629      	mov	r1, r5
 800b68c:	4620      	mov	r0, r4
 800b68e:	f000 ffbf 	bl	800c610 <xTaskCreate>
 800b692:	4603      	mov	r3, r0
 800b694:	2b01      	cmp	r3, #1
 800b696:	d001      	beq.n	800b69c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b698:	2300      	movs	r3, #0
 800b69a:	e000      	b.n	800b69e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b69c:	68fb      	ldr	r3, [r7, #12]
}
 800b69e:	4618      	mov	r0, r3
 800b6a0:	3714      	adds	r7, #20
 800b6a2:	46bd      	mov	sp, r7
 800b6a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b6a6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b6a6:	b580      	push	{r7, lr}
 800b6a8:	b084      	sub	sp, #16
 800b6aa:	af00      	add	r7, sp, #0
 800b6ac:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d001      	beq.n	800b6bc <osDelay+0x16>
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	e000      	b.n	800b6be <osDelay+0x18>
 800b6bc:	2301      	movs	r3, #1
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f001 f968 	bl	800c994 <vTaskDelay>
  
  return osOK;
 800b6c4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3710      	adds	r7, #16
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	bd80      	pop	{r7, pc}

0800b6ce <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b6ce:	b580      	push	{r7, lr}
 800b6d0:	b082      	sub	sp, #8
 800b6d2:	af00      	add	r7, sp, #0
 800b6d4:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	685b      	ldr	r3, [r3, #4]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d007      	beq.n	800b6ee <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	685b      	ldr	r3, [r3, #4]
 800b6e2:	4619      	mov	r1, r3
 800b6e4:	2001      	movs	r0, #1
 800b6e6:	f000 fa60 	bl	800bbaa <xQueueCreateMutexStatic>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	e003      	b.n	800b6f6 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b6ee:	2001      	movs	r0, #1
 800b6f0:	f000 fa43 	bl	800bb7a <xQueueCreateMutex>
 800b6f4:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	3708      	adds	r7, #8
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bd80      	pop	{r7, pc}

0800b6fe <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b6fe:	b590      	push	{r4, r7, lr}
 800b700:	b085      	sub	sp, #20
 800b702:	af02      	add	r7, sp, #8
 800b704:	6078      	str	r0, [r7, #4]
 800b706:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	689b      	ldr	r3, [r3, #8]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d012      	beq.n	800b736 <osMessageCreate+0x38>
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	68db      	ldr	r3, [r3, #12]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d00e      	beq.n	800b736 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6818      	ldr	r0, [r3, #0]
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6859      	ldr	r1, [r3, #4]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	689a      	ldr	r2, [r3, #8]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	68dc      	ldr	r4, [r3, #12]
 800b728:	2300      	movs	r3, #0
 800b72a:	9300      	str	r3, [sp, #0]
 800b72c:	4623      	mov	r3, r4
 800b72e:	f000 f92d 	bl	800b98c <xQueueGenericCreateStatic>
 800b732:	4603      	mov	r3, r0
 800b734:	e008      	b.n	800b748 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6818      	ldr	r0, [r3, #0]
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	685b      	ldr	r3, [r3, #4]
 800b73e:	2200      	movs	r2, #0
 800b740:	4619      	mov	r1, r3
 800b742:	f000 f9a0 	bl	800ba86 <xQueueGenericCreate>
 800b746:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b748:	4618      	mov	r0, r3
 800b74a:	370c      	adds	r7, #12
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd90      	pop	{r4, r7, pc}

0800b750 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b750:	b480      	push	{r7}
 800b752:	b083      	sub	sp, #12
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	f103 0208 	add.w	r2, r3, #8
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	f04f 32ff 	mov.w	r2, #4294967295
 800b768:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	f103 0208 	add.w	r2, r3, #8
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	f103 0208 	add.w	r2, r3, #8
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2200      	movs	r2, #0
 800b782:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b784:	bf00      	nop
 800b786:	370c      	adds	r7, #12
 800b788:	46bd      	mov	sp, r7
 800b78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78e:	4770      	bx	lr

0800b790 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b790:	b480      	push	{r7}
 800b792:	b083      	sub	sp, #12
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2200      	movs	r2, #0
 800b79c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b79e:	bf00      	nop
 800b7a0:	370c      	adds	r7, #12
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a8:	4770      	bx	lr

0800b7aa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b7aa:	b480      	push	{r7}
 800b7ac:	b085      	sub	sp, #20
 800b7ae:	af00      	add	r7, sp, #0
 800b7b0:	6078      	str	r0, [r7, #4]
 800b7b2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	685b      	ldr	r3, [r3, #4]
 800b7b8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	68fa      	ldr	r2, [r7, #12]
 800b7be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	689a      	ldr	r2, [r3, #8]
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	689b      	ldr	r3, [r3, #8]
 800b7cc:	683a      	ldr	r2, [r7, #0]
 800b7ce:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	683a      	ldr	r2, [r7, #0]
 800b7d4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	687a      	ldr	r2, [r7, #4]
 800b7da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	1c5a      	adds	r2, r3, #1
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	601a      	str	r2, [r3, #0]
}
 800b7e6:	bf00      	nop
 800b7e8:	3714      	adds	r7, #20
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr

0800b7f2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b7f2:	b480      	push	{r7}
 800b7f4:	b085      	sub	sp, #20
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	6078      	str	r0, [r7, #4]
 800b7fa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b7fc:	683b      	ldr	r3, [r7, #0]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b808:	d103      	bne.n	800b812 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	691b      	ldr	r3, [r3, #16]
 800b80e:	60fb      	str	r3, [r7, #12]
 800b810:	e00c      	b.n	800b82c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	3308      	adds	r3, #8
 800b816:	60fb      	str	r3, [r7, #12]
 800b818:	e002      	b.n	800b820 <vListInsert+0x2e>
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	685b      	ldr	r3, [r3, #4]
 800b81e:	60fb      	str	r3, [r7, #12]
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	685b      	ldr	r3, [r3, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	68ba      	ldr	r2, [r7, #8]
 800b828:	429a      	cmp	r2, r3
 800b82a:	d2f6      	bcs.n	800b81a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	685a      	ldr	r2, [r3, #4]
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b834:	683b      	ldr	r3, [r7, #0]
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	683a      	ldr	r2, [r7, #0]
 800b83a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	68fa      	ldr	r2, [r7, #12]
 800b840:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	683a      	ldr	r2, [r7, #0]
 800b846:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	687a      	ldr	r2, [r7, #4]
 800b84c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	1c5a      	adds	r2, r3, #1
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	601a      	str	r2, [r3, #0]
}
 800b858:	bf00      	nop
 800b85a:	3714      	adds	r7, #20
 800b85c:	46bd      	mov	sp, r7
 800b85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b862:	4770      	bx	lr

0800b864 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b864:	b480      	push	{r7}
 800b866:	b085      	sub	sp, #20
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	691b      	ldr	r3, [r3, #16]
 800b870:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	685b      	ldr	r3, [r3, #4]
 800b876:	687a      	ldr	r2, [r7, #4]
 800b878:	6892      	ldr	r2, [r2, #8]
 800b87a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	689b      	ldr	r3, [r3, #8]
 800b880:	687a      	ldr	r2, [r7, #4]
 800b882:	6852      	ldr	r2, [r2, #4]
 800b884:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	685b      	ldr	r3, [r3, #4]
 800b88a:	687a      	ldr	r2, [r7, #4]
 800b88c:	429a      	cmp	r2, r3
 800b88e:	d103      	bne.n	800b898 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	689a      	ldr	r2, [r3, #8]
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	2200      	movs	r2, #0
 800b89c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	1e5a      	subs	r2, r3, #1
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681b      	ldr	r3, [r3, #0]
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3714      	adds	r7, #20
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b6:	4770      	bx	lr

0800b8b8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b084      	sub	sp, #16
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
 800b8c0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d10b      	bne.n	800b8e4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b8cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8d0:	b672      	cpsid	i
 800b8d2:	f383 8811 	msr	BASEPRI, r3
 800b8d6:	f3bf 8f6f 	isb	sy
 800b8da:	f3bf 8f4f 	dsb	sy
 800b8de:	b662      	cpsie	i
 800b8e0:	60bb      	str	r3, [r7, #8]
 800b8e2:	e7fe      	b.n	800b8e2 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 800b8e4:	f002 f810 	bl	800d908 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	681a      	ldr	r2, [r3, #0]
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8f0:	68f9      	ldr	r1, [r7, #12]
 800b8f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b8f4:	fb01 f303 	mul.w	r3, r1, r3
 800b8f8:	441a      	add	r2, r3
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	2200      	movs	r2, #0
 800b902:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	681a      	ldr	r2, [r3, #0]
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	681a      	ldr	r2, [r3, #0]
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b914:	3b01      	subs	r3, #1
 800b916:	68f9      	ldr	r1, [r7, #12]
 800b918:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b91a:	fb01 f303 	mul.w	r3, r1, r3
 800b91e:	441a      	add	r2, r3
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	22ff      	movs	r2, #255	; 0xff
 800b928:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	22ff      	movs	r2, #255	; 0xff
 800b930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	2b00      	cmp	r3, #0
 800b938:	d114      	bne.n	800b964 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	691b      	ldr	r3, [r3, #16]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d01a      	beq.n	800b978 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	3310      	adds	r3, #16
 800b946:	4618      	mov	r0, r3
 800b948:	f001 fada 	bl	800cf00 <xTaskRemoveFromEventList>
 800b94c:	4603      	mov	r3, r0
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d012      	beq.n	800b978 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b952:	4b0d      	ldr	r3, [pc, #52]	; (800b988 <xQueueGenericReset+0xd0>)
 800b954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b958:	601a      	str	r2, [r3, #0]
 800b95a:	f3bf 8f4f 	dsb	sy
 800b95e:	f3bf 8f6f 	isb	sy
 800b962:	e009      	b.n	800b978 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	3310      	adds	r3, #16
 800b968:	4618      	mov	r0, r3
 800b96a:	f7ff fef1 	bl	800b750 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	3324      	adds	r3, #36	; 0x24
 800b972:	4618      	mov	r0, r3
 800b974:	f7ff feec 	bl	800b750 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b978:	f001 fff8 	bl	800d96c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b97c:	2301      	movs	r3, #1
}
 800b97e:	4618      	mov	r0, r3
 800b980:	3710      	adds	r7, #16
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}
 800b986:	bf00      	nop
 800b988:	e000ed04 	.word	0xe000ed04

0800b98c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b08e      	sub	sp, #56	; 0x38
 800b990:	af02      	add	r7, sp, #8
 800b992:	60f8      	str	r0, [r7, #12]
 800b994:	60b9      	str	r1, [r7, #8]
 800b996:	607a      	str	r2, [r7, #4]
 800b998:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d10b      	bne.n	800b9b8 <xQueueGenericCreateStatic+0x2c>
 800b9a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9a4:	b672      	cpsid	i
 800b9a6:	f383 8811 	msr	BASEPRI, r3
 800b9aa:	f3bf 8f6f 	isb	sy
 800b9ae:	f3bf 8f4f 	dsb	sy
 800b9b2:	b662      	cpsie	i
 800b9b4:	62bb      	str	r3, [r7, #40]	; 0x28
 800b9b6:	e7fe      	b.n	800b9b6 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d10b      	bne.n	800b9d6 <xQueueGenericCreateStatic+0x4a>
 800b9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9c2:	b672      	cpsid	i
 800b9c4:	f383 8811 	msr	BASEPRI, r3
 800b9c8:	f3bf 8f6f 	isb	sy
 800b9cc:	f3bf 8f4f 	dsb	sy
 800b9d0:	b662      	cpsie	i
 800b9d2:	627b      	str	r3, [r7, #36]	; 0x24
 800b9d4:	e7fe      	b.n	800b9d4 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d002      	beq.n	800b9e2 <xQueueGenericCreateStatic+0x56>
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d001      	beq.n	800b9e6 <xQueueGenericCreateStatic+0x5a>
 800b9e2:	2301      	movs	r3, #1
 800b9e4:	e000      	b.n	800b9e8 <xQueueGenericCreateStatic+0x5c>
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d10b      	bne.n	800ba04 <xQueueGenericCreateStatic+0x78>
 800b9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9f0:	b672      	cpsid	i
 800b9f2:	f383 8811 	msr	BASEPRI, r3
 800b9f6:	f3bf 8f6f 	isb	sy
 800b9fa:	f3bf 8f4f 	dsb	sy
 800b9fe:	b662      	cpsie	i
 800ba00:	623b      	str	r3, [r7, #32]
 800ba02:	e7fe      	b.n	800ba02 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d102      	bne.n	800ba10 <xQueueGenericCreateStatic+0x84>
 800ba0a:	68bb      	ldr	r3, [r7, #8]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	d101      	bne.n	800ba14 <xQueueGenericCreateStatic+0x88>
 800ba10:	2301      	movs	r3, #1
 800ba12:	e000      	b.n	800ba16 <xQueueGenericCreateStatic+0x8a>
 800ba14:	2300      	movs	r3, #0
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d10b      	bne.n	800ba32 <xQueueGenericCreateStatic+0xa6>
 800ba1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba1e:	b672      	cpsid	i
 800ba20:	f383 8811 	msr	BASEPRI, r3
 800ba24:	f3bf 8f6f 	isb	sy
 800ba28:	f3bf 8f4f 	dsb	sy
 800ba2c:	b662      	cpsie	i
 800ba2e:	61fb      	str	r3, [r7, #28]
 800ba30:	e7fe      	b.n	800ba30 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ba32:	2348      	movs	r3, #72	; 0x48
 800ba34:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	2b48      	cmp	r3, #72	; 0x48
 800ba3a:	d00b      	beq.n	800ba54 <xQueueGenericCreateStatic+0xc8>
 800ba3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba40:	b672      	cpsid	i
 800ba42:	f383 8811 	msr	BASEPRI, r3
 800ba46:	f3bf 8f6f 	isb	sy
 800ba4a:	f3bf 8f4f 	dsb	sy
 800ba4e:	b662      	cpsie	i
 800ba50:	61bb      	str	r3, [r7, #24]
 800ba52:	e7fe      	b.n	800ba52 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ba54:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ba5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00d      	beq.n	800ba7c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ba60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba62:	2201      	movs	r2, #1
 800ba64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ba68:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ba6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba6e:	9300      	str	r3, [sp, #0]
 800ba70:	4613      	mov	r3, r2
 800ba72:	687a      	ldr	r2, [r7, #4]
 800ba74:	68b9      	ldr	r1, [r7, #8]
 800ba76:	68f8      	ldr	r0, [r7, #12]
 800ba78:	f000 f846 	bl	800bb08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ba7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ba7e:	4618      	mov	r0, r3
 800ba80:	3730      	adds	r7, #48	; 0x30
 800ba82:	46bd      	mov	sp, r7
 800ba84:	bd80      	pop	{r7, pc}

0800ba86 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b08a      	sub	sp, #40	; 0x28
 800ba8a:	af02      	add	r7, sp, #8
 800ba8c:	60f8      	str	r0, [r7, #12]
 800ba8e:	60b9      	str	r1, [r7, #8]
 800ba90:	4613      	mov	r3, r2
 800ba92:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d10b      	bne.n	800bab2 <xQueueGenericCreate+0x2c>
 800ba9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba9e:	b672      	cpsid	i
 800baa0:	f383 8811 	msr	BASEPRI, r3
 800baa4:	f3bf 8f6f 	isb	sy
 800baa8:	f3bf 8f4f 	dsb	sy
 800baac:	b662      	cpsie	i
 800baae:	613b      	str	r3, [r7, #16]
 800bab0:	e7fe      	b.n	800bab0 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d102      	bne.n	800babe <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800bab8:	2300      	movs	r3, #0
 800baba:	61fb      	str	r3, [r7, #28]
 800babc:	e004      	b.n	800bac8 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	68ba      	ldr	r2, [r7, #8]
 800bac2:	fb02 f303 	mul.w	r3, r2, r3
 800bac6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bac8:	69fb      	ldr	r3, [r7, #28]
 800baca:	3348      	adds	r3, #72	; 0x48
 800bacc:	4618      	mov	r0, r3
 800bace:	f002 f83d 	bl	800db4c <pvPortMalloc>
 800bad2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bad4:	69bb      	ldr	r3, [r7, #24]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d011      	beq.n	800bafe <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bada:	69bb      	ldr	r3, [r7, #24]
 800badc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	3348      	adds	r3, #72	; 0x48
 800bae2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bae4:	69bb      	ldr	r3, [r7, #24]
 800bae6:	2200      	movs	r2, #0
 800bae8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800baec:	79fa      	ldrb	r2, [r7, #7]
 800baee:	69bb      	ldr	r3, [r7, #24]
 800baf0:	9300      	str	r3, [sp, #0]
 800baf2:	4613      	mov	r3, r2
 800baf4:	697a      	ldr	r2, [r7, #20]
 800baf6:	68b9      	ldr	r1, [r7, #8]
 800baf8:	68f8      	ldr	r0, [r7, #12]
 800bafa:	f000 f805 	bl	800bb08 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bafe:	69bb      	ldr	r3, [r7, #24]
	}
 800bb00:	4618      	mov	r0, r3
 800bb02:	3720      	adds	r7, #32
 800bb04:	46bd      	mov	sp, r7
 800bb06:	bd80      	pop	{r7, pc}

0800bb08 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	60f8      	str	r0, [r7, #12]
 800bb10:	60b9      	str	r1, [r7, #8]
 800bb12:	607a      	str	r2, [r7, #4]
 800bb14:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d103      	bne.n	800bb24 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bb1c:	69bb      	ldr	r3, [r7, #24]
 800bb1e:	69ba      	ldr	r2, [r7, #24]
 800bb20:	601a      	str	r2, [r3, #0]
 800bb22:	e002      	b.n	800bb2a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bb24:	69bb      	ldr	r3, [r7, #24]
 800bb26:	687a      	ldr	r2, [r7, #4]
 800bb28:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bb2a:	69bb      	ldr	r3, [r7, #24]
 800bb2c:	68fa      	ldr	r2, [r7, #12]
 800bb2e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bb30:	69bb      	ldr	r3, [r7, #24]
 800bb32:	68ba      	ldr	r2, [r7, #8]
 800bb34:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bb36:	2101      	movs	r1, #1
 800bb38:	69b8      	ldr	r0, [r7, #24]
 800bb3a:	f7ff febd 	bl	800b8b8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bb3e:	bf00      	nop
 800bb40:	3710      	adds	r7, #16
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}

0800bb46 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bb46:	b580      	push	{r7, lr}
 800bb48:	b082      	sub	sp, #8
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d00e      	beq.n	800bb72 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2200      	movs	r2, #0
 800bb58:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2200      	movs	r2, #0
 800bb64:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bb66:	2300      	movs	r3, #0
 800bb68:	2200      	movs	r2, #0
 800bb6a:	2100      	movs	r1, #0
 800bb6c:	6878      	ldr	r0, [r7, #4]
 800bb6e:	f000 f837 	bl	800bbe0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bb72:	bf00      	nop
 800bb74:	3708      	adds	r7, #8
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}

0800bb7a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bb7a:	b580      	push	{r7, lr}
 800bb7c:	b086      	sub	sp, #24
 800bb7e:	af00      	add	r7, sp, #0
 800bb80:	4603      	mov	r3, r0
 800bb82:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bb84:	2301      	movs	r3, #1
 800bb86:	617b      	str	r3, [r7, #20]
 800bb88:	2300      	movs	r3, #0
 800bb8a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bb8c:	79fb      	ldrb	r3, [r7, #7]
 800bb8e:	461a      	mov	r2, r3
 800bb90:	6939      	ldr	r1, [r7, #16]
 800bb92:	6978      	ldr	r0, [r7, #20]
 800bb94:	f7ff ff77 	bl	800ba86 <xQueueGenericCreate>
 800bb98:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bb9a:	68f8      	ldr	r0, [r7, #12]
 800bb9c:	f7ff ffd3 	bl	800bb46 <prvInitialiseMutex>

		return xNewQueue;
 800bba0:	68fb      	ldr	r3, [r7, #12]
	}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3718      	adds	r7, #24
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}

0800bbaa <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bbaa:	b580      	push	{r7, lr}
 800bbac:	b088      	sub	sp, #32
 800bbae:	af02      	add	r7, sp, #8
 800bbb0:	4603      	mov	r3, r0
 800bbb2:	6039      	str	r1, [r7, #0]
 800bbb4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	617b      	str	r3, [r7, #20]
 800bbba:	2300      	movs	r3, #0
 800bbbc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800bbbe:	79fb      	ldrb	r3, [r7, #7]
 800bbc0:	9300      	str	r3, [sp, #0]
 800bbc2:	683b      	ldr	r3, [r7, #0]
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	6939      	ldr	r1, [r7, #16]
 800bbc8:	6978      	ldr	r0, [r7, #20]
 800bbca:	f7ff fedf 	bl	800b98c <xQueueGenericCreateStatic>
 800bbce:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bbd0:	68f8      	ldr	r0, [r7, #12]
 800bbd2:	f7ff ffb8 	bl	800bb46 <prvInitialiseMutex>

		return xNewQueue;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
	}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3718      	adds	r7, #24
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}

0800bbe0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b08e      	sub	sp, #56	; 0x38
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	60f8      	str	r0, [r7, #12]
 800bbe8:	60b9      	str	r1, [r7, #8]
 800bbea:	607a      	str	r2, [r7, #4]
 800bbec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800bbee:	2300      	movs	r3, #0
 800bbf0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bbf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d10b      	bne.n	800bc14 <xQueueGenericSend+0x34>
 800bbfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc00:	b672      	cpsid	i
 800bc02:	f383 8811 	msr	BASEPRI, r3
 800bc06:	f3bf 8f6f 	isb	sy
 800bc0a:	f3bf 8f4f 	dsb	sy
 800bc0e:	b662      	cpsie	i
 800bc10:	62bb      	str	r3, [r7, #40]	; 0x28
 800bc12:	e7fe      	b.n	800bc12 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d103      	bne.n	800bc22 <xQueueGenericSend+0x42>
 800bc1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d101      	bne.n	800bc26 <xQueueGenericSend+0x46>
 800bc22:	2301      	movs	r3, #1
 800bc24:	e000      	b.n	800bc28 <xQueueGenericSend+0x48>
 800bc26:	2300      	movs	r3, #0
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d10b      	bne.n	800bc44 <xQueueGenericSend+0x64>
 800bc2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc30:	b672      	cpsid	i
 800bc32:	f383 8811 	msr	BASEPRI, r3
 800bc36:	f3bf 8f6f 	isb	sy
 800bc3a:	f3bf 8f4f 	dsb	sy
 800bc3e:	b662      	cpsie	i
 800bc40:	627b      	str	r3, [r7, #36]	; 0x24
 800bc42:	e7fe      	b.n	800bc42 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bc44:	683b      	ldr	r3, [r7, #0]
 800bc46:	2b02      	cmp	r3, #2
 800bc48:	d103      	bne.n	800bc52 <xQueueGenericSend+0x72>
 800bc4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc4e:	2b01      	cmp	r3, #1
 800bc50:	d101      	bne.n	800bc56 <xQueueGenericSend+0x76>
 800bc52:	2301      	movs	r3, #1
 800bc54:	e000      	b.n	800bc58 <xQueueGenericSend+0x78>
 800bc56:	2300      	movs	r3, #0
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d10b      	bne.n	800bc74 <xQueueGenericSend+0x94>
 800bc5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc60:	b672      	cpsid	i
 800bc62:	f383 8811 	msr	BASEPRI, r3
 800bc66:	f3bf 8f6f 	isb	sy
 800bc6a:	f3bf 8f4f 	dsb	sy
 800bc6e:	b662      	cpsie	i
 800bc70:	623b      	str	r3, [r7, #32]
 800bc72:	e7fe      	b.n	800bc72 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc74:	f001 fb04 	bl	800d280 <xTaskGetSchedulerState>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d102      	bne.n	800bc84 <xQueueGenericSend+0xa4>
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d101      	bne.n	800bc88 <xQueueGenericSend+0xa8>
 800bc84:	2301      	movs	r3, #1
 800bc86:	e000      	b.n	800bc8a <xQueueGenericSend+0xaa>
 800bc88:	2300      	movs	r3, #0
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d10b      	bne.n	800bca6 <xQueueGenericSend+0xc6>
 800bc8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc92:	b672      	cpsid	i
 800bc94:	f383 8811 	msr	BASEPRI, r3
 800bc98:	f3bf 8f6f 	isb	sy
 800bc9c:	f3bf 8f4f 	dsb	sy
 800bca0:	b662      	cpsie	i
 800bca2:	61fb      	str	r3, [r7, #28]
 800bca4:	e7fe      	b.n	800bca4 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bca6:	f001 fe2f 	bl	800d908 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bcaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bcae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d302      	bcc.n	800bcbc <xQueueGenericSend+0xdc>
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	2b02      	cmp	r3, #2
 800bcba:	d129      	bne.n	800bd10 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bcbc:	683a      	ldr	r2, [r7, #0]
 800bcbe:	68b9      	ldr	r1, [r7, #8]
 800bcc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bcc2:	f000 fb35 	bl	800c330 <prvCopyDataToQueue>
 800bcc6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bcc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d010      	beq.n	800bcf2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bcd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd2:	3324      	adds	r3, #36	; 0x24
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f001 f913 	bl	800cf00 <xTaskRemoveFromEventList>
 800bcda:	4603      	mov	r3, r0
 800bcdc:	2b00      	cmp	r3, #0
 800bcde:	d013      	beq.n	800bd08 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bce0:	4b3f      	ldr	r3, [pc, #252]	; (800bde0 <xQueueGenericSend+0x200>)
 800bce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bce6:	601a      	str	r2, [r3, #0]
 800bce8:	f3bf 8f4f 	dsb	sy
 800bcec:	f3bf 8f6f 	isb	sy
 800bcf0:	e00a      	b.n	800bd08 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bcf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d007      	beq.n	800bd08 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bcf8:	4b39      	ldr	r3, [pc, #228]	; (800bde0 <xQueueGenericSend+0x200>)
 800bcfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bcfe:	601a      	str	r2, [r3, #0]
 800bd00:	f3bf 8f4f 	dsb	sy
 800bd04:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bd08:	f001 fe30 	bl	800d96c <vPortExitCritical>
				return pdPASS;
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	e063      	b.n	800bdd8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d103      	bne.n	800bd1e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bd16:	f001 fe29 	bl	800d96c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	e05c      	b.n	800bdd8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bd1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d106      	bne.n	800bd32 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bd24:	f107 0314 	add.w	r3, r7, #20
 800bd28:	4618      	mov	r0, r3
 800bd2a:	f001 f94d 	bl	800cfc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bd2e:	2301      	movs	r3, #1
 800bd30:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bd32:	f001 fe1b 	bl	800d96c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bd36:	f000 fec5 	bl	800cac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bd3a:	f001 fde5 	bl	800d908 <vPortEnterCritical>
 800bd3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bd44:	b25b      	sxtb	r3, r3
 800bd46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd4a:	d103      	bne.n	800bd54 <xQueueGenericSend+0x174>
 800bd4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4e:	2200      	movs	r2, #0
 800bd50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bd54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bd5a:	b25b      	sxtb	r3, r3
 800bd5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd60:	d103      	bne.n	800bd6a <xQueueGenericSend+0x18a>
 800bd62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd64:	2200      	movs	r2, #0
 800bd66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd6a:	f001 fdff 	bl	800d96c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd6e:	1d3a      	adds	r2, r7, #4
 800bd70:	f107 0314 	add.w	r3, r7, #20
 800bd74:	4611      	mov	r1, r2
 800bd76:	4618      	mov	r0, r3
 800bd78:	f001 f93c 	bl	800cff4 <xTaskCheckForTimeOut>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d124      	bne.n	800bdcc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800bd82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd84:	f000 fbcc 	bl	800c520 <prvIsQueueFull>
 800bd88:	4603      	mov	r3, r0
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d018      	beq.n	800bdc0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800bd8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd90:	3310      	adds	r3, #16
 800bd92:	687a      	ldr	r2, [r7, #4]
 800bd94:	4611      	mov	r1, r2
 800bd96:	4618      	mov	r0, r3
 800bd98:	f001 f88c 	bl	800ceb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800bd9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bd9e:	f000 fb57 	bl	800c450 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800bda2:	f000 fe9d 	bl	800cae0 <xTaskResumeAll>
 800bda6:	4603      	mov	r3, r0
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	f47f af7c 	bne.w	800bca6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800bdae:	4b0c      	ldr	r3, [pc, #48]	; (800bde0 <xQueueGenericSend+0x200>)
 800bdb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdb4:	601a      	str	r2, [r3, #0]
 800bdb6:	f3bf 8f4f 	dsb	sy
 800bdba:	f3bf 8f6f 	isb	sy
 800bdbe:	e772      	b.n	800bca6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800bdc0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bdc2:	f000 fb45 	bl	800c450 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bdc6:	f000 fe8b 	bl	800cae0 <xTaskResumeAll>
 800bdca:	e76c      	b.n	800bca6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800bdcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bdce:	f000 fb3f 	bl	800c450 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bdd2:	f000 fe85 	bl	800cae0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800bdd6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800bdd8:	4618      	mov	r0, r3
 800bdda:	3738      	adds	r7, #56	; 0x38
 800bddc:	46bd      	mov	sp, r7
 800bdde:	bd80      	pop	{r7, pc}
 800bde0:	e000ed04 	.word	0xe000ed04

0800bde4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b08e      	sub	sp, #56	; 0x38
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	60f8      	str	r0, [r7, #12]
 800bdec:	60b9      	str	r1, [r7, #8]
 800bdee:	607a      	str	r2, [r7, #4]
 800bdf0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bdf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d10b      	bne.n	800be14 <xQueueGenericSendFromISR+0x30>
 800bdfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be00:	b672      	cpsid	i
 800be02:	f383 8811 	msr	BASEPRI, r3
 800be06:	f3bf 8f6f 	isb	sy
 800be0a:	f3bf 8f4f 	dsb	sy
 800be0e:	b662      	cpsie	i
 800be10:	627b      	str	r3, [r7, #36]	; 0x24
 800be12:	e7fe      	b.n	800be12 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d103      	bne.n	800be22 <xQueueGenericSendFromISR+0x3e>
 800be1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d101      	bne.n	800be26 <xQueueGenericSendFromISR+0x42>
 800be22:	2301      	movs	r3, #1
 800be24:	e000      	b.n	800be28 <xQueueGenericSendFromISR+0x44>
 800be26:	2300      	movs	r3, #0
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d10b      	bne.n	800be44 <xQueueGenericSendFromISR+0x60>
 800be2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be30:	b672      	cpsid	i
 800be32:	f383 8811 	msr	BASEPRI, r3
 800be36:	f3bf 8f6f 	isb	sy
 800be3a:	f3bf 8f4f 	dsb	sy
 800be3e:	b662      	cpsie	i
 800be40:	623b      	str	r3, [r7, #32]
 800be42:	e7fe      	b.n	800be42 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	2b02      	cmp	r3, #2
 800be48:	d103      	bne.n	800be52 <xQueueGenericSendFromISR+0x6e>
 800be4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be4e:	2b01      	cmp	r3, #1
 800be50:	d101      	bne.n	800be56 <xQueueGenericSendFromISR+0x72>
 800be52:	2301      	movs	r3, #1
 800be54:	e000      	b.n	800be58 <xQueueGenericSendFromISR+0x74>
 800be56:	2300      	movs	r3, #0
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d10b      	bne.n	800be74 <xQueueGenericSendFromISR+0x90>
 800be5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be60:	b672      	cpsid	i
 800be62:	f383 8811 	msr	BASEPRI, r3
 800be66:	f3bf 8f6f 	isb	sy
 800be6a:	f3bf 8f4f 	dsb	sy
 800be6e:	b662      	cpsie	i
 800be70:	61fb      	str	r3, [r7, #28]
 800be72:	e7fe      	b.n	800be72 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be74:	f001 fe28 	bl	800dac8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800be78:	f3ef 8211 	mrs	r2, BASEPRI
 800be7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be80:	b672      	cpsid	i
 800be82:	f383 8811 	msr	BASEPRI, r3
 800be86:	f3bf 8f6f 	isb	sy
 800be8a:	f3bf 8f4f 	dsb	sy
 800be8e:	b662      	cpsie	i
 800be90:	61ba      	str	r2, [r7, #24]
 800be92:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800be94:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be96:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800be98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800be9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bea0:	429a      	cmp	r2, r3
 800bea2:	d302      	bcc.n	800beaa <xQueueGenericSendFromISR+0xc6>
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	2b02      	cmp	r3, #2
 800bea8:	d12c      	bne.n	800bf04 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800beaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800beb0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800beb4:	683a      	ldr	r2, [r7, #0]
 800beb6:	68b9      	ldr	r1, [r7, #8]
 800beb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800beba:	f000 fa39 	bl	800c330 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800bebe:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800bec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bec6:	d112      	bne.n	800beee <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800becc:	2b00      	cmp	r3, #0
 800bece:	d016      	beq.n	800befe <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bed2:	3324      	adds	r3, #36	; 0x24
 800bed4:	4618      	mov	r0, r3
 800bed6:	f001 f813 	bl	800cf00 <xTaskRemoveFromEventList>
 800beda:	4603      	mov	r3, r0
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d00e      	beq.n	800befe <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d00b      	beq.n	800befe <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	2201      	movs	r2, #1
 800beea:	601a      	str	r2, [r3, #0]
 800beec:	e007      	b.n	800befe <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800beee:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800bef2:	3301      	adds	r3, #1
 800bef4:	b2db      	uxtb	r3, r3
 800bef6:	b25a      	sxtb	r2, r3
 800bef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800befa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800befe:	2301      	movs	r3, #1
 800bf00:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800bf02:	e001      	b.n	800bf08 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800bf04:	2300      	movs	r3, #0
 800bf06:	637b      	str	r3, [r7, #52]	; 0x34
 800bf08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf0a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800bf0c:	693b      	ldr	r3, [r7, #16]
 800bf0e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bf12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3738      	adds	r7, #56	; 0x38
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}

0800bf1c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b08c      	sub	sp, #48	; 0x30
 800bf20:	af00      	add	r7, sp, #0
 800bf22:	60f8      	str	r0, [r7, #12]
 800bf24:	60b9      	str	r1, [r7, #8]
 800bf26:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bf30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d10b      	bne.n	800bf4e <xQueueReceive+0x32>
	__asm volatile
 800bf36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf3a:	b672      	cpsid	i
 800bf3c:	f383 8811 	msr	BASEPRI, r3
 800bf40:	f3bf 8f6f 	isb	sy
 800bf44:	f3bf 8f4f 	dsb	sy
 800bf48:	b662      	cpsie	i
 800bf4a:	623b      	str	r3, [r7, #32]
 800bf4c:	e7fe      	b.n	800bf4c <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bf4e:	68bb      	ldr	r3, [r7, #8]
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d103      	bne.n	800bf5c <xQueueReceive+0x40>
 800bf54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d101      	bne.n	800bf60 <xQueueReceive+0x44>
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	e000      	b.n	800bf62 <xQueueReceive+0x46>
 800bf60:	2300      	movs	r3, #0
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d10b      	bne.n	800bf7e <xQueueReceive+0x62>
 800bf66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf6a:	b672      	cpsid	i
 800bf6c:	f383 8811 	msr	BASEPRI, r3
 800bf70:	f3bf 8f6f 	isb	sy
 800bf74:	f3bf 8f4f 	dsb	sy
 800bf78:	b662      	cpsie	i
 800bf7a:	61fb      	str	r3, [r7, #28]
 800bf7c:	e7fe      	b.n	800bf7c <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf7e:	f001 f97f 	bl	800d280 <xTaskGetSchedulerState>
 800bf82:	4603      	mov	r3, r0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d102      	bne.n	800bf8e <xQueueReceive+0x72>
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d101      	bne.n	800bf92 <xQueueReceive+0x76>
 800bf8e:	2301      	movs	r3, #1
 800bf90:	e000      	b.n	800bf94 <xQueueReceive+0x78>
 800bf92:	2300      	movs	r3, #0
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d10b      	bne.n	800bfb0 <xQueueReceive+0x94>
 800bf98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf9c:	b672      	cpsid	i
 800bf9e:	f383 8811 	msr	BASEPRI, r3
 800bfa2:	f3bf 8f6f 	isb	sy
 800bfa6:	f3bf 8f4f 	dsb	sy
 800bfaa:	b662      	cpsie	i
 800bfac:	61bb      	str	r3, [r7, #24]
 800bfae:	e7fe      	b.n	800bfae <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bfb0:	f001 fcaa 	bl	800d908 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bfb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfb8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bfba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	d01f      	beq.n	800c000 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800bfc0:	68b9      	ldr	r1, [r7, #8]
 800bfc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bfc4:	f000 fa1e 	bl	800c404 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800bfc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfca:	1e5a      	subs	r2, r3, #1
 800bfcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfce:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bfd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfd2:	691b      	ldr	r3, [r3, #16]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d00f      	beq.n	800bff8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bfd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfda:	3310      	adds	r3, #16
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f000 ff8f 	bl	800cf00 <xTaskRemoveFromEventList>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d007      	beq.n	800bff8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bfe8:	4b3c      	ldr	r3, [pc, #240]	; (800c0dc <xQueueReceive+0x1c0>)
 800bfea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bfee:	601a      	str	r2, [r3, #0]
 800bff0:	f3bf 8f4f 	dsb	sy
 800bff4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bff8:	f001 fcb8 	bl	800d96c <vPortExitCritical>
				return pdPASS;
 800bffc:	2301      	movs	r3, #1
 800bffe:	e069      	b.n	800c0d4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d103      	bne.n	800c00e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c006:	f001 fcb1 	bl	800d96c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c00a:	2300      	movs	r3, #0
 800c00c:	e062      	b.n	800c0d4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c010:	2b00      	cmp	r3, #0
 800c012:	d106      	bne.n	800c022 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c014:	f107 0310 	add.w	r3, r7, #16
 800c018:	4618      	mov	r0, r3
 800c01a:	f000 ffd5 	bl	800cfc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c01e:	2301      	movs	r3, #1
 800c020:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c022:	f001 fca3 	bl	800d96c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c026:	f000 fd4d 	bl	800cac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c02a:	f001 fc6d 	bl	800d908 <vPortEnterCritical>
 800c02e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c030:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c034:	b25b      	sxtb	r3, r3
 800c036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c03a:	d103      	bne.n	800c044 <xQueueReceive+0x128>
 800c03c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c03e:	2200      	movs	r2, #0
 800c040:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c046:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c04a:	b25b      	sxtb	r3, r3
 800c04c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c050:	d103      	bne.n	800c05a <xQueueReceive+0x13e>
 800c052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c054:	2200      	movs	r2, #0
 800c056:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c05a:	f001 fc87 	bl	800d96c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c05e:	1d3a      	adds	r2, r7, #4
 800c060:	f107 0310 	add.w	r3, r7, #16
 800c064:	4611      	mov	r1, r2
 800c066:	4618      	mov	r0, r3
 800c068:	f000 ffc4 	bl	800cff4 <xTaskCheckForTimeOut>
 800c06c:	4603      	mov	r3, r0
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d123      	bne.n	800c0ba <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c074:	f000 fa3e 	bl	800c4f4 <prvIsQueueEmpty>
 800c078:	4603      	mov	r3, r0
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d017      	beq.n	800c0ae <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c07e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c080:	3324      	adds	r3, #36	; 0x24
 800c082:	687a      	ldr	r2, [r7, #4]
 800c084:	4611      	mov	r1, r2
 800c086:	4618      	mov	r0, r3
 800c088:	f000 ff14 	bl	800ceb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c08c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c08e:	f000 f9df 	bl	800c450 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c092:	f000 fd25 	bl	800cae0 <xTaskResumeAll>
 800c096:	4603      	mov	r3, r0
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d189      	bne.n	800bfb0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800c09c:	4b0f      	ldr	r3, [pc, #60]	; (800c0dc <xQueueReceive+0x1c0>)
 800c09e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c0a2:	601a      	str	r2, [r3, #0]
 800c0a4:	f3bf 8f4f 	dsb	sy
 800c0a8:	f3bf 8f6f 	isb	sy
 800c0ac:	e780      	b.n	800bfb0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c0ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c0b0:	f000 f9ce 	bl	800c450 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c0b4:	f000 fd14 	bl	800cae0 <xTaskResumeAll>
 800c0b8:	e77a      	b.n	800bfb0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c0ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c0bc:	f000 f9c8 	bl	800c450 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c0c0:	f000 fd0e 	bl	800cae0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c0c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c0c6:	f000 fa15 	bl	800c4f4 <prvIsQueueEmpty>
 800c0ca:	4603      	mov	r3, r0
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	f43f af6f 	beq.w	800bfb0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c0d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	3730      	adds	r7, #48	; 0x30
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}
 800c0dc:	e000ed04 	.word	0xe000ed04

0800c0e0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b08e      	sub	sp, #56	; 0x38
 800c0e4:	af00      	add	r7, sp, #0
 800c0e6:	6078      	str	r0, [r7, #4]
 800c0e8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c0f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d10b      	bne.n	800c114 <xQueueSemaphoreTake+0x34>
 800c0fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c100:	b672      	cpsid	i
 800c102:	f383 8811 	msr	BASEPRI, r3
 800c106:	f3bf 8f6f 	isb	sy
 800c10a:	f3bf 8f4f 	dsb	sy
 800c10e:	b662      	cpsie	i
 800c110:	623b      	str	r3, [r7, #32]
 800c112:	e7fe      	b.n	800c112 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c114:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d00b      	beq.n	800c134 <xQueueSemaphoreTake+0x54>
 800c11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c120:	b672      	cpsid	i
 800c122:	f383 8811 	msr	BASEPRI, r3
 800c126:	f3bf 8f6f 	isb	sy
 800c12a:	f3bf 8f4f 	dsb	sy
 800c12e:	b662      	cpsie	i
 800c130:	61fb      	str	r3, [r7, #28]
 800c132:	e7fe      	b.n	800c132 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c134:	f001 f8a4 	bl	800d280 <xTaskGetSchedulerState>
 800c138:	4603      	mov	r3, r0
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d102      	bne.n	800c144 <xQueueSemaphoreTake+0x64>
 800c13e:	683b      	ldr	r3, [r7, #0]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d101      	bne.n	800c148 <xQueueSemaphoreTake+0x68>
 800c144:	2301      	movs	r3, #1
 800c146:	e000      	b.n	800c14a <xQueueSemaphoreTake+0x6a>
 800c148:	2300      	movs	r3, #0
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d10b      	bne.n	800c166 <xQueueSemaphoreTake+0x86>
 800c14e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c152:	b672      	cpsid	i
 800c154:	f383 8811 	msr	BASEPRI, r3
 800c158:	f3bf 8f6f 	isb	sy
 800c15c:	f3bf 8f4f 	dsb	sy
 800c160:	b662      	cpsie	i
 800c162:	61bb      	str	r3, [r7, #24]
 800c164:	e7fe      	b.n	800c164 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c166:	f001 fbcf 	bl	800d908 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c16a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c16c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c16e:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c172:	2b00      	cmp	r3, #0
 800c174:	d024      	beq.n	800c1c0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c178:	1e5a      	subs	r2, r3, #1
 800c17a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c17c:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c17e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d104      	bne.n	800c190 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c186:	f001 fa3d 	bl	800d604 <pvTaskIncrementMutexHeldCount>
 800c18a:	4602      	mov	r2, r0
 800c18c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c18e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c192:	691b      	ldr	r3, [r3, #16]
 800c194:	2b00      	cmp	r3, #0
 800c196:	d00f      	beq.n	800c1b8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c19a:	3310      	adds	r3, #16
 800c19c:	4618      	mov	r0, r3
 800c19e:	f000 feaf 	bl	800cf00 <xTaskRemoveFromEventList>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d007      	beq.n	800c1b8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c1a8:	4b54      	ldr	r3, [pc, #336]	; (800c2fc <xQueueSemaphoreTake+0x21c>)
 800c1aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c1ae:	601a      	str	r2, [r3, #0]
 800c1b0:	f3bf 8f4f 	dsb	sy
 800c1b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c1b8:	f001 fbd8 	bl	800d96c <vPortExitCritical>
				return pdPASS;
 800c1bc:	2301      	movs	r3, #1
 800c1be:	e098      	b.n	800c2f2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d112      	bne.n	800c1ec <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c1c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d00b      	beq.n	800c1e4 <xQueueSemaphoreTake+0x104>
 800c1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1d0:	b672      	cpsid	i
 800c1d2:	f383 8811 	msr	BASEPRI, r3
 800c1d6:	f3bf 8f6f 	isb	sy
 800c1da:	f3bf 8f4f 	dsb	sy
 800c1de:	b662      	cpsie	i
 800c1e0:	617b      	str	r3, [r7, #20]
 800c1e2:	e7fe      	b.n	800c1e2 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c1e4:	f001 fbc2 	bl	800d96c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c1e8:	2300      	movs	r3, #0
 800c1ea:	e082      	b.n	800c2f2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c1ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d106      	bne.n	800c200 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c1f2:	f107 030c 	add.w	r3, r7, #12
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	f000 fee6 	bl	800cfc8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c200:	f001 fbb4 	bl	800d96c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c204:	f000 fc5e 	bl	800cac4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c208:	f001 fb7e 	bl	800d908 <vPortEnterCritical>
 800c20c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c20e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c212:	b25b      	sxtb	r3, r3
 800c214:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c218:	d103      	bne.n	800c222 <xQueueSemaphoreTake+0x142>
 800c21a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c21c:	2200      	movs	r2, #0
 800c21e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c224:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c228:	b25b      	sxtb	r3, r3
 800c22a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c22e:	d103      	bne.n	800c238 <xQueueSemaphoreTake+0x158>
 800c230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c232:	2200      	movs	r2, #0
 800c234:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c238:	f001 fb98 	bl	800d96c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c23c:	463a      	mov	r2, r7
 800c23e:	f107 030c 	add.w	r3, r7, #12
 800c242:	4611      	mov	r1, r2
 800c244:	4618      	mov	r0, r3
 800c246:	f000 fed5 	bl	800cff4 <xTaskCheckForTimeOut>
 800c24a:	4603      	mov	r3, r0
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d132      	bne.n	800c2b6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c250:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c252:	f000 f94f 	bl	800c4f4 <prvIsQueueEmpty>
 800c256:	4603      	mov	r3, r0
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d026      	beq.n	800c2aa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c25c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d109      	bne.n	800c278 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800c264:	f001 fb50 	bl	800d908 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c26a:	689b      	ldr	r3, [r3, #8]
 800c26c:	4618      	mov	r0, r3
 800c26e:	f001 f825 	bl	800d2bc <xTaskPriorityInherit>
 800c272:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c274:	f001 fb7a 	bl	800d96c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c27a:	3324      	adds	r3, #36	; 0x24
 800c27c:	683a      	ldr	r2, [r7, #0]
 800c27e:	4611      	mov	r1, r2
 800c280:	4618      	mov	r0, r3
 800c282:	f000 fe17 	bl	800ceb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c286:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c288:	f000 f8e2 	bl	800c450 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c28c:	f000 fc28 	bl	800cae0 <xTaskResumeAll>
 800c290:	4603      	mov	r3, r0
 800c292:	2b00      	cmp	r3, #0
 800c294:	f47f af67 	bne.w	800c166 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800c298:	4b18      	ldr	r3, [pc, #96]	; (800c2fc <xQueueSemaphoreTake+0x21c>)
 800c29a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c29e:	601a      	str	r2, [r3, #0]
 800c2a0:	f3bf 8f4f 	dsb	sy
 800c2a4:	f3bf 8f6f 	isb	sy
 800c2a8:	e75d      	b.n	800c166 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c2aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c2ac:	f000 f8d0 	bl	800c450 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c2b0:	f000 fc16 	bl	800cae0 <xTaskResumeAll>
 800c2b4:	e757      	b.n	800c166 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c2b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c2b8:	f000 f8ca 	bl	800c450 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c2bc:	f000 fc10 	bl	800cae0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c2c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c2c2:	f000 f917 	bl	800c4f4 <prvIsQueueEmpty>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	f43f af4c 	beq.w	800c166 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c2ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00d      	beq.n	800c2f0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800c2d4:	f001 fb18 	bl	800d908 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c2d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c2da:	f000 f811 	bl	800c300 <prvGetDisinheritPriorityAfterTimeout>
 800c2de:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c2e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2e2:	689b      	ldr	r3, [r3, #8]
 800c2e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f001 f8f0 	bl	800d4cc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c2ec:	f001 fb3e 	bl	800d96c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c2f0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	3738      	adds	r7, #56	; 0x38
 800c2f6:	46bd      	mov	sp, r7
 800c2f8:	bd80      	pop	{r7, pc}
 800c2fa:	bf00      	nop
 800c2fc:	e000ed04 	.word	0xe000ed04

0800c300 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c300:	b480      	push	{r7}
 800c302:	b085      	sub	sp, #20
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d006      	beq.n	800c31e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	f1c3 0307 	rsb	r3, r3, #7
 800c31a:	60fb      	str	r3, [r7, #12]
 800c31c:	e001      	b.n	800c322 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c31e:	2300      	movs	r3, #0
 800c320:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c322:	68fb      	ldr	r3, [r7, #12]
	}
 800c324:	4618      	mov	r0, r3
 800c326:	3714      	adds	r7, #20
 800c328:	46bd      	mov	sp, r7
 800c32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32e:	4770      	bx	lr

0800c330 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c330:	b580      	push	{r7, lr}
 800c332:	b086      	sub	sp, #24
 800c334:	af00      	add	r7, sp, #0
 800c336:	60f8      	str	r0, [r7, #12]
 800c338:	60b9      	str	r1, [r7, #8]
 800c33a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c33c:	2300      	movs	r3, #0
 800c33e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c344:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d10d      	bne.n	800c36a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d14d      	bne.n	800c3f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	689b      	ldr	r3, [r3, #8]
 800c35a:	4618      	mov	r0, r3
 800c35c:	f001 f82e 	bl	800d3bc <xTaskPriorityDisinherit>
 800c360:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	2200      	movs	r2, #0
 800c366:	609a      	str	r2, [r3, #8]
 800c368:	e043      	b.n	800c3f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d119      	bne.n	800c3a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	6858      	ldr	r0, [r3, #4]
 800c374:	68fb      	ldr	r3, [r7, #12]
 800c376:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c378:	461a      	mov	r2, r3
 800c37a:	68b9      	ldr	r1, [r7, #8]
 800c37c:	f001 fdf4 	bl	800df68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	685a      	ldr	r2, [r3, #4]
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c388:	441a      	add	r2, r3
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	685a      	ldr	r2, [r3, #4]
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	689b      	ldr	r3, [r3, #8]
 800c396:	429a      	cmp	r2, r3
 800c398:	d32b      	bcc.n	800c3f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681a      	ldr	r2, [r3, #0]
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	605a      	str	r2, [r3, #4]
 800c3a2:	e026      	b.n	800c3f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	68d8      	ldr	r0, [r3, #12]
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	68b9      	ldr	r1, [r7, #8]
 800c3b0:	f001 fdda 	bl	800df68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	68da      	ldr	r2, [r3, #12]
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3bc:	425b      	negs	r3, r3
 800c3be:	441a      	add	r2, r3
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	68da      	ldr	r2, [r3, #12]
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d207      	bcs.n	800c3e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	689a      	ldr	r2, [r3, #8]
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3d8:	425b      	negs	r3, r3
 800c3da:	441a      	add	r2, r3
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	2b02      	cmp	r3, #2
 800c3e4:	d105      	bne.n	800c3f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c3e6:	693b      	ldr	r3, [r7, #16]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d002      	beq.n	800c3f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c3ec:	693b      	ldr	r3, [r7, #16]
 800c3ee:	3b01      	subs	r3, #1
 800c3f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c3f2:	693b      	ldr	r3, [r7, #16]
 800c3f4:	1c5a      	adds	r2, r3, #1
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c3fa:	697b      	ldr	r3, [r7, #20]
}
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	3718      	adds	r7, #24
 800c400:	46bd      	mov	sp, r7
 800c402:	bd80      	pop	{r7, pc}

0800c404 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b082      	sub	sp, #8
 800c408:	af00      	add	r7, sp, #0
 800c40a:	6078      	str	r0, [r7, #4]
 800c40c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c412:	2b00      	cmp	r3, #0
 800c414:	d018      	beq.n	800c448 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	68da      	ldr	r2, [r3, #12]
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c41e:	441a      	add	r2, r3
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	68da      	ldr	r2, [r3, #12]
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	689b      	ldr	r3, [r3, #8]
 800c42c:	429a      	cmp	r2, r3
 800c42e:	d303      	bcc.n	800c438 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	68d9      	ldr	r1, [r3, #12]
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c440:	461a      	mov	r2, r3
 800c442:	6838      	ldr	r0, [r7, #0]
 800c444:	f001 fd90 	bl	800df68 <memcpy>
	}
}
 800c448:	bf00      	nop
 800c44a:	3708      	adds	r7, #8
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b084      	sub	sp, #16
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c458:	f001 fa56 	bl	800d908 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c462:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c464:	e011      	b.n	800c48a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d012      	beq.n	800c494 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	3324      	adds	r3, #36	; 0x24
 800c472:	4618      	mov	r0, r3
 800c474:	f000 fd44 	bl	800cf00 <xTaskRemoveFromEventList>
 800c478:	4603      	mov	r3, r0
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d001      	beq.n	800c482 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c47e:	f000 fe1d 	bl	800d0bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c482:	7bfb      	ldrb	r3, [r7, #15]
 800c484:	3b01      	subs	r3, #1
 800c486:	b2db      	uxtb	r3, r3
 800c488:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c48a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	dce9      	bgt.n	800c466 <prvUnlockQueue+0x16>
 800c492:	e000      	b.n	800c496 <prvUnlockQueue+0x46>
					break;
 800c494:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	22ff      	movs	r2, #255	; 0xff
 800c49a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c49e:	f001 fa65 	bl	800d96c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c4a2:	f001 fa31 	bl	800d908 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c4ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4ae:	e011      	b.n	800c4d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	691b      	ldr	r3, [r3, #16]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d012      	beq.n	800c4de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	3310      	adds	r3, #16
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f000 fd1f 	bl	800cf00 <xTaskRemoveFromEventList>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d001      	beq.n	800c4cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c4c8:	f000 fdf8 	bl	800d0bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c4cc:	7bbb      	ldrb	r3, [r7, #14]
 800c4ce:	3b01      	subs	r3, #1
 800c4d0:	b2db      	uxtb	r3, r3
 800c4d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c4d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	dce9      	bgt.n	800c4b0 <prvUnlockQueue+0x60>
 800c4dc:	e000      	b.n	800c4e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c4de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	22ff      	movs	r2, #255	; 0xff
 800c4e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c4e8:	f001 fa40 	bl	800d96c <vPortExitCritical>
}
 800c4ec:	bf00      	nop
 800c4ee:	3710      	adds	r7, #16
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}

0800c4f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b084      	sub	sp, #16
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c4fc:	f001 fa04 	bl	800d908 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c504:	2b00      	cmp	r3, #0
 800c506:	d102      	bne.n	800c50e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c508:	2301      	movs	r3, #1
 800c50a:	60fb      	str	r3, [r7, #12]
 800c50c:	e001      	b.n	800c512 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c50e:	2300      	movs	r3, #0
 800c510:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c512:	f001 fa2b 	bl	800d96c <vPortExitCritical>

	return xReturn;
 800c516:	68fb      	ldr	r3, [r7, #12]
}
 800c518:	4618      	mov	r0, r3
 800c51a:	3710      	adds	r7, #16
 800c51c:	46bd      	mov	sp, r7
 800c51e:	bd80      	pop	{r7, pc}

0800c520 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c520:	b580      	push	{r7, lr}
 800c522:	b084      	sub	sp, #16
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c528:	f001 f9ee 	bl	800d908 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c534:	429a      	cmp	r2, r3
 800c536:	d102      	bne.n	800c53e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c538:	2301      	movs	r3, #1
 800c53a:	60fb      	str	r3, [r7, #12]
 800c53c:	e001      	b.n	800c542 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c53e:	2300      	movs	r3, #0
 800c540:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c542:	f001 fa13 	bl	800d96c <vPortExitCritical>

	return xReturn;
 800c546:	68fb      	ldr	r3, [r7, #12]
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3710      	adds	r7, #16
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}

0800c550 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c550:	b580      	push	{r7, lr}
 800c552:	b08e      	sub	sp, #56	; 0x38
 800c554:	af04      	add	r7, sp, #16
 800c556:	60f8      	str	r0, [r7, #12]
 800c558:	60b9      	str	r1, [r7, #8]
 800c55a:	607a      	str	r2, [r7, #4]
 800c55c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c55e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c560:	2b00      	cmp	r3, #0
 800c562:	d10b      	bne.n	800c57c <xTaskCreateStatic+0x2c>
 800c564:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c568:	b672      	cpsid	i
 800c56a:	f383 8811 	msr	BASEPRI, r3
 800c56e:	f3bf 8f6f 	isb	sy
 800c572:	f3bf 8f4f 	dsb	sy
 800c576:	b662      	cpsie	i
 800c578:	623b      	str	r3, [r7, #32]
 800c57a:	e7fe      	b.n	800c57a <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800c57c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d10b      	bne.n	800c59a <xTaskCreateStatic+0x4a>
 800c582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c586:	b672      	cpsid	i
 800c588:	f383 8811 	msr	BASEPRI, r3
 800c58c:	f3bf 8f6f 	isb	sy
 800c590:	f3bf 8f4f 	dsb	sy
 800c594:	b662      	cpsie	i
 800c596:	61fb      	str	r3, [r7, #28]
 800c598:	e7fe      	b.n	800c598 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c59a:	2358      	movs	r3, #88	; 0x58
 800c59c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	2b58      	cmp	r3, #88	; 0x58
 800c5a2:	d00b      	beq.n	800c5bc <xTaskCreateStatic+0x6c>
 800c5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5a8:	b672      	cpsid	i
 800c5aa:	f383 8811 	msr	BASEPRI, r3
 800c5ae:	f3bf 8f6f 	isb	sy
 800c5b2:	f3bf 8f4f 	dsb	sy
 800c5b6:	b662      	cpsie	i
 800c5b8:	61bb      	str	r3, [r7, #24]
 800c5ba:	e7fe      	b.n	800c5ba <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c5bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c5be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d01e      	beq.n	800c602 <xTaskCreateStatic+0xb2>
 800c5c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d01b      	beq.n	800c602 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c5ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5cc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c5ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c5d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c5d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5d6:	2202      	movs	r2, #2
 800c5d8:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c5dc:	2300      	movs	r3, #0
 800c5de:	9303      	str	r3, [sp, #12]
 800c5e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5e2:	9302      	str	r3, [sp, #8]
 800c5e4:	f107 0314 	add.w	r3, r7, #20
 800c5e8:	9301      	str	r3, [sp, #4]
 800c5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5ec:	9300      	str	r3, [sp, #0]
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	687a      	ldr	r2, [r7, #4]
 800c5f2:	68b9      	ldr	r1, [r7, #8]
 800c5f4:	68f8      	ldr	r0, [r7, #12]
 800c5f6:	f000 f850 	bl	800c69a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c5fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c5fc:	f000 f8e0 	bl	800c7c0 <prvAddNewTaskToReadyList>
 800c600:	e001      	b.n	800c606 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800c602:	2300      	movs	r3, #0
 800c604:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c606:	697b      	ldr	r3, [r7, #20]
	}
 800c608:	4618      	mov	r0, r3
 800c60a:	3728      	adds	r7, #40	; 0x28
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}

0800c610 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c610:	b580      	push	{r7, lr}
 800c612:	b08c      	sub	sp, #48	; 0x30
 800c614:	af04      	add	r7, sp, #16
 800c616:	60f8      	str	r0, [r7, #12]
 800c618:	60b9      	str	r1, [r7, #8]
 800c61a:	603b      	str	r3, [r7, #0]
 800c61c:	4613      	mov	r3, r2
 800c61e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c620:	88fb      	ldrh	r3, [r7, #6]
 800c622:	009b      	lsls	r3, r3, #2
 800c624:	4618      	mov	r0, r3
 800c626:	f001 fa91 	bl	800db4c <pvPortMalloc>
 800c62a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c62c:	697b      	ldr	r3, [r7, #20]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00e      	beq.n	800c650 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c632:	2058      	movs	r0, #88	; 0x58
 800c634:	f001 fa8a 	bl	800db4c <pvPortMalloc>
 800c638:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c63a:	69fb      	ldr	r3, [r7, #28]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d003      	beq.n	800c648 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	697a      	ldr	r2, [r7, #20]
 800c644:	631a      	str	r2, [r3, #48]	; 0x30
 800c646:	e005      	b.n	800c654 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c648:	6978      	ldr	r0, [r7, #20]
 800c64a:	f001 fb4b 	bl	800dce4 <vPortFree>
 800c64e:	e001      	b.n	800c654 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c650:	2300      	movs	r3, #0
 800c652:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c654:	69fb      	ldr	r3, [r7, #28]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d017      	beq.n	800c68a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c65a:	69fb      	ldr	r3, [r7, #28]
 800c65c:	2200      	movs	r2, #0
 800c65e:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c662:	88fa      	ldrh	r2, [r7, #6]
 800c664:	2300      	movs	r3, #0
 800c666:	9303      	str	r3, [sp, #12]
 800c668:	69fb      	ldr	r3, [r7, #28]
 800c66a:	9302      	str	r3, [sp, #8]
 800c66c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c66e:	9301      	str	r3, [sp, #4]
 800c670:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c672:	9300      	str	r3, [sp, #0]
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	68b9      	ldr	r1, [r7, #8]
 800c678:	68f8      	ldr	r0, [r7, #12]
 800c67a:	f000 f80e 	bl	800c69a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c67e:	69f8      	ldr	r0, [r7, #28]
 800c680:	f000 f89e 	bl	800c7c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c684:	2301      	movs	r3, #1
 800c686:	61bb      	str	r3, [r7, #24]
 800c688:	e002      	b.n	800c690 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c68a:	f04f 33ff 	mov.w	r3, #4294967295
 800c68e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c690:	69bb      	ldr	r3, [r7, #24]
	}
 800c692:	4618      	mov	r0, r3
 800c694:	3720      	adds	r7, #32
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}

0800c69a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c69a:	b580      	push	{r7, lr}
 800c69c:	b088      	sub	sp, #32
 800c69e:	af00      	add	r7, sp, #0
 800c6a0:	60f8      	str	r0, [r7, #12]
 800c6a2:	60b9      	str	r1, [r7, #8]
 800c6a4:	607a      	str	r2, [r7, #4]
 800c6a6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6aa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	009b      	lsls	r3, r3, #2
 800c6b0:	461a      	mov	r2, r3
 800c6b2:	21a5      	movs	r1, #165	; 0xa5
 800c6b4:	f001 fc63 	bl	800df7e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c6bc:	6879      	ldr	r1, [r7, #4]
 800c6be:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800c6c2:	440b      	add	r3, r1
 800c6c4:	009b      	lsls	r3, r3, #2
 800c6c6:	4413      	add	r3, r2
 800c6c8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c6ca:	69bb      	ldr	r3, [r7, #24]
 800c6cc:	f023 0307 	bic.w	r3, r3, #7
 800c6d0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c6d2:	69bb      	ldr	r3, [r7, #24]
 800c6d4:	f003 0307 	and.w	r3, r3, #7
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d00b      	beq.n	800c6f4 <prvInitialiseNewTask+0x5a>
 800c6dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6e0:	b672      	cpsid	i
 800c6e2:	f383 8811 	msr	BASEPRI, r3
 800c6e6:	f3bf 8f6f 	isb	sy
 800c6ea:	f3bf 8f4f 	dsb	sy
 800c6ee:	b662      	cpsie	i
 800c6f0:	617b      	str	r3, [r7, #20]
 800c6f2:	e7fe      	b.n	800c6f2 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d01f      	beq.n	800c73a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	61fb      	str	r3, [r7, #28]
 800c6fe:	e012      	b.n	800c726 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c700:	68ba      	ldr	r2, [r7, #8]
 800c702:	69fb      	ldr	r3, [r7, #28]
 800c704:	4413      	add	r3, r2
 800c706:	7819      	ldrb	r1, [r3, #0]
 800c708:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c70a:	69fb      	ldr	r3, [r7, #28]
 800c70c:	4413      	add	r3, r2
 800c70e:	3334      	adds	r3, #52	; 0x34
 800c710:	460a      	mov	r2, r1
 800c712:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c714:	68ba      	ldr	r2, [r7, #8]
 800c716:	69fb      	ldr	r3, [r7, #28]
 800c718:	4413      	add	r3, r2
 800c71a:	781b      	ldrb	r3, [r3, #0]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d006      	beq.n	800c72e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c720:	69fb      	ldr	r3, [r7, #28]
 800c722:	3301      	adds	r3, #1
 800c724:	61fb      	str	r3, [r7, #28]
 800c726:	69fb      	ldr	r3, [r7, #28]
 800c728:	2b0f      	cmp	r3, #15
 800c72a:	d9e9      	bls.n	800c700 <prvInitialiseNewTask+0x66>
 800c72c:	e000      	b.n	800c730 <prvInitialiseNewTask+0x96>
			{
				break;
 800c72e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c732:	2200      	movs	r2, #0
 800c734:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c738:	e003      	b.n	800c742 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c73c:	2200      	movs	r2, #0
 800c73e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c744:	2b06      	cmp	r3, #6
 800c746:	d901      	bls.n	800c74c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c748:	2306      	movs	r3, #6
 800c74a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c74e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c750:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c754:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c756:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800c758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c75a:	2200      	movs	r2, #0
 800c75c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c760:	3304      	adds	r3, #4
 800c762:	4618      	mov	r0, r3
 800c764:	f7ff f814 	bl	800b790 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c76a:	3318      	adds	r3, #24
 800c76c:	4618      	mov	r0, r3
 800c76e:	f7ff f80f 	bl	800b790 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c774:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c776:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c77a:	f1c3 0207 	rsb	r2, r3, #7
 800c77e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c780:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c784:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c786:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800c788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c78a:	2200      	movs	r2, #0
 800c78c:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c790:	2200      	movs	r2, #0
 800c792:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c796:	2200      	movs	r2, #0
 800c798:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c79c:	683a      	ldr	r2, [r7, #0]
 800c79e:	68f9      	ldr	r1, [r7, #12]
 800c7a0:	69b8      	ldr	r0, [r7, #24]
 800c7a2:	f000 ffa9 	bl	800d6f8 <pxPortInitialiseStack>
 800c7a6:	4602      	mov	r2, r0
 800c7a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7aa:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d002      	beq.n	800c7b8 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c7b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7b6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c7b8:	bf00      	nop
 800c7ba:	3720      	adds	r7, #32
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}

0800c7c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c7c8:	f001 f89e 	bl	800d908 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c7cc:	4b2a      	ldr	r3, [pc, #168]	; (800c878 <prvAddNewTaskToReadyList+0xb8>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	4a29      	ldr	r2, [pc, #164]	; (800c878 <prvAddNewTaskToReadyList+0xb8>)
 800c7d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c7d6:	4b29      	ldr	r3, [pc, #164]	; (800c87c <prvAddNewTaskToReadyList+0xbc>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d109      	bne.n	800c7f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c7de:	4a27      	ldr	r2, [pc, #156]	; (800c87c <prvAddNewTaskToReadyList+0xbc>)
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c7e4:	4b24      	ldr	r3, [pc, #144]	; (800c878 <prvAddNewTaskToReadyList+0xb8>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	2b01      	cmp	r3, #1
 800c7ea:	d110      	bne.n	800c80e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c7ec:	f000 fc8c 	bl	800d108 <prvInitialiseTaskLists>
 800c7f0:	e00d      	b.n	800c80e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c7f2:	4b23      	ldr	r3, [pc, #140]	; (800c880 <prvAddNewTaskToReadyList+0xc0>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d109      	bne.n	800c80e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c7fa:	4b20      	ldr	r3, [pc, #128]	; (800c87c <prvAddNewTaskToReadyList+0xbc>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c804:	429a      	cmp	r2, r3
 800c806:	d802      	bhi.n	800c80e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c808:	4a1c      	ldr	r2, [pc, #112]	; (800c87c <prvAddNewTaskToReadyList+0xbc>)
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c80e:	4b1d      	ldr	r3, [pc, #116]	; (800c884 <prvAddNewTaskToReadyList+0xc4>)
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	3301      	adds	r3, #1
 800c814:	4a1b      	ldr	r2, [pc, #108]	; (800c884 <prvAddNewTaskToReadyList+0xc4>)
 800c816:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c81c:	2201      	movs	r2, #1
 800c81e:	409a      	lsls	r2, r3
 800c820:	4b19      	ldr	r3, [pc, #100]	; (800c888 <prvAddNewTaskToReadyList+0xc8>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4313      	orrs	r3, r2
 800c826:	4a18      	ldr	r2, [pc, #96]	; (800c888 <prvAddNewTaskToReadyList+0xc8>)
 800c828:	6013      	str	r3, [r2, #0]
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c82e:	4613      	mov	r3, r2
 800c830:	009b      	lsls	r3, r3, #2
 800c832:	4413      	add	r3, r2
 800c834:	009b      	lsls	r3, r3, #2
 800c836:	4a15      	ldr	r2, [pc, #84]	; (800c88c <prvAddNewTaskToReadyList+0xcc>)
 800c838:	441a      	add	r2, r3
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	3304      	adds	r3, #4
 800c83e:	4619      	mov	r1, r3
 800c840:	4610      	mov	r0, r2
 800c842:	f7fe ffb2 	bl	800b7aa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c846:	f001 f891 	bl	800d96c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c84a:	4b0d      	ldr	r3, [pc, #52]	; (800c880 <prvAddNewTaskToReadyList+0xc0>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d00e      	beq.n	800c870 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c852:	4b0a      	ldr	r3, [pc, #40]	; (800c87c <prvAddNewTaskToReadyList+0xbc>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c85c:	429a      	cmp	r2, r3
 800c85e:	d207      	bcs.n	800c870 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c860:	4b0b      	ldr	r3, [pc, #44]	; (800c890 <prvAddNewTaskToReadyList+0xd0>)
 800c862:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c866:	601a      	str	r2, [r3, #0]
 800c868:	f3bf 8f4f 	dsb	sy
 800c86c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c870:	bf00      	nop
 800c872:	3708      	adds	r7, #8
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}
 800c878:	20000680 	.word	0x20000680
 800c87c:	20000580 	.word	0x20000580
 800c880:	2000068c 	.word	0x2000068c
 800c884:	2000069c 	.word	0x2000069c
 800c888:	20000688 	.word	0x20000688
 800c88c:	20000584 	.word	0x20000584
 800c890:	e000ed04 	.word	0xe000ed04

0800c894 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c894:	b580      	push	{r7, lr}
 800c896:	b08a      	sub	sp, #40	; 0x28
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
 800c89c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d10b      	bne.n	800c8c0 <vTaskDelayUntil+0x2c>
 800c8a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ac:	b672      	cpsid	i
 800c8ae:	f383 8811 	msr	BASEPRI, r3
 800c8b2:	f3bf 8f6f 	isb	sy
 800c8b6:	f3bf 8f4f 	dsb	sy
 800c8ba:	b662      	cpsie	i
 800c8bc:	617b      	str	r3, [r7, #20]
 800c8be:	e7fe      	b.n	800c8be <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d10b      	bne.n	800c8de <vTaskDelayUntil+0x4a>
 800c8c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ca:	b672      	cpsid	i
 800c8cc:	f383 8811 	msr	BASEPRI, r3
 800c8d0:	f3bf 8f6f 	isb	sy
 800c8d4:	f3bf 8f4f 	dsb	sy
 800c8d8:	b662      	cpsie	i
 800c8da:	613b      	str	r3, [r7, #16]
 800c8dc:	e7fe      	b.n	800c8dc <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 800c8de:	4b2a      	ldr	r3, [pc, #168]	; (800c988 <vTaskDelayUntil+0xf4>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d00b      	beq.n	800c8fe <vTaskDelayUntil+0x6a>
 800c8e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ea:	b672      	cpsid	i
 800c8ec:	f383 8811 	msr	BASEPRI, r3
 800c8f0:	f3bf 8f6f 	isb	sy
 800c8f4:	f3bf 8f4f 	dsb	sy
 800c8f8:	b662      	cpsie	i
 800c8fa:	60fb      	str	r3, [r7, #12]
 800c8fc:	e7fe      	b.n	800c8fc <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 800c8fe:	f000 f8e1 	bl	800cac4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c902:	4b22      	ldr	r3, [pc, #136]	; (800c98c <vTaskDelayUntil+0xf8>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	683a      	ldr	r2, [r7, #0]
 800c90e:	4413      	add	r3, r2
 800c910:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	6a3a      	ldr	r2, [r7, #32]
 800c918:	429a      	cmp	r2, r3
 800c91a:	d20b      	bcs.n	800c934 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	69fa      	ldr	r2, [r7, #28]
 800c922:	429a      	cmp	r2, r3
 800c924:	d211      	bcs.n	800c94a <vTaskDelayUntil+0xb6>
 800c926:	69fa      	ldr	r2, [r7, #28]
 800c928:	6a3b      	ldr	r3, [r7, #32]
 800c92a:	429a      	cmp	r2, r3
 800c92c:	d90d      	bls.n	800c94a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800c92e:	2301      	movs	r3, #1
 800c930:	627b      	str	r3, [r7, #36]	; 0x24
 800c932:	e00a      	b.n	800c94a <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	69fa      	ldr	r2, [r7, #28]
 800c93a:	429a      	cmp	r2, r3
 800c93c:	d303      	bcc.n	800c946 <vTaskDelayUntil+0xb2>
 800c93e:	69fa      	ldr	r2, [r7, #28]
 800c940:	6a3b      	ldr	r3, [r7, #32]
 800c942:	429a      	cmp	r2, r3
 800c944:	d901      	bls.n	800c94a <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800c946:	2301      	movs	r3, #1
 800c948:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	69fa      	ldr	r2, [r7, #28]
 800c94e:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c952:	2b00      	cmp	r3, #0
 800c954:	d006      	beq.n	800c964 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c956:	69fa      	ldr	r2, [r7, #28]
 800c958:	6a3b      	ldr	r3, [r7, #32]
 800c95a:	1ad3      	subs	r3, r2, r3
 800c95c:	2100      	movs	r1, #0
 800c95e:	4618      	mov	r0, r3
 800c960:	f000 fe64 	bl	800d62c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c964:	f000 f8bc 	bl	800cae0 <xTaskResumeAll>
 800c968:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c96a:	69bb      	ldr	r3, [r7, #24]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d107      	bne.n	800c980 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800c970:	4b07      	ldr	r3, [pc, #28]	; (800c990 <vTaskDelayUntil+0xfc>)
 800c972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c976:	601a      	str	r2, [r3, #0]
 800c978:	f3bf 8f4f 	dsb	sy
 800c97c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c980:	bf00      	nop
 800c982:	3728      	adds	r7, #40	; 0x28
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}
 800c988:	200006a8 	.word	0x200006a8
 800c98c:	20000684 	.word	0x20000684
 800c990:	e000ed04 	.word	0xe000ed04

0800c994 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c994:	b580      	push	{r7, lr}
 800c996:	b084      	sub	sp, #16
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c99c:	2300      	movs	r3, #0
 800c99e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d018      	beq.n	800c9d8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c9a6:	4b14      	ldr	r3, [pc, #80]	; (800c9f8 <vTaskDelay+0x64>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d00b      	beq.n	800c9c6 <vTaskDelay+0x32>
 800c9ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9b2:	b672      	cpsid	i
 800c9b4:	f383 8811 	msr	BASEPRI, r3
 800c9b8:	f3bf 8f6f 	isb	sy
 800c9bc:	f3bf 8f4f 	dsb	sy
 800c9c0:	b662      	cpsie	i
 800c9c2:	60bb      	str	r3, [r7, #8]
 800c9c4:	e7fe      	b.n	800c9c4 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800c9c6:	f000 f87d 	bl	800cac4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c9ca:	2100      	movs	r1, #0
 800c9cc:	6878      	ldr	r0, [r7, #4]
 800c9ce:	f000 fe2d 	bl	800d62c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c9d2:	f000 f885 	bl	800cae0 <xTaskResumeAll>
 800c9d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c9d8:	68fb      	ldr	r3, [r7, #12]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d107      	bne.n	800c9ee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800c9de:	4b07      	ldr	r3, [pc, #28]	; (800c9fc <vTaskDelay+0x68>)
 800c9e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9e4:	601a      	str	r2, [r3, #0]
 800c9e6:	f3bf 8f4f 	dsb	sy
 800c9ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c9ee:	bf00      	nop
 800c9f0:	3710      	adds	r7, #16
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	bd80      	pop	{r7, pc}
 800c9f6:	bf00      	nop
 800c9f8:	200006a8 	.word	0x200006a8
 800c9fc:	e000ed04 	.word	0xe000ed04

0800ca00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b08a      	sub	sp, #40	; 0x28
 800ca04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ca06:	2300      	movs	r3, #0
 800ca08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ca0e:	463a      	mov	r2, r7
 800ca10:	1d39      	adds	r1, r7, #4
 800ca12:	f107 0308 	add.w	r3, r7, #8
 800ca16:	4618      	mov	r0, r3
 800ca18:	f7f3 fde4 	bl	80005e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ca1c:	6839      	ldr	r1, [r7, #0]
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	68ba      	ldr	r2, [r7, #8]
 800ca22:	9202      	str	r2, [sp, #8]
 800ca24:	9301      	str	r3, [sp, #4]
 800ca26:	2300      	movs	r3, #0
 800ca28:	9300      	str	r3, [sp, #0]
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	460a      	mov	r2, r1
 800ca2e:	491f      	ldr	r1, [pc, #124]	; (800caac <vTaskStartScheduler+0xac>)
 800ca30:	481f      	ldr	r0, [pc, #124]	; (800cab0 <vTaskStartScheduler+0xb0>)
 800ca32:	f7ff fd8d 	bl	800c550 <xTaskCreateStatic>
 800ca36:	4602      	mov	r2, r0
 800ca38:	4b1e      	ldr	r3, [pc, #120]	; (800cab4 <vTaskStartScheduler+0xb4>)
 800ca3a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ca3c:	4b1d      	ldr	r3, [pc, #116]	; (800cab4 <vTaskStartScheduler+0xb4>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d002      	beq.n	800ca4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ca44:	2301      	movs	r3, #1
 800ca46:	617b      	str	r3, [r7, #20]
 800ca48:	e001      	b.n	800ca4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ca4e:	697b      	ldr	r3, [r7, #20]
 800ca50:	2b01      	cmp	r3, #1
 800ca52:	d117      	bne.n	800ca84 <vTaskStartScheduler+0x84>
 800ca54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca58:	b672      	cpsid	i
 800ca5a:	f383 8811 	msr	BASEPRI, r3
 800ca5e:	f3bf 8f6f 	isb	sy
 800ca62:	f3bf 8f4f 	dsb	sy
 800ca66:	b662      	cpsie	i
 800ca68:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ca6a:	4b13      	ldr	r3, [pc, #76]	; (800cab8 <vTaskStartScheduler+0xb8>)
 800ca6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ca70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ca72:	4b12      	ldr	r3, [pc, #72]	; (800cabc <vTaskStartScheduler+0xbc>)
 800ca74:	2201      	movs	r2, #1
 800ca76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ca78:	4b11      	ldr	r3, [pc, #68]	; (800cac0 <vTaskStartScheduler+0xc0>)
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ca7e:	f000 fec7 	bl	800d810 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ca82:	e00f      	b.n	800caa4 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ca84:	697b      	ldr	r3, [r7, #20]
 800ca86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ca8a:	d10b      	bne.n	800caa4 <vTaskStartScheduler+0xa4>
 800ca8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca90:	b672      	cpsid	i
 800ca92:	f383 8811 	msr	BASEPRI, r3
 800ca96:	f3bf 8f6f 	isb	sy
 800ca9a:	f3bf 8f4f 	dsb	sy
 800ca9e:	b662      	cpsie	i
 800caa0:	60fb      	str	r3, [r7, #12]
 800caa2:	e7fe      	b.n	800caa2 <vTaskStartScheduler+0xa2>
}
 800caa4:	bf00      	nop
 800caa6:	3718      	adds	r7, #24
 800caa8:	46bd      	mov	sp, r7
 800caaa:	bd80      	pop	{r7, pc}
 800caac:	0800e8cc 	.word	0x0800e8cc
 800cab0:	0800d0d5 	.word	0x0800d0d5
 800cab4:	200006a4 	.word	0x200006a4
 800cab8:	200006a0 	.word	0x200006a0
 800cabc:	2000068c 	.word	0x2000068c
 800cac0:	20000684 	.word	0x20000684

0800cac4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cac4:	b480      	push	{r7}
 800cac6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800cac8:	4b04      	ldr	r3, [pc, #16]	; (800cadc <vTaskSuspendAll+0x18>)
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	3301      	adds	r3, #1
 800cace:	4a03      	ldr	r2, [pc, #12]	; (800cadc <vTaskSuspendAll+0x18>)
 800cad0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800cad2:	bf00      	nop
 800cad4:	46bd      	mov	sp, r7
 800cad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cada:	4770      	bx	lr
 800cadc:	200006a8 	.word	0x200006a8

0800cae0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b084      	sub	sp, #16
 800cae4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cae6:	2300      	movs	r3, #0
 800cae8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800caea:	2300      	movs	r3, #0
 800caec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800caee:	4b42      	ldr	r3, [pc, #264]	; (800cbf8 <xTaskResumeAll+0x118>)
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d10b      	bne.n	800cb0e <xTaskResumeAll+0x2e>
 800caf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cafa:	b672      	cpsid	i
 800cafc:	f383 8811 	msr	BASEPRI, r3
 800cb00:	f3bf 8f6f 	isb	sy
 800cb04:	f3bf 8f4f 	dsb	sy
 800cb08:	b662      	cpsie	i
 800cb0a:	603b      	str	r3, [r7, #0]
 800cb0c:	e7fe      	b.n	800cb0c <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cb0e:	f000 fefb 	bl	800d908 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cb12:	4b39      	ldr	r3, [pc, #228]	; (800cbf8 <xTaskResumeAll+0x118>)
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	3b01      	subs	r3, #1
 800cb18:	4a37      	ldr	r2, [pc, #220]	; (800cbf8 <xTaskResumeAll+0x118>)
 800cb1a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cb1c:	4b36      	ldr	r3, [pc, #216]	; (800cbf8 <xTaskResumeAll+0x118>)
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d161      	bne.n	800cbe8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cb24:	4b35      	ldr	r3, [pc, #212]	; (800cbfc <xTaskResumeAll+0x11c>)
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d05d      	beq.n	800cbe8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cb2c:	e02e      	b.n	800cb8c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb2e:	4b34      	ldr	r3, [pc, #208]	; (800cc00 <xTaskResumeAll+0x120>)
 800cb30:	68db      	ldr	r3, [r3, #12]
 800cb32:	68db      	ldr	r3, [r3, #12]
 800cb34:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	3318      	adds	r3, #24
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f7fe fe92 	bl	800b864 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	3304      	adds	r3, #4
 800cb44:	4618      	mov	r0, r3
 800cb46:	f7fe fe8d 	bl	800b864 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb4e:	2201      	movs	r2, #1
 800cb50:	409a      	lsls	r2, r3
 800cb52:	4b2c      	ldr	r3, [pc, #176]	; (800cc04 <xTaskResumeAll+0x124>)
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	4313      	orrs	r3, r2
 800cb58:	4a2a      	ldr	r2, [pc, #168]	; (800cc04 <xTaskResumeAll+0x124>)
 800cb5a:	6013      	str	r3, [r2, #0]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb60:	4613      	mov	r3, r2
 800cb62:	009b      	lsls	r3, r3, #2
 800cb64:	4413      	add	r3, r2
 800cb66:	009b      	lsls	r3, r3, #2
 800cb68:	4a27      	ldr	r2, [pc, #156]	; (800cc08 <xTaskResumeAll+0x128>)
 800cb6a:	441a      	add	r2, r3
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	3304      	adds	r3, #4
 800cb70:	4619      	mov	r1, r3
 800cb72:	4610      	mov	r0, r2
 800cb74:	f7fe fe19 	bl	800b7aa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb7c:	4b23      	ldr	r3, [pc, #140]	; (800cc0c <xTaskResumeAll+0x12c>)
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb82:	429a      	cmp	r2, r3
 800cb84:	d302      	bcc.n	800cb8c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800cb86:	4b22      	ldr	r3, [pc, #136]	; (800cc10 <xTaskResumeAll+0x130>)
 800cb88:	2201      	movs	r2, #1
 800cb8a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cb8c:	4b1c      	ldr	r3, [pc, #112]	; (800cc00 <xTaskResumeAll+0x120>)
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d1cc      	bne.n	800cb2e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d001      	beq.n	800cb9e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800cb9a:	f000 fb51 	bl	800d240 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800cb9e:	4b1d      	ldr	r3, [pc, #116]	; (800cc14 <xTaskResumeAll+0x134>)
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d010      	beq.n	800cbcc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800cbaa:	f000 f847 	bl	800cc3c <xTaskIncrementTick>
 800cbae:	4603      	mov	r3, r0
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d002      	beq.n	800cbba <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800cbb4:	4b16      	ldr	r3, [pc, #88]	; (800cc10 <xTaskResumeAll+0x130>)
 800cbb6:	2201      	movs	r2, #1
 800cbb8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	3b01      	subs	r3, #1
 800cbbe:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d1f1      	bne.n	800cbaa <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800cbc6:	4b13      	ldr	r3, [pc, #76]	; (800cc14 <xTaskResumeAll+0x134>)
 800cbc8:	2200      	movs	r2, #0
 800cbca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800cbcc:	4b10      	ldr	r3, [pc, #64]	; (800cc10 <xTaskResumeAll+0x130>)
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d009      	beq.n	800cbe8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800cbd8:	4b0f      	ldr	r3, [pc, #60]	; (800cc18 <xTaskResumeAll+0x138>)
 800cbda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cbde:	601a      	str	r2, [r3, #0]
 800cbe0:	f3bf 8f4f 	dsb	sy
 800cbe4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cbe8:	f000 fec0 	bl	800d96c <vPortExitCritical>

	return xAlreadyYielded;
 800cbec:	68bb      	ldr	r3, [r7, #8]
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3710      	adds	r7, #16
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}
 800cbf6:	bf00      	nop
 800cbf8:	200006a8 	.word	0x200006a8
 800cbfc:	20000680 	.word	0x20000680
 800cc00:	20000640 	.word	0x20000640
 800cc04:	20000688 	.word	0x20000688
 800cc08:	20000584 	.word	0x20000584
 800cc0c:	20000580 	.word	0x20000580
 800cc10:	20000694 	.word	0x20000694
 800cc14:	20000690 	.word	0x20000690
 800cc18:	e000ed04 	.word	0xe000ed04

0800cc1c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800cc1c:	b480      	push	{r7}
 800cc1e:	b083      	sub	sp, #12
 800cc20:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800cc22:	4b05      	ldr	r3, [pc, #20]	; (800cc38 <xTaskGetTickCount+0x1c>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800cc28:	687b      	ldr	r3, [r7, #4]
}
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	370c      	adds	r7, #12
 800cc2e:	46bd      	mov	sp, r7
 800cc30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc34:	4770      	bx	lr
 800cc36:	bf00      	nop
 800cc38:	20000684 	.word	0x20000684

0800cc3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b086      	sub	sp, #24
 800cc40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800cc42:	2300      	movs	r3, #0
 800cc44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cc46:	4b4f      	ldr	r3, [pc, #316]	; (800cd84 <xTaskIncrementTick+0x148>)
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	f040 8089 	bne.w	800cd62 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800cc50:	4b4d      	ldr	r3, [pc, #308]	; (800cd88 <xTaskIncrementTick+0x14c>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	3301      	adds	r3, #1
 800cc56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800cc58:	4a4b      	ldr	r2, [pc, #300]	; (800cd88 <xTaskIncrementTick+0x14c>)
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800cc5e:	693b      	ldr	r3, [r7, #16]
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d121      	bne.n	800cca8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800cc64:	4b49      	ldr	r3, [pc, #292]	; (800cd8c <xTaskIncrementTick+0x150>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d00b      	beq.n	800cc86 <xTaskIncrementTick+0x4a>
 800cc6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc72:	b672      	cpsid	i
 800cc74:	f383 8811 	msr	BASEPRI, r3
 800cc78:	f3bf 8f6f 	isb	sy
 800cc7c:	f3bf 8f4f 	dsb	sy
 800cc80:	b662      	cpsie	i
 800cc82:	603b      	str	r3, [r7, #0]
 800cc84:	e7fe      	b.n	800cc84 <xTaskIncrementTick+0x48>
 800cc86:	4b41      	ldr	r3, [pc, #260]	; (800cd8c <xTaskIncrementTick+0x150>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	60fb      	str	r3, [r7, #12]
 800cc8c:	4b40      	ldr	r3, [pc, #256]	; (800cd90 <xTaskIncrementTick+0x154>)
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	4a3e      	ldr	r2, [pc, #248]	; (800cd8c <xTaskIncrementTick+0x150>)
 800cc92:	6013      	str	r3, [r2, #0]
 800cc94:	4a3e      	ldr	r2, [pc, #248]	; (800cd90 <xTaskIncrementTick+0x154>)
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	6013      	str	r3, [r2, #0]
 800cc9a:	4b3e      	ldr	r3, [pc, #248]	; (800cd94 <xTaskIncrementTick+0x158>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	3301      	adds	r3, #1
 800cca0:	4a3c      	ldr	r2, [pc, #240]	; (800cd94 <xTaskIncrementTick+0x158>)
 800cca2:	6013      	str	r3, [r2, #0]
 800cca4:	f000 facc 	bl	800d240 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800cca8:	4b3b      	ldr	r3, [pc, #236]	; (800cd98 <xTaskIncrementTick+0x15c>)
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	693a      	ldr	r2, [r7, #16]
 800ccae:	429a      	cmp	r2, r3
 800ccb0:	d348      	bcc.n	800cd44 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ccb2:	4b36      	ldr	r3, [pc, #216]	; (800cd8c <xTaskIncrementTick+0x150>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d104      	bne.n	800ccc6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccbc:	4b36      	ldr	r3, [pc, #216]	; (800cd98 <xTaskIncrementTick+0x15c>)
 800ccbe:	f04f 32ff 	mov.w	r2, #4294967295
 800ccc2:	601a      	str	r2, [r3, #0]
					break;
 800ccc4:	e03e      	b.n	800cd44 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ccc6:	4b31      	ldr	r3, [pc, #196]	; (800cd8c <xTaskIncrementTick+0x150>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	68db      	ldr	r3, [r3, #12]
 800cccc:	68db      	ldr	r3, [r3, #12]
 800ccce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ccd0:	68bb      	ldr	r3, [r7, #8]
 800ccd2:	685b      	ldr	r3, [r3, #4]
 800ccd4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ccd6:	693a      	ldr	r2, [r7, #16]
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	429a      	cmp	r2, r3
 800ccdc:	d203      	bcs.n	800cce6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ccde:	4a2e      	ldr	r2, [pc, #184]	; (800cd98 <xTaskIncrementTick+0x15c>)
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800cce4:	e02e      	b.n	800cd44 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cce6:	68bb      	ldr	r3, [r7, #8]
 800cce8:	3304      	adds	r3, #4
 800ccea:	4618      	mov	r0, r3
 800ccec:	f7fe fdba 	bl	800b864 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ccf0:	68bb      	ldr	r3, [r7, #8]
 800ccf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d004      	beq.n	800cd02 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	3318      	adds	r3, #24
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	f7fe fdb1 	bl	800b864 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800cd02:	68bb      	ldr	r3, [r7, #8]
 800cd04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd06:	2201      	movs	r2, #1
 800cd08:	409a      	lsls	r2, r3
 800cd0a:	4b24      	ldr	r3, [pc, #144]	; (800cd9c <xTaskIncrementTick+0x160>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	4313      	orrs	r3, r2
 800cd10:	4a22      	ldr	r2, [pc, #136]	; (800cd9c <xTaskIncrementTick+0x160>)
 800cd12:	6013      	str	r3, [r2, #0]
 800cd14:	68bb      	ldr	r3, [r7, #8]
 800cd16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd18:	4613      	mov	r3, r2
 800cd1a:	009b      	lsls	r3, r3, #2
 800cd1c:	4413      	add	r3, r2
 800cd1e:	009b      	lsls	r3, r3, #2
 800cd20:	4a1f      	ldr	r2, [pc, #124]	; (800cda0 <xTaskIncrementTick+0x164>)
 800cd22:	441a      	add	r2, r3
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	3304      	adds	r3, #4
 800cd28:	4619      	mov	r1, r3
 800cd2a:	4610      	mov	r0, r2
 800cd2c:	f7fe fd3d 	bl	800b7aa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cd30:	68bb      	ldr	r3, [r7, #8]
 800cd32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd34:	4b1b      	ldr	r3, [pc, #108]	; (800cda4 <xTaskIncrementTick+0x168>)
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd3a:	429a      	cmp	r2, r3
 800cd3c:	d3b9      	bcc.n	800ccb2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800cd3e:	2301      	movs	r3, #1
 800cd40:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cd42:	e7b6      	b.n	800ccb2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cd44:	4b17      	ldr	r3, [pc, #92]	; (800cda4 <xTaskIncrementTick+0x168>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd4a:	4915      	ldr	r1, [pc, #84]	; (800cda0 <xTaskIncrementTick+0x164>)
 800cd4c:	4613      	mov	r3, r2
 800cd4e:	009b      	lsls	r3, r3, #2
 800cd50:	4413      	add	r3, r2
 800cd52:	009b      	lsls	r3, r3, #2
 800cd54:	440b      	add	r3, r1
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	2b01      	cmp	r3, #1
 800cd5a:	d907      	bls.n	800cd6c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 800cd5c:	2301      	movs	r3, #1
 800cd5e:	617b      	str	r3, [r7, #20]
 800cd60:	e004      	b.n	800cd6c <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800cd62:	4b11      	ldr	r3, [pc, #68]	; (800cda8 <xTaskIncrementTick+0x16c>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	3301      	adds	r3, #1
 800cd68:	4a0f      	ldr	r2, [pc, #60]	; (800cda8 <xTaskIncrementTick+0x16c>)
 800cd6a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800cd6c:	4b0f      	ldr	r3, [pc, #60]	; (800cdac <xTaskIncrementTick+0x170>)
 800cd6e:	681b      	ldr	r3, [r3, #0]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d001      	beq.n	800cd78 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 800cd74:	2301      	movs	r3, #1
 800cd76:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800cd78:	697b      	ldr	r3, [r7, #20]
}
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	3718      	adds	r7, #24
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}
 800cd82:	bf00      	nop
 800cd84:	200006a8 	.word	0x200006a8
 800cd88:	20000684 	.word	0x20000684
 800cd8c:	20000638 	.word	0x20000638
 800cd90:	2000063c 	.word	0x2000063c
 800cd94:	20000698 	.word	0x20000698
 800cd98:	200006a0 	.word	0x200006a0
 800cd9c:	20000688 	.word	0x20000688
 800cda0:	20000584 	.word	0x20000584
 800cda4:	20000580 	.word	0x20000580
 800cda8:	20000690 	.word	0x20000690
 800cdac:	20000694 	.word	0x20000694

0800cdb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b088      	sub	sp, #32
 800cdb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cdb6:	4b3a      	ldr	r3, [pc, #232]	; (800cea0 <vTaskSwitchContext+0xf0>)
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d003      	beq.n	800cdc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cdbe:	4b39      	ldr	r3, [pc, #228]	; (800cea4 <vTaskSwitchContext+0xf4>)
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cdc4:	e067      	b.n	800ce96 <vTaskSwitchContext+0xe6>
		xYieldPending = pdFALSE;
 800cdc6:	4b37      	ldr	r3, [pc, #220]	; (800cea4 <vTaskSwitchContext+0xf4>)
 800cdc8:	2200      	movs	r2, #0
 800cdca:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800cdcc:	4b36      	ldr	r3, [pc, #216]	; (800cea8 <vTaskSwitchContext+0xf8>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cdd2:	61fb      	str	r3, [r7, #28]
 800cdd4:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800cdd8:	61bb      	str	r3, [r7, #24]
 800cdda:	69fb      	ldr	r3, [r7, #28]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	69ba      	ldr	r2, [r7, #24]
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d111      	bne.n	800ce08 <vTaskSwitchContext+0x58>
 800cde4:	69fb      	ldr	r3, [r7, #28]
 800cde6:	3304      	adds	r3, #4
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	69ba      	ldr	r2, [r7, #24]
 800cdec:	429a      	cmp	r2, r3
 800cdee:	d10b      	bne.n	800ce08 <vTaskSwitchContext+0x58>
 800cdf0:	69fb      	ldr	r3, [r7, #28]
 800cdf2:	3308      	adds	r3, #8
 800cdf4:	681b      	ldr	r3, [r3, #0]
 800cdf6:	69ba      	ldr	r2, [r7, #24]
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	d105      	bne.n	800ce08 <vTaskSwitchContext+0x58>
 800cdfc:	69fb      	ldr	r3, [r7, #28]
 800cdfe:	330c      	adds	r3, #12
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	69ba      	ldr	r2, [r7, #24]
 800ce04:	429a      	cmp	r2, r3
 800ce06:	d008      	beq.n	800ce1a <vTaskSwitchContext+0x6a>
 800ce08:	4b27      	ldr	r3, [pc, #156]	; (800cea8 <vTaskSwitchContext+0xf8>)
 800ce0a:	681a      	ldr	r2, [r3, #0]
 800ce0c:	4b26      	ldr	r3, [pc, #152]	; (800cea8 <vTaskSwitchContext+0xf8>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	3334      	adds	r3, #52	; 0x34
 800ce12:	4619      	mov	r1, r3
 800ce14:	4610      	mov	r0, r2
 800ce16:	f7f3 fbd2 	bl	80005be <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ce1a:	4b24      	ldr	r3, [pc, #144]	; (800ceac <vTaskSwitchContext+0xfc>)
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	fab3 f383 	clz	r3, r3
 800ce26:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ce28:	7afb      	ldrb	r3, [r7, #11]
 800ce2a:	f1c3 031f 	rsb	r3, r3, #31
 800ce2e:	617b      	str	r3, [r7, #20]
 800ce30:	491f      	ldr	r1, [pc, #124]	; (800ceb0 <vTaskSwitchContext+0x100>)
 800ce32:	697a      	ldr	r2, [r7, #20]
 800ce34:	4613      	mov	r3, r2
 800ce36:	009b      	lsls	r3, r3, #2
 800ce38:	4413      	add	r3, r2
 800ce3a:	009b      	lsls	r3, r3, #2
 800ce3c:	440b      	add	r3, r1
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d10b      	bne.n	800ce5c <vTaskSwitchContext+0xac>
	__asm volatile
 800ce44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce48:	b672      	cpsid	i
 800ce4a:	f383 8811 	msr	BASEPRI, r3
 800ce4e:	f3bf 8f6f 	isb	sy
 800ce52:	f3bf 8f4f 	dsb	sy
 800ce56:	b662      	cpsie	i
 800ce58:	607b      	str	r3, [r7, #4]
 800ce5a:	e7fe      	b.n	800ce5a <vTaskSwitchContext+0xaa>
 800ce5c:	697a      	ldr	r2, [r7, #20]
 800ce5e:	4613      	mov	r3, r2
 800ce60:	009b      	lsls	r3, r3, #2
 800ce62:	4413      	add	r3, r2
 800ce64:	009b      	lsls	r3, r3, #2
 800ce66:	4a12      	ldr	r2, [pc, #72]	; (800ceb0 <vTaskSwitchContext+0x100>)
 800ce68:	4413      	add	r3, r2
 800ce6a:	613b      	str	r3, [r7, #16]
 800ce6c:	693b      	ldr	r3, [r7, #16]
 800ce6e:	685b      	ldr	r3, [r3, #4]
 800ce70:	685a      	ldr	r2, [r3, #4]
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	605a      	str	r2, [r3, #4]
 800ce76:	693b      	ldr	r3, [r7, #16]
 800ce78:	685a      	ldr	r2, [r3, #4]
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	3308      	adds	r3, #8
 800ce7e:	429a      	cmp	r2, r3
 800ce80:	d104      	bne.n	800ce8c <vTaskSwitchContext+0xdc>
 800ce82:	693b      	ldr	r3, [r7, #16]
 800ce84:	685b      	ldr	r3, [r3, #4]
 800ce86:	685a      	ldr	r2, [r3, #4]
 800ce88:	693b      	ldr	r3, [r7, #16]
 800ce8a:	605a      	str	r2, [r3, #4]
 800ce8c:	693b      	ldr	r3, [r7, #16]
 800ce8e:	685b      	ldr	r3, [r3, #4]
 800ce90:	68db      	ldr	r3, [r3, #12]
 800ce92:	4a05      	ldr	r2, [pc, #20]	; (800cea8 <vTaskSwitchContext+0xf8>)
 800ce94:	6013      	str	r3, [r2, #0]
}
 800ce96:	bf00      	nop
 800ce98:	3720      	adds	r7, #32
 800ce9a:	46bd      	mov	sp, r7
 800ce9c:	bd80      	pop	{r7, pc}
 800ce9e:	bf00      	nop
 800cea0:	200006a8 	.word	0x200006a8
 800cea4:	20000694 	.word	0x20000694
 800cea8:	20000580 	.word	0x20000580
 800ceac:	20000688 	.word	0x20000688
 800ceb0:	20000584 	.word	0x20000584

0800ceb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ceb4:	b580      	push	{r7, lr}
 800ceb6:	b084      	sub	sp, #16
 800ceb8:	af00      	add	r7, sp, #0
 800ceba:	6078      	str	r0, [r7, #4]
 800cebc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d10b      	bne.n	800cedc <vTaskPlaceOnEventList+0x28>
 800cec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cec8:	b672      	cpsid	i
 800ceca:	f383 8811 	msr	BASEPRI, r3
 800cece:	f3bf 8f6f 	isb	sy
 800ced2:	f3bf 8f4f 	dsb	sy
 800ced6:	b662      	cpsie	i
 800ced8:	60fb      	str	r3, [r7, #12]
 800ceda:	e7fe      	b.n	800ceda <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cedc:	4b07      	ldr	r3, [pc, #28]	; (800cefc <vTaskPlaceOnEventList+0x48>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	3318      	adds	r3, #24
 800cee2:	4619      	mov	r1, r3
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f7fe fc84 	bl	800b7f2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ceea:	2101      	movs	r1, #1
 800ceec:	6838      	ldr	r0, [r7, #0]
 800ceee:	f000 fb9d 	bl	800d62c <prvAddCurrentTaskToDelayedList>
}
 800cef2:	bf00      	nop
 800cef4:	3710      	adds	r7, #16
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}
 800cefa:	bf00      	nop
 800cefc:	20000580 	.word	0x20000580

0800cf00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b086      	sub	sp, #24
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	68db      	ldr	r3, [r3, #12]
 800cf0c:	68db      	ldr	r3, [r3, #12]
 800cf0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d10b      	bne.n	800cf2e <xTaskRemoveFromEventList+0x2e>
 800cf16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf1a:	b672      	cpsid	i
 800cf1c:	f383 8811 	msr	BASEPRI, r3
 800cf20:	f3bf 8f6f 	isb	sy
 800cf24:	f3bf 8f4f 	dsb	sy
 800cf28:	b662      	cpsie	i
 800cf2a:	60fb      	str	r3, [r7, #12]
 800cf2c:	e7fe      	b.n	800cf2c <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	3318      	adds	r3, #24
 800cf32:	4618      	mov	r0, r3
 800cf34:	f7fe fc96 	bl	800b864 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cf38:	4b1d      	ldr	r3, [pc, #116]	; (800cfb0 <xTaskRemoveFromEventList+0xb0>)
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d11c      	bne.n	800cf7a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	3304      	adds	r3, #4
 800cf44:	4618      	mov	r0, r3
 800cf46:	f7fe fc8d 	bl	800b864 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cf4a:	693b      	ldr	r3, [r7, #16]
 800cf4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf4e:	2201      	movs	r2, #1
 800cf50:	409a      	lsls	r2, r3
 800cf52:	4b18      	ldr	r3, [pc, #96]	; (800cfb4 <xTaskRemoveFromEventList+0xb4>)
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	4313      	orrs	r3, r2
 800cf58:	4a16      	ldr	r2, [pc, #88]	; (800cfb4 <xTaskRemoveFromEventList+0xb4>)
 800cf5a:	6013      	str	r3, [r2, #0]
 800cf5c:	693b      	ldr	r3, [r7, #16]
 800cf5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf60:	4613      	mov	r3, r2
 800cf62:	009b      	lsls	r3, r3, #2
 800cf64:	4413      	add	r3, r2
 800cf66:	009b      	lsls	r3, r3, #2
 800cf68:	4a13      	ldr	r2, [pc, #76]	; (800cfb8 <xTaskRemoveFromEventList+0xb8>)
 800cf6a:	441a      	add	r2, r3
 800cf6c:	693b      	ldr	r3, [r7, #16]
 800cf6e:	3304      	adds	r3, #4
 800cf70:	4619      	mov	r1, r3
 800cf72:	4610      	mov	r0, r2
 800cf74:	f7fe fc19 	bl	800b7aa <vListInsertEnd>
 800cf78:	e005      	b.n	800cf86 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cf7a:	693b      	ldr	r3, [r7, #16]
 800cf7c:	3318      	adds	r3, #24
 800cf7e:	4619      	mov	r1, r3
 800cf80:	480e      	ldr	r0, [pc, #56]	; (800cfbc <xTaskRemoveFromEventList+0xbc>)
 800cf82:	f7fe fc12 	bl	800b7aa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cf86:	693b      	ldr	r3, [r7, #16]
 800cf88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf8a:	4b0d      	ldr	r3, [pc, #52]	; (800cfc0 <xTaskRemoveFromEventList+0xc0>)
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf90:	429a      	cmp	r2, r3
 800cf92:	d905      	bls.n	800cfa0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cf94:	2301      	movs	r3, #1
 800cf96:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cf98:	4b0a      	ldr	r3, [pc, #40]	; (800cfc4 <xTaskRemoveFromEventList+0xc4>)
 800cf9a:	2201      	movs	r2, #1
 800cf9c:	601a      	str	r2, [r3, #0]
 800cf9e:	e001      	b.n	800cfa4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cfa4:	697b      	ldr	r3, [r7, #20]
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	3718      	adds	r7, #24
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	200006a8 	.word	0x200006a8
 800cfb4:	20000688 	.word	0x20000688
 800cfb8:	20000584 	.word	0x20000584
 800cfbc:	20000640 	.word	0x20000640
 800cfc0:	20000580 	.word	0x20000580
 800cfc4:	20000694 	.word	0x20000694

0800cfc8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b083      	sub	sp, #12
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cfd0:	4b06      	ldr	r3, [pc, #24]	; (800cfec <vTaskInternalSetTimeOutState+0x24>)
 800cfd2:	681a      	ldr	r2, [r3, #0]
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cfd8:	4b05      	ldr	r3, [pc, #20]	; (800cff0 <vTaskInternalSetTimeOutState+0x28>)
 800cfda:	681a      	ldr	r2, [r3, #0]
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	605a      	str	r2, [r3, #4]
}
 800cfe0:	bf00      	nop
 800cfe2:	370c      	adds	r7, #12
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfea:	4770      	bx	lr
 800cfec:	20000698 	.word	0x20000698
 800cff0:	20000684 	.word	0x20000684

0800cff4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b088      	sub	sp, #32
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
 800cffc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d10b      	bne.n	800d01c <xTaskCheckForTimeOut+0x28>
 800d004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d008:	b672      	cpsid	i
 800d00a:	f383 8811 	msr	BASEPRI, r3
 800d00e:	f3bf 8f6f 	isb	sy
 800d012:	f3bf 8f4f 	dsb	sy
 800d016:	b662      	cpsie	i
 800d018:	613b      	str	r3, [r7, #16]
 800d01a:	e7fe      	b.n	800d01a <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d10b      	bne.n	800d03a <xTaskCheckForTimeOut+0x46>
 800d022:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d026:	b672      	cpsid	i
 800d028:	f383 8811 	msr	BASEPRI, r3
 800d02c:	f3bf 8f6f 	isb	sy
 800d030:	f3bf 8f4f 	dsb	sy
 800d034:	b662      	cpsie	i
 800d036:	60fb      	str	r3, [r7, #12]
 800d038:	e7fe      	b.n	800d038 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 800d03a:	f000 fc65 	bl	800d908 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d03e:	4b1d      	ldr	r3, [pc, #116]	; (800d0b4 <xTaskCheckForTimeOut+0xc0>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	685b      	ldr	r3, [r3, #4]
 800d048:	69ba      	ldr	r2, [r7, #24]
 800d04a:	1ad3      	subs	r3, r2, r3
 800d04c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d056:	d102      	bne.n	800d05e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d058:	2300      	movs	r3, #0
 800d05a:	61fb      	str	r3, [r7, #28]
 800d05c:	e023      	b.n	800d0a6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681a      	ldr	r2, [r3, #0]
 800d062:	4b15      	ldr	r3, [pc, #84]	; (800d0b8 <xTaskCheckForTimeOut+0xc4>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	429a      	cmp	r2, r3
 800d068:	d007      	beq.n	800d07a <xTaskCheckForTimeOut+0x86>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	685b      	ldr	r3, [r3, #4]
 800d06e:	69ba      	ldr	r2, [r7, #24]
 800d070:	429a      	cmp	r2, r3
 800d072:	d302      	bcc.n	800d07a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d074:	2301      	movs	r3, #1
 800d076:	61fb      	str	r3, [r7, #28]
 800d078:	e015      	b.n	800d0a6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d07a:	683b      	ldr	r3, [r7, #0]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	697a      	ldr	r2, [r7, #20]
 800d080:	429a      	cmp	r2, r3
 800d082:	d20b      	bcs.n	800d09c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d084:	683b      	ldr	r3, [r7, #0]
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	697b      	ldr	r3, [r7, #20]
 800d08a:	1ad2      	subs	r2, r2, r3
 800d08c:	683b      	ldr	r3, [r7, #0]
 800d08e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d090:	6878      	ldr	r0, [r7, #4]
 800d092:	f7ff ff99 	bl	800cfc8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d096:	2300      	movs	r3, #0
 800d098:	61fb      	str	r3, [r7, #28]
 800d09a:	e004      	b.n	800d0a6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	2200      	movs	r2, #0
 800d0a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d0a2:	2301      	movs	r3, #1
 800d0a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d0a6:	f000 fc61 	bl	800d96c <vPortExitCritical>

	return xReturn;
 800d0aa:	69fb      	ldr	r3, [r7, #28]
}
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	3720      	adds	r7, #32
 800d0b0:	46bd      	mov	sp, r7
 800d0b2:	bd80      	pop	{r7, pc}
 800d0b4:	20000684 	.word	0x20000684
 800d0b8:	20000698 	.word	0x20000698

0800d0bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d0bc:	b480      	push	{r7}
 800d0be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d0c0:	4b03      	ldr	r3, [pc, #12]	; (800d0d0 <vTaskMissedYield+0x14>)
 800d0c2:	2201      	movs	r2, #1
 800d0c4:	601a      	str	r2, [r3, #0]
}
 800d0c6:	bf00      	nop
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ce:	4770      	bx	lr
 800d0d0:	20000694 	.word	0x20000694

0800d0d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b082      	sub	sp, #8
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d0dc:	f000 f854 	bl	800d188 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d0e0:	4b07      	ldr	r3, [pc, #28]	; (800d100 <prvIdleTask+0x2c>)
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	2b01      	cmp	r3, #1
 800d0e6:	d907      	bls.n	800d0f8 <prvIdleTask+0x24>
			{
				taskYIELD();
 800d0e8:	4b06      	ldr	r3, [pc, #24]	; (800d104 <prvIdleTask+0x30>)
 800d0ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0ee:	601a      	str	r2, [r3, #0]
 800d0f0:	f3bf 8f4f 	dsb	sy
 800d0f4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800d0f8:	f7f3 fa5a 	bl	80005b0 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800d0fc:	e7ee      	b.n	800d0dc <prvIdleTask+0x8>
 800d0fe:	bf00      	nop
 800d100:	20000584 	.word	0x20000584
 800d104:	e000ed04 	.word	0xe000ed04

0800d108 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b082      	sub	sp, #8
 800d10c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d10e:	2300      	movs	r3, #0
 800d110:	607b      	str	r3, [r7, #4]
 800d112:	e00c      	b.n	800d12e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d114:	687a      	ldr	r2, [r7, #4]
 800d116:	4613      	mov	r3, r2
 800d118:	009b      	lsls	r3, r3, #2
 800d11a:	4413      	add	r3, r2
 800d11c:	009b      	lsls	r3, r3, #2
 800d11e:	4a12      	ldr	r2, [pc, #72]	; (800d168 <prvInitialiseTaskLists+0x60>)
 800d120:	4413      	add	r3, r2
 800d122:	4618      	mov	r0, r3
 800d124:	f7fe fb14 	bl	800b750 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	3301      	adds	r3, #1
 800d12c:	607b      	str	r3, [r7, #4]
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	2b06      	cmp	r3, #6
 800d132:	d9ef      	bls.n	800d114 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d134:	480d      	ldr	r0, [pc, #52]	; (800d16c <prvInitialiseTaskLists+0x64>)
 800d136:	f7fe fb0b 	bl	800b750 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d13a:	480d      	ldr	r0, [pc, #52]	; (800d170 <prvInitialiseTaskLists+0x68>)
 800d13c:	f7fe fb08 	bl	800b750 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d140:	480c      	ldr	r0, [pc, #48]	; (800d174 <prvInitialiseTaskLists+0x6c>)
 800d142:	f7fe fb05 	bl	800b750 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d146:	480c      	ldr	r0, [pc, #48]	; (800d178 <prvInitialiseTaskLists+0x70>)
 800d148:	f7fe fb02 	bl	800b750 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d14c:	480b      	ldr	r0, [pc, #44]	; (800d17c <prvInitialiseTaskLists+0x74>)
 800d14e:	f7fe faff 	bl	800b750 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d152:	4b0b      	ldr	r3, [pc, #44]	; (800d180 <prvInitialiseTaskLists+0x78>)
 800d154:	4a05      	ldr	r2, [pc, #20]	; (800d16c <prvInitialiseTaskLists+0x64>)
 800d156:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d158:	4b0a      	ldr	r3, [pc, #40]	; (800d184 <prvInitialiseTaskLists+0x7c>)
 800d15a:	4a05      	ldr	r2, [pc, #20]	; (800d170 <prvInitialiseTaskLists+0x68>)
 800d15c:	601a      	str	r2, [r3, #0]
}
 800d15e:	bf00      	nop
 800d160:	3708      	adds	r7, #8
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
 800d166:	bf00      	nop
 800d168:	20000584 	.word	0x20000584
 800d16c:	20000610 	.word	0x20000610
 800d170:	20000624 	.word	0x20000624
 800d174:	20000640 	.word	0x20000640
 800d178:	20000654 	.word	0x20000654
 800d17c:	2000066c 	.word	0x2000066c
 800d180:	20000638 	.word	0x20000638
 800d184:	2000063c 	.word	0x2000063c

0800d188 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b082      	sub	sp, #8
 800d18c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d18e:	e019      	b.n	800d1c4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d190:	f000 fbba 	bl	800d908 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d194:	4b0f      	ldr	r3, [pc, #60]	; (800d1d4 <prvCheckTasksWaitingTermination+0x4c>)
 800d196:	68db      	ldr	r3, [r3, #12]
 800d198:	68db      	ldr	r3, [r3, #12]
 800d19a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	3304      	adds	r3, #4
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	f7fe fb5f 	bl	800b864 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d1a6:	4b0c      	ldr	r3, [pc, #48]	; (800d1d8 <prvCheckTasksWaitingTermination+0x50>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	3b01      	subs	r3, #1
 800d1ac:	4a0a      	ldr	r2, [pc, #40]	; (800d1d8 <prvCheckTasksWaitingTermination+0x50>)
 800d1ae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d1b0:	4b0a      	ldr	r3, [pc, #40]	; (800d1dc <prvCheckTasksWaitingTermination+0x54>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	3b01      	subs	r3, #1
 800d1b6:	4a09      	ldr	r2, [pc, #36]	; (800d1dc <prvCheckTasksWaitingTermination+0x54>)
 800d1b8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d1ba:	f000 fbd7 	bl	800d96c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d1be:	6878      	ldr	r0, [r7, #4]
 800d1c0:	f000 f80e 	bl	800d1e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d1c4:	4b05      	ldr	r3, [pc, #20]	; (800d1dc <prvCheckTasksWaitingTermination+0x54>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d1e1      	bne.n	800d190 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d1cc:	bf00      	nop
 800d1ce:	3708      	adds	r7, #8
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	bd80      	pop	{r7, pc}
 800d1d4:	20000654 	.word	0x20000654
 800d1d8:	20000680 	.word	0x20000680
 800d1dc:	20000668 	.word	0x20000668

0800d1e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b084      	sub	sp, #16
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d108      	bne.n	800d204 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f000 fd74 	bl	800dce4 <vPortFree>
				vPortFree( pxTCB );
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	f000 fd71 	bl	800dce4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d202:	e019      	b.n	800d238 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800d20a:	2b01      	cmp	r3, #1
 800d20c:	d103      	bne.n	800d216 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f000 fd68 	bl	800dce4 <vPortFree>
	}
 800d214:	e010      	b.n	800d238 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800d21c:	2b02      	cmp	r3, #2
 800d21e:	d00b      	beq.n	800d238 <prvDeleteTCB+0x58>
 800d220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d224:	b672      	cpsid	i
 800d226:	f383 8811 	msr	BASEPRI, r3
 800d22a:	f3bf 8f6f 	isb	sy
 800d22e:	f3bf 8f4f 	dsb	sy
 800d232:	b662      	cpsie	i
 800d234:	60fb      	str	r3, [r7, #12]
 800d236:	e7fe      	b.n	800d236 <prvDeleteTCB+0x56>
	}
 800d238:	bf00      	nop
 800d23a:	3710      	adds	r7, #16
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d240:	b480      	push	{r7}
 800d242:	b083      	sub	sp, #12
 800d244:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d246:	4b0c      	ldr	r3, [pc, #48]	; (800d278 <prvResetNextTaskUnblockTime+0x38>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d104      	bne.n	800d25a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d250:	4b0a      	ldr	r3, [pc, #40]	; (800d27c <prvResetNextTaskUnblockTime+0x3c>)
 800d252:	f04f 32ff 	mov.w	r2, #4294967295
 800d256:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d258:	e008      	b.n	800d26c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d25a:	4b07      	ldr	r3, [pc, #28]	; (800d278 <prvResetNextTaskUnblockTime+0x38>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	68db      	ldr	r3, [r3, #12]
 800d260:	68db      	ldr	r3, [r3, #12]
 800d262:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	685b      	ldr	r3, [r3, #4]
 800d268:	4a04      	ldr	r2, [pc, #16]	; (800d27c <prvResetNextTaskUnblockTime+0x3c>)
 800d26a:	6013      	str	r3, [r2, #0]
}
 800d26c:	bf00      	nop
 800d26e:	370c      	adds	r7, #12
 800d270:	46bd      	mov	sp, r7
 800d272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d276:	4770      	bx	lr
 800d278:	20000638 	.word	0x20000638
 800d27c:	200006a0 	.word	0x200006a0

0800d280 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d280:	b480      	push	{r7}
 800d282:	b083      	sub	sp, #12
 800d284:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d286:	4b0b      	ldr	r3, [pc, #44]	; (800d2b4 <xTaskGetSchedulerState+0x34>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d102      	bne.n	800d294 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d28e:	2301      	movs	r3, #1
 800d290:	607b      	str	r3, [r7, #4]
 800d292:	e008      	b.n	800d2a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d294:	4b08      	ldr	r3, [pc, #32]	; (800d2b8 <xTaskGetSchedulerState+0x38>)
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d102      	bne.n	800d2a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d29c:	2302      	movs	r3, #2
 800d29e:	607b      	str	r3, [r7, #4]
 800d2a0:	e001      	b.n	800d2a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d2a6:	687b      	ldr	r3, [r7, #4]
	}
 800d2a8:	4618      	mov	r0, r3
 800d2aa:	370c      	adds	r7, #12
 800d2ac:	46bd      	mov	sp, r7
 800d2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b2:	4770      	bx	lr
 800d2b4:	2000068c 	.word	0x2000068c
 800d2b8:	200006a8 	.word	0x200006a8

0800d2bc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b084      	sub	sp, #16
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d069      	beq.n	800d3a6 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d2d2:	68bb      	ldr	r3, [r7, #8]
 800d2d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2d6:	4b36      	ldr	r3, [pc, #216]	; (800d3b0 <xTaskPriorityInherit+0xf4>)
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	d259      	bcs.n	800d394 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d2e0:	68bb      	ldr	r3, [r7, #8]
 800d2e2:	699b      	ldr	r3, [r3, #24]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	db06      	blt.n	800d2f6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2e8:	4b31      	ldr	r3, [pc, #196]	; (800d3b0 <xTaskPriorityInherit+0xf4>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ee:	f1c3 0207 	rsb	r2, r3, #7
 800d2f2:	68bb      	ldr	r3, [r7, #8]
 800d2f4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	6959      	ldr	r1, [r3, #20]
 800d2fa:	68bb      	ldr	r3, [r7, #8]
 800d2fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2fe:	4613      	mov	r3, r2
 800d300:	009b      	lsls	r3, r3, #2
 800d302:	4413      	add	r3, r2
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	4a2b      	ldr	r2, [pc, #172]	; (800d3b4 <xTaskPriorityInherit+0xf8>)
 800d308:	4413      	add	r3, r2
 800d30a:	4299      	cmp	r1, r3
 800d30c:	d13a      	bne.n	800d384 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d30e:	68bb      	ldr	r3, [r7, #8]
 800d310:	3304      	adds	r3, #4
 800d312:	4618      	mov	r0, r3
 800d314:	f7fe faa6 	bl	800b864 <uxListRemove>
 800d318:	4603      	mov	r3, r0
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d115      	bne.n	800d34a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d31e:	68bb      	ldr	r3, [r7, #8]
 800d320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d322:	4924      	ldr	r1, [pc, #144]	; (800d3b4 <xTaskPriorityInherit+0xf8>)
 800d324:	4613      	mov	r3, r2
 800d326:	009b      	lsls	r3, r3, #2
 800d328:	4413      	add	r3, r2
 800d32a:	009b      	lsls	r3, r3, #2
 800d32c:	440b      	add	r3, r1
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	2b00      	cmp	r3, #0
 800d332:	d10a      	bne.n	800d34a <xTaskPriorityInherit+0x8e>
 800d334:	68bb      	ldr	r3, [r7, #8]
 800d336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d338:	2201      	movs	r2, #1
 800d33a:	fa02 f303 	lsl.w	r3, r2, r3
 800d33e:	43da      	mvns	r2, r3
 800d340:	4b1d      	ldr	r3, [pc, #116]	; (800d3b8 <xTaskPriorityInherit+0xfc>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	4013      	ands	r3, r2
 800d346:	4a1c      	ldr	r2, [pc, #112]	; (800d3b8 <xTaskPriorityInherit+0xfc>)
 800d348:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d34a:	4b19      	ldr	r3, [pc, #100]	; (800d3b0 <xTaskPriorityInherit+0xf4>)
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d358:	2201      	movs	r2, #1
 800d35a:	409a      	lsls	r2, r3
 800d35c:	4b16      	ldr	r3, [pc, #88]	; (800d3b8 <xTaskPriorityInherit+0xfc>)
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4313      	orrs	r3, r2
 800d362:	4a15      	ldr	r2, [pc, #84]	; (800d3b8 <xTaskPriorityInherit+0xfc>)
 800d364:	6013      	str	r3, [r2, #0]
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d36a:	4613      	mov	r3, r2
 800d36c:	009b      	lsls	r3, r3, #2
 800d36e:	4413      	add	r3, r2
 800d370:	009b      	lsls	r3, r3, #2
 800d372:	4a10      	ldr	r2, [pc, #64]	; (800d3b4 <xTaskPriorityInherit+0xf8>)
 800d374:	441a      	add	r2, r3
 800d376:	68bb      	ldr	r3, [r7, #8]
 800d378:	3304      	adds	r3, #4
 800d37a:	4619      	mov	r1, r3
 800d37c:	4610      	mov	r0, r2
 800d37e:	f7fe fa14 	bl	800b7aa <vListInsertEnd>
 800d382:	e004      	b.n	800d38e <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d384:	4b0a      	ldr	r3, [pc, #40]	; (800d3b0 <xTaskPriorityInherit+0xf4>)
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d38a:	68bb      	ldr	r3, [r7, #8]
 800d38c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d38e:	2301      	movs	r3, #1
 800d390:	60fb      	str	r3, [r7, #12]
 800d392:	e008      	b.n	800d3a6 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d394:	68bb      	ldr	r3, [r7, #8]
 800d396:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d398:	4b05      	ldr	r3, [pc, #20]	; (800d3b0 <xTaskPriorityInherit+0xf4>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d39e:	429a      	cmp	r2, r3
 800d3a0:	d201      	bcs.n	800d3a6 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d3a2:	2301      	movs	r3, #1
 800d3a4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
	}
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	3710      	adds	r7, #16
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}
 800d3b0:	20000580 	.word	0x20000580
 800d3b4:	20000584 	.word	0x20000584
 800d3b8:	20000688 	.word	0x20000688

0800d3bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d3bc:	b580      	push	{r7, lr}
 800d3be:	b086      	sub	sp, #24
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d070      	beq.n	800d4b4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d3d2:	4b3b      	ldr	r3, [pc, #236]	; (800d4c0 <xTaskPriorityDisinherit+0x104>)
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	693a      	ldr	r2, [r7, #16]
 800d3d8:	429a      	cmp	r2, r3
 800d3da:	d00b      	beq.n	800d3f4 <xTaskPriorityDisinherit+0x38>
 800d3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3e0:	b672      	cpsid	i
 800d3e2:	f383 8811 	msr	BASEPRI, r3
 800d3e6:	f3bf 8f6f 	isb	sy
 800d3ea:	f3bf 8f4f 	dsb	sy
 800d3ee:	b662      	cpsie	i
 800d3f0:	60fb      	str	r3, [r7, #12]
 800d3f2:	e7fe      	b.n	800d3f2 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d10b      	bne.n	800d414 <xTaskPriorityDisinherit+0x58>
 800d3fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d400:	b672      	cpsid	i
 800d402:	f383 8811 	msr	BASEPRI, r3
 800d406:	f3bf 8f6f 	isb	sy
 800d40a:	f3bf 8f4f 	dsb	sy
 800d40e:	b662      	cpsie	i
 800d410:	60bb      	str	r3, [r7, #8]
 800d412:	e7fe      	b.n	800d412 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 800d414:	693b      	ldr	r3, [r7, #16]
 800d416:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d418:	1e5a      	subs	r2, r3, #1
 800d41a:	693b      	ldr	r3, [r7, #16]
 800d41c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d41e:	693b      	ldr	r3, [r7, #16]
 800d420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d422:	693b      	ldr	r3, [r7, #16]
 800d424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d426:	429a      	cmp	r2, r3
 800d428:	d044      	beq.n	800d4b4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d42a:	693b      	ldr	r3, [r7, #16]
 800d42c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d140      	bne.n	800d4b4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d432:	693b      	ldr	r3, [r7, #16]
 800d434:	3304      	adds	r3, #4
 800d436:	4618      	mov	r0, r3
 800d438:	f7fe fa14 	bl	800b864 <uxListRemove>
 800d43c:	4603      	mov	r3, r0
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d115      	bne.n	800d46e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d442:	693b      	ldr	r3, [r7, #16]
 800d444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d446:	491f      	ldr	r1, [pc, #124]	; (800d4c4 <xTaskPriorityDisinherit+0x108>)
 800d448:	4613      	mov	r3, r2
 800d44a:	009b      	lsls	r3, r3, #2
 800d44c:	4413      	add	r3, r2
 800d44e:	009b      	lsls	r3, r3, #2
 800d450:	440b      	add	r3, r1
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d10a      	bne.n	800d46e <xTaskPriorityDisinherit+0xb2>
 800d458:	693b      	ldr	r3, [r7, #16]
 800d45a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d45c:	2201      	movs	r2, #1
 800d45e:	fa02 f303 	lsl.w	r3, r2, r3
 800d462:	43da      	mvns	r2, r3
 800d464:	4b18      	ldr	r3, [pc, #96]	; (800d4c8 <xTaskPriorityDisinherit+0x10c>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	4013      	ands	r3, r2
 800d46a:	4a17      	ldr	r2, [pc, #92]	; (800d4c8 <xTaskPriorityDisinherit+0x10c>)
 800d46c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d472:	693b      	ldr	r3, [r7, #16]
 800d474:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d476:	693b      	ldr	r3, [r7, #16]
 800d478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d47a:	f1c3 0207 	rsb	r2, r3, #7
 800d47e:	693b      	ldr	r3, [r7, #16]
 800d480:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d482:	693b      	ldr	r3, [r7, #16]
 800d484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d486:	2201      	movs	r2, #1
 800d488:	409a      	lsls	r2, r3
 800d48a:	4b0f      	ldr	r3, [pc, #60]	; (800d4c8 <xTaskPriorityDisinherit+0x10c>)
 800d48c:	681b      	ldr	r3, [r3, #0]
 800d48e:	4313      	orrs	r3, r2
 800d490:	4a0d      	ldr	r2, [pc, #52]	; (800d4c8 <xTaskPriorityDisinherit+0x10c>)
 800d492:	6013      	str	r3, [r2, #0]
 800d494:	693b      	ldr	r3, [r7, #16]
 800d496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d498:	4613      	mov	r3, r2
 800d49a:	009b      	lsls	r3, r3, #2
 800d49c:	4413      	add	r3, r2
 800d49e:	009b      	lsls	r3, r3, #2
 800d4a0:	4a08      	ldr	r2, [pc, #32]	; (800d4c4 <xTaskPriorityDisinherit+0x108>)
 800d4a2:	441a      	add	r2, r3
 800d4a4:	693b      	ldr	r3, [r7, #16]
 800d4a6:	3304      	adds	r3, #4
 800d4a8:	4619      	mov	r1, r3
 800d4aa:	4610      	mov	r0, r2
 800d4ac:	f7fe f97d 	bl	800b7aa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d4b4:	697b      	ldr	r3, [r7, #20]
	}
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	3718      	adds	r7, #24
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	bd80      	pop	{r7, pc}
 800d4be:	bf00      	nop
 800d4c0:	20000580 	.word	0x20000580
 800d4c4:	20000584 	.word	0x20000584
 800d4c8:	20000688 	.word	0x20000688

0800d4cc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b088      	sub	sp, #32
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
 800d4d4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d4da:	2301      	movs	r3, #1
 800d4dc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	f000 8085 	beq.w	800d5f0 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d4e6:	69bb      	ldr	r3, [r7, #24]
 800d4e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d10b      	bne.n	800d506 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 800d4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4f2:	b672      	cpsid	i
 800d4f4:	f383 8811 	msr	BASEPRI, r3
 800d4f8:	f3bf 8f6f 	isb	sy
 800d4fc:	f3bf 8f4f 	dsb	sy
 800d500:	b662      	cpsie	i
 800d502:	60fb      	str	r3, [r7, #12]
 800d504:	e7fe      	b.n	800d504 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d506:	69bb      	ldr	r3, [r7, #24]
 800d508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d50a:	683a      	ldr	r2, [r7, #0]
 800d50c:	429a      	cmp	r2, r3
 800d50e:	d902      	bls.n	800d516 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d510:	683b      	ldr	r3, [r7, #0]
 800d512:	61fb      	str	r3, [r7, #28]
 800d514:	e002      	b.n	800d51c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d516:	69bb      	ldr	r3, [r7, #24]
 800d518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d51a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d51c:	69bb      	ldr	r3, [r7, #24]
 800d51e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d520:	69fa      	ldr	r2, [r7, #28]
 800d522:	429a      	cmp	r2, r3
 800d524:	d064      	beq.n	800d5f0 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d526:	69bb      	ldr	r3, [r7, #24]
 800d528:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d52a:	697a      	ldr	r2, [r7, #20]
 800d52c:	429a      	cmp	r2, r3
 800d52e:	d15f      	bne.n	800d5f0 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d530:	4b31      	ldr	r3, [pc, #196]	; (800d5f8 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	69ba      	ldr	r2, [r7, #24]
 800d536:	429a      	cmp	r2, r3
 800d538:	d10b      	bne.n	800d552 <vTaskPriorityDisinheritAfterTimeout+0x86>
 800d53a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d53e:	b672      	cpsid	i
 800d540:	f383 8811 	msr	BASEPRI, r3
 800d544:	f3bf 8f6f 	isb	sy
 800d548:	f3bf 8f4f 	dsb	sy
 800d54c:	b662      	cpsie	i
 800d54e:	60bb      	str	r3, [r7, #8]
 800d550:	e7fe      	b.n	800d550 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d552:	69bb      	ldr	r3, [r7, #24]
 800d554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d556:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d558:	69bb      	ldr	r3, [r7, #24]
 800d55a:	69fa      	ldr	r2, [r7, #28]
 800d55c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d55e:	69bb      	ldr	r3, [r7, #24]
 800d560:	699b      	ldr	r3, [r3, #24]
 800d562:	2b00      	cmp	r3, #0
 800d564:	db04      	blt.n	800d570 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d566:	69fb      	ldr	r3, [r7, #28]
 800d568:	f1c3 0207 	rsb	r2, r3, #7
 800d56c:	69bb      	ldr	r3, [r7, #24]
 800d56e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d570:	69bb      	ldr	r3, [r7, #24]
 800d572:	6959      	ldr	r1, [r3, #20]
 800d574:	693a      	ldr	r2, [r7, #16]
 800d576:	4613      	mov	r3, r2
 800d578:	009b      	lsls	r3, r3, #2
 800d57a:	4413      	add	r3, r2
 800d57c:	009b      	lsls	r3, r3, #2
 800d57e:	4a1f      	ldr	r2, [pc, #124]	; (800d5fc <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d580:	4413      	add	r3, r2
 800d582:	4299      	cmp	r1, r3
 800d584:	d134      	bne.n	800d5f0 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d586:	69bb      	ldr	r3, [r7, #24]
 800d588:	3304      	adds	r3, #4
 800d58a:	4618      	mov	r0, r3
 800d58c:	f7fe f96a 	bl	800b864 <uxListRemove>
 800d590:	4603      	mov	r3, r0
 800d592:	2b00      	cmp	r3, #0
 800d594:	d115      	bne.n	800d5c2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d596:	69bb      	ldr	r3, [r7, #24]
 800d598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d59a:	4918      	ldr	r1, [pc, #96]	; (800d5fc <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d59c:	4613      	mov	r3, r2
 800d59e:	009b      	lsls	r3, r3, #2
 800d5a0:	4413      	add	r3, r2
 800d5a2:	009b      	lsls	r3, r3, #2
 800d5a4:	440b      	add	r3, r1
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d10a      	bne.n	800d5c2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 800d5ac:	69bb      	ldr	r3, [r7, #24]
 800d5ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5b0:	2201      	movs	r2, #1
 800d5b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d5b6:	43da      	mvns	r2, r3
 800d5b8:	4b11      	ldr	r3, [pc, #68]	; (800d600 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	4013      	ands	r3, r2
 800d5be:	4a10      	ldr	r2, [pc, #64]	; (800d600 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d5c0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d5c2:	69bb      	ldr	r3, [r7, #24]
 800d5c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	409a      	lsls	r2, r3
 800d5ca:	4b0d      	ldr	r3, [pc, #52]	; (800d600 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	4313      	orrs	r3, r2
 800d5d0:	4a0b      	ldr	r2, [pc, #44]	; (800d600 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800d5d2:	6013      	str	r3, [r2, #0]
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5d8:	4613      	mov	r3, r2
 800d5da:	009b      	lsls	r3, r3, #2
 800d5dc:	4413      	add	r3, r2
 800d5de:	009b      	lsls	r3, r3, #2
 800d5e0:	4a06      	ldr	r2, [pc, #24]	; (800d5fc <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800d5e2:	441a      	add	r2, r3
 800d5e4:	69bb      	ldr	r3, [r7, #24]
 800d5e6:	3304      	adds	r3, #4
 800d5e8:	4619      	mov	r1, r3
 800d5ea:	4610      	mov	r0, r2
 800d5ec:	f7fe f8dd 	bl	800b7aa <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d5f0:	bf00      	nop
 800d5f2:	3720      	adds	r7, #32
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	bd80      	pop	{r7, pc}
 800d5f8:	20000580 	.word	0x20000580
 800d5fc:	20000584 	.word	0x20000584
 800d600:	20000688 	.word	0x20000688

0800d604 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d604:	b480      	push	{r7}
 800d606:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d608:	4b07      	ldr	r3, [pc, #28]	; (800d628 <pvTaskIncrementMutexHeldCount+0x24>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d004      	beq.n	800d61a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d610:	4b05      	ldr	r3, [pc, #20]	; (800d628 <pvTaskIncrementMutexHeldCount+0x24>)
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d616:	3201      	adds	r2, #1
 800d618:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800d61a:	4b03      	ldr	r3, [pc, #12]	; (800d628 <pvTaskIncrementMutexHeldCount+0x24>)
 800d61c:	681b      	ldr	r3, [r3, #0]
	}
 800d61e:	4618      	mov	r0, r3
 800d620:	46bd      	mov	sp, r7
 800d622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d626:	4770      	bx	lr
 800d628:	20000580 	.word	0x20000580

0800d62c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
 800d634:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d636:	4b29      	ldr	r3, [pc, #164]	; (800d6dc <prvAddCurrentTaskToDelayedList+0xb0>)
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d63c:	4b28      	ldr	r3, [pc, #160]	; (800d6e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	3304      	adds	r3, #4
 800d642:	4618      	mov	r0, r3
 800d644:	f7fe f90e 	bl	800b864 <uxListRemove>
 800d648:	4603      	mov	r3, r0
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d10b      	bne.n	800d666 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800d64e:	4b24      	ldr	r3, [pc, #144]	; (800d6e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d654:	2201      	movs	r2, #1
 800d656:	fa02 f303 	lsl.w	r3, r2, r3
 800d65a:	43da      	mvns	r2, r3
 800d65c:	4b21      	ldr	r3, [pc, #132]	; (800d6e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	4013      	ands	r3, r2
 800d662:	4a20      	ldr	r2, [pc, #128]	; (800d6e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d664:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d66c:	d10a      	bne.n	800d684 <prvAddCurrentTaskToDelayedList+0x58>
 800d66e:	683b      	ldr	r3, [r7, #0]
 800d670:	2b00      	cmp	r3, #0
 800d672:	d007      	beq.n	800d684 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d674:	4b1a      	ldr	r3, [pc, #104]	; (800d6e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	3304      	adds	r3, #4
 800d67a:	4619      	mov	r1, r3
 800d67c:	481a      	ldr	r0, [pc, #104]	; (800d6e8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800d67e:	f7fe f894 	bl	800b7aa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d682:	e026      	b.n	800d6d2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d684:	68fa      	ldr	r2, [r7, #12]
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	4413      	add	r3, r2
 800d68a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d68c:	4b14      	ldr	r3, [pc, #80]	; (800d6e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	68ba      	ldr	r2, [r7, #8]
 800d692:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d694:	68ba      	ldr	r2, [r7, #8]
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	429a      	cmp	r2, r3
 800d69a:	d209      	bcs.n	800d6b0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d69c:	4b13      	ldr	r3, [pc, #76]	; (800d6ec <prvAddCurrentTaskToDelayedList+0xc0>)
 800d69e:	681a      	ldr	r2, [r3, #0]
 800d6a0:	4b0f      	ldr	r3, [pc, #60]	; (800d6e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	3304      	adds	r3, #4
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	4610      	mov	r0, r2
 800d6aa:	f7fe f8a2 	bl	800b7f2 <vListInsert>
}
 800d6ae:	e010      	b.n	800d6d2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d6b0:	4b0f      	ldr	r3, [pc, #60]	; (800d6f0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d6b2:	681a      	ldr	r2, [r3, #0]
 800d6b4:	4b0a      	ldr	r3, [pc, #40]	; (800d6e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	3304      	adds	r3, #4
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	4610      	mov	r0, r2
 800d6be:	f7fe f898 	bl	800b7f2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d6c2:	4b0c      	ldr	r3, [pc, #48]	; (800d6f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	68ba      	ldr	r2, [r7, #8]
 800d6c8:	429a      	cmp	r2, r3
 800d6ca:	d202      	bcs.n	800d6d2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800d6cc:	4a09      	ldr	r2, [pc, #36]	; (800d6f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	6013      	str	r3, [r2, #0]
}
 800d6d2:	bf00      	nop
 800d6d4:	3710      	adds	r7, #16
 800d6d6:	46bd      	mov	sp, r7
 800d6d8:	bd80      	pop	{r7, pc}
 800d6da:	bf00      	nop
 800d6dc:	20000684 	.word	0x20000684
 800d6e0:	20000580 	.word	0x20000580
 800d6e4:	20000688 	.word	0x20000688
 800d6e8:	2000066c 	.word	0x2000066c
 800d6ec:	2000063c 	.word	0x2000063c
 800d6f0:	20000638 	.word	0x20000638
 800d6f4:	200006a0 	.word	0x200006a0

0800d6f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d6f8:	b480      	push	{r7}
 800d6fa:	b085      	sub	sp, #20
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	60f8      	str	r0, [r7, #12]
 800d700:	60b9      	str	r1, [r7, #8]
 800d702:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	3b04      	subs	r3, #4
 800d708:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d710:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	3b04      	subs	r3, #4
 800d716:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	f023 0201 	bic.w	r2, r3, #1
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	3b04      	subs	r3, #4
 800d726:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d728:	4a0c      	ldr	r2, [pc, #48]	; (800d75c <pxPortInitialiseStack+0x64>)
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	3b14      	subs	r3, #20
 800d732:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d734:	687a      	ldr	r2, [r7, #4]
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	3b04      	subs	r3, #4
 800d73e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	f06f 0202 	mvn.w	r2, #2
 800d746:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	3b20      	subs	r3, #32
 800d74c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d74e:	68fb      	ldr	r3, [r7, #12]
}
 800d750:	4618      	mov	r0, r3
 800d752:	3714      	adds	r7, #20
 800d754:	46bd      	mov	sp, r7
 800d756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75a:	4770      	bx	lr
 800d75c:	0800d761 	.word	0x0800d761

0800d760 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d760:	b480      	push	{r7}
 800d762:	b085      	sub	sp, #20
 800d764:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d766:	2300      	movs	r3, #0
 800d768:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d76a:	4b13      	ldr	r3, [pc, #76]	; (800d7b8 <prvTaskExitError+0x58>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d772:	d00b      	beq.n	800d78c <prvTaskExitError+0x2c>
 800d774:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d778:	b672      	cpsid	i
 800d77a:	f383 8811 	msr	BASEPRI, r3
 800d77e:	f3bf 8f6f 	isb	sy
 800d782:	f3bf 8f4f 	dsb	sy
 800d786:	b662      	cpsie	i
 800d788:	60fb      	str	r3, [r7, #12]
 800d78a:	e7fe      	b.n	800d78a <prvTaskExitError+0x2a>
 800d78c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d790:	b672      	cpsid	i
 800d792:	f383 8811 	msr	BASEPRI, r3
 800d796:	f3bf 8f6f 	isb	sy
 800d79a:	f3bf 8f4f 	dsb	sy
 800d79e:	b662      	cpsie	i
 800d7a0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d7a2:	bf00      	nop
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d0fc      	beq.n	800d7a4 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d7aa:	bf00      	nop
 800d7ac:	3714      	adds	r7, #20
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b4:	4770      	bx	lr
 800d7b6:	bf00      	nop
 800d7b8:	20000050 	.word	0x20000050
 800d7bc:	00000000 	.word	0x00000000

0800d7c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d7c0:	4b07      	ldr	r3, [pc, #28]	; (800d7e0 <pxCurrentTCBConst2>)
 800d7c2:	6819      	ldr	r1, [r3, #0]
 800d7c4:	6808      	ldr	r0, [r1, #0]
 800d7c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ca:	f380 8809 	msr	PSP, r0
 800d7ce:	f3bf 8f6f 	isb	sy
 800d7d2:	f04f 0000 	mov.w	r0, #0
 800d7d6:	f380 8811 	msr	BASEPRI, r0
 800d7da:	4770      	bx	lr
 800d7dc:	f3af 8000 	nop.w

0800d7e0 <pxCurrentTCBConst2>:
 800d7e0:	20000580 	.word	0x20000580
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d7e4:	bf00      	nop
 800d7e6:	bf00      	nop

0800d7e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d7e8:	4808      	ldr	r0, [pc, #32]	; (800d80c <prvPortStartFirstTask+0x24>)
 800d7ea:	6800      	ldr	r0, [r0, #0]
 800d7ec:	6800      	ldr	r0, [r0, #0]
 800d7ee:	f380 8808 	msr	MSP, r0
 800d7f2:	f04f 0000 	mov.w	r0, #0
 800d7f6:	f380 8814 	msr	CONTROL, r0
 800d7fa:	b662      	cpsie	i
 800d7fc:	b661      	cpsie	f
 800d7fe:	f3bf 8f4f 	dsb	sy
 800d802:	f3bf 8f6f 	isb	sy
 800d806:	df00      	svc	0
 800d808:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d80a:	bf00      	nop
 800d80c:	e000ed08 	.word	0xe000ed08

0800d810 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d810:	b580      	push	{r7, lr}
 800d812:	b084      	sub	sp, #16
 800d814:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d816:	4b36      	ldr	r3, [pc, #216]	; (800d8f0 <xPortStartScheduler+0xe0>)
 800d818:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d81a:	68fb      	ldr	r3, [r7, #12]
 800d81c:	781b      	ldrb	r3, [r3, #0]
 800d81e:	b2db      	uxtb	r3, r3
 800d820:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	22ff      	movs	r2, #255	; 0xff
 800d826:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d828:	68fb      	ldr	r3, [r7, #12]
 800d82a:	781b      	ldrb	r3, [r3, #0]
 800d82c:	b2db      	uxtb	r3, r3
 800d82e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d830:	78fb      	ldrb	r3, [r7, #3]
 800d832:	b2db      	uxtb	r3, r3
 800d834:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d838:	b2da      	uxtb	r2, r3
 800d83a:	4b2e      	ldr	r3, [pc, #184]	; (800d8f4 <xPortStartScheduler+0xe4>)
 800d83c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d83e:	4b2e      	ldr	r3, [pc, #184]	; (800d8f8 <xPortStartScheduler+0xe8>)
 800d840:	2207      	movs	r2, #7
 800d842:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d844:	e009      	b.n	800d85a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800d846:	4b2c      	ldr	r3, [pc, #176]	; (800d8f8 <xPortStartScheduler+0xe8>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	3b01      	subs	r3, #1
 800d84c:	4a2a      	ldr	r2, [pc, #168]	; (800d8f8 <xPortStartScheduler+0xe8>)
 800d84e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d850:	78fb      	ldrb	r3, [r7, #3]
 800d852:	b2db      	uxtb	r3, r3
 800d854:	005b      	lsls	r3, r3, #1
 800d856:	b2db      	uxtb	r3, r3
 800d858:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d85a:	78fb      	ldrb	r3, [r7, #3]
 800d85c:	b2db      	uxtb	r3, r3
 800d85e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d862:	2b80      	cmp	r3, #128	; 0x80
 800d864:	d0ef      	beq.n	800d846 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d866:	4b24      	ldr	r3, [pc, #144]	; (800d8f8 <xPortStartScheduler+0xe8>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f1c3 0307 	rsb	r3, r3, #7
 800d86e:	2b04      	cmp	r3, #4
 800d870:	d00b      	beq.n	800d88a <xPortStartScheduler+0x7a>
 800d872:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d876:	b672      	cpsid	i
 800d878:	f383 8811 	msr	BASEPRI, r3
 800d87c:	f3bf 8f6f 	isb	sy
 800d880:	f3bf 8f4f 	dsb	sy
 800d884:	b662      	cpsie	i
 800d886:	60bb      	str	r3, [r7, #8]
 800d888:	e7fe      	b.n	800d888 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d88a:	4b1b      	ldr	r3, [pc, #108]	; (800d8f8 <xPortStartScheduler+0xe8>)
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	021b      	lsls	r3, r3, #8
 800d890:	4a19      	ldr	r2, [pc, #100]	; (800d8f8 <xPortStartScheduler+0xe8>)
 800d892:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d894:	4b18      	ldr	r3, [pc, #96]	; (800d8f8 <xPortStartScheduler+0xe8>)
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d89c:	4a16      	ldr	r2, [pc, #88]	; (800d8f8 <xPortStartScheduler+0xe8>)
 800d89e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	b2da      	uxtb	r2, r3
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d8a8:	4b14      	ldr	r3, [pc, #80]	; (800d8fc <xPortStartScheduler+0xec>)
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	4a13      	ldr	r2, [pc, #76]	; (800d8fc <xPortStartScheduler+0xec>)
 800d8ae:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d8b2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d8b4:	4b11      	ldr	r3, [pc, #68]	; (800d8fc <xPortStartScheduler+0xec>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	4a10      	ldr	r2, [pc, #64]	; (800d8fc <xPortStartScheduler+0xec>)
 800d8ba:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d8be:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d8c0:	f000 f8d4 	bl	800da6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d8c4:	4b0e      	ldr	r3, [pc, #56]	; (800d900 <xPortStartScheduler+0xf0>)
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d8ca:	f000 f8f3 	bl	800dab4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d8ce:	4b0d      	ldr	r3, [pc, #52]	; (800d904 <xPortStartScheduler+0xf4>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	4a0c      	ldr	r2, [pc, #48]	; (800d904 <xPortStartScheduler+0xf4>)
 800d8d4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d8d8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d8da:	f7ff ff85 	bl	800d7e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d8de:	f7ff fa67 	bl	800cdb0 <vTaskSwitchContext>
	prvTaskExitError();
 800d8e2:	f7ff ff3d 	bl	800d760 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d8e6:	2300      	movs	r3, #0
}
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	3710      	adds	r7, #16
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	bd80      	pop	{r7, pc}
 800d8f0:	e000e400 	.word	0xe000e400
 800d8f4:	200006ac 	.word	0x200006ac
 800d8f8:	200006b0 	.word	0x200006b0
 800d8fc:	e000ed20 	.word	0xe000ed20
 800d900:	20000050 	.word	0x20000050
 800d904:	e000ef34 	.word	0xe000ef34

0800d908 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d908:	b480      	push	{r7}
 800d90a:	b083      	sub	sp, #12
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d912:	b672      	cpsid	i
 800d914:	f383 8811 	msr	BASEPRI, r3
 800d918:	f3bf 8f6f 	isb	sy
 800d91c:	f3bf 8f4f 	dsb	sy
 800d920:	b662      	cpsie	i
 800d922:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d924:	4b0f      	ldr	r3, [pc, #60]	; (800d964 <vPortEnterCritical+0x5c>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	3301      	adds	r3, #1
 800d92a:	4a0e      	ldr	r2, [pc, #56]	; (800d964 <vPortEnterCritical+0x5c>)
 800d92c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d92e:	4b0d      	ldr	r3, [pc, #52]	; (800d964 <vPortEnterCritical+0x5c>)
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	2b01      	cmp	r3, #1
 800d934:	d110      	bne.n	800d958 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d936:	4b0c      	ldr	r3, [pc, #48]	; (800d968 <vPortEnterCritical+0x60>)
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	b2db      	uxtb	r3, r3
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d00b      	beq.n	800d958 <vPortEnterCritical+0x50>
 800d940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d944:	b672      	cpsid	i
 800d946:	f383 8811 	msr	BASEPRI, r3
 800d94a:	f3bf 8f6f 	isb	sy
 800d94e:	f3bf 8f4f 	dsb	sy
 800d952:	b662      	cpsie	i
 800d954:	603b      	str	r3, [r7, #0]
 800d956:	e7fe      	b.n	800d956 <vPortEnterCritical+0x4e>
	}
}
 800d958:	bf00      	nop
 800d95a:	370c      	adds	r7, #12
 800d95c:	46bd      	mov	sp, r7
 800d95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d962:	4770      	bx	lr
 800d964:	20000050 	.word	0x20000050
 800d968:	e000ed04 	.word	0xe000ed04

0800d96c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d96c:	b480      	push	{r7}
 800d96e:	b083      	sub	sp, #12
 800d970:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d972:	4b12      	ldr	r3, [pc, #72]	; (800d9bc <vPortExitCritical+0x50>)
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d10b      	bne.n	800d992 <vPortExitCritical+0x26>
 800d97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d97e:	b672      	cpsid	i
 800d980:	f383 8811 	msr	BASEPRI, r3
 800d984:	f3bf 8f6f 	isb	sy
 800d988:	f3bf 8f4f 	dsb	sy
 800d98c:	b662      	cpsie	i
 800d98e:	607b      	str	r3, [r7, #4]
 800d990:	e7fe      	b.n	800d990 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 800d992:	4b0a      	ldr	r3, [pc, #40]	; (800d9bc <vPortExitCritical+0x50>)
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	3b01      	subs	r3, #1
 800d998:	4a08      	ldr	r2, [pc, #32]	; (800d9bc <vPortExitCritical+0x50>)
 800d99a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d99c:	4b07      	ldr	r3, [pc, #28]	; (800d9bc <vPortExitCritical+0x50>)
 800d99e:	681b      	ldr	r3, [r3, #0]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d104      	bne.n	800d9ae <vPortExitCritical+0x42>
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d9a8:	683b      	ldr	r3, [r7, #0]
 800d9aa:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800d9ae:	bf00      	nop
 800d9b0:	370c      	adds	r7, #12
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9b8:	4770      	bx	lr
 800d9ba:	bf00      	nop
 800d9bc:	20000050 	.word	0x20000050

0800d9c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d9c0:	f3ef 8009 	mrs	r0, PSP
 800d9c4:	f3bf 8f6f 	isb	sy
 800d9c8:	4b15      	ldr	r3, [pc, #84]	; (800da20 <pxCurrentTCBConst>)
 800d9ca:	681a      	ldr	r2, [r3, #0]
 800d9cc:	f01e 0f10 	tst.w	lr, #16
 800d9d0:	bf08      	it	eq
 800d9d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d9d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9da:	6010      	str	r0, [r2, #0]
 800d9dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d9e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d9e4:	b672      	cpsid	i
 800d9e6:	f380 8811 	msr	BASEPRI, r0
 800d9ea:	f3bf 8f4f 	dsb	sy
 800d9ee:	f3bf 8f6f 	isb	sy
 800d9f2:	b662      	cpsie	i
 800d9f4:	f7ff f9dc 	bl	800cdb0 <vTaskSwitchContext>
 800d9f8:	f04f 0000 	mov.w	r0, #0
 800d9fc:	f380 8811 	msr	BASEPRI, r0
 800da00:	bc09      	pop	{r0, r3}
 800da02:	6819      	ldr	r1, [r3, #0]
 800da04:	6808      	ldr	r0, [r1, #0]
 800da06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da0a:	f01e 0f10 	tst.w	lr, #16
 800da0e:	bf08      	it	eq
 800da10:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800da14:	f380 8809 	msr	PSP, r0
 800da18:	f3bf 8f6f 	isb	sy
 800da1c:	4770      	bx	lr
 800da1e:	bf00      	nop

0800da20 <pxCurrentTCBConst>:
 800da20:	20000580 	.word	0x20000580
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800da24:	bf00      	nop
 800da26:	bf00      	nop

0800da28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b082      	sub	sp, #8
 800da2c:	af00      	add	r7, sp, #0
	__asm volatile
 800da2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da32:	b672      	cpsid	i
 800da34:	f383 8811 	msr	BASEPRI, r3
 800da38:	f3bf 8f6f 	isb	sy
 800da3c:	f3bf 8f4f 	dsb	sy
 800da40:	b662      	cpsie	i
 800da42:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800da44:	f7ff f8fa 	bl	800cc3c <xTaskIncrementTick>
 800da48:	4603      	mov	r3, r0
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d003      	beq.n	800da56 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800da4e:	4b06      	ldr	r3, [pc, #24]	; (800da68 <SysTick_Handler+0x40>)
 800da50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da54:	601a      	str	r2, [r3, #0]
 800da56:	2300      	movs	r3, #0
 800da58:	603b      	str	r3, [r7, #0]
	__asm volatile
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800da60:	bf00      	nop
 800da62:	3708      	adds	r7, #8
 800da64:	46bd      	mov	sp, r7
 800da66:	bd80      	pop	{r7, pc}
 800da68:	e000ed04 	.word	0xe000ed04

0800da6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800da6c:	b480      	push	{r7}
 800da6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800da70:	4b0b      	ldr	r3, [pc, #44]	; (800daa0 <vPortSetupTimerInterrupt+0x34>)
 800da72:	2200      	movs	r2, #0
 800da74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800da76:	4b0b      	ldr	r3, [pc, #44]	; (800daa4 <vPortSetupTimerInterrupt+0x38>)
 800da78:	2200      	movs	r2, #0
 800da7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800da7c:	4b0a      	ldr	r3, [pc, #40]	; (800daa8 <vPortSetupTimerInterrupt+0x3c>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	4a0a      	ldr	r2, [pc, #40]	; (800daac <vPortSetupTimerInterrupt+0x40>)
 800da82:	fba2 2303 	umull	r2, r3, r2, r3
 800da86:	099b      	lsrs	r3, r3, #6
 800da88:	4a09      	ldr	r2, [pc, #36]	; (800dab0 <vPortSetupTimerInterrupt+0x44>)
 800da8a:	3b01      	subs	r3, #1
 800da8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800da8e:	4b04      	ldr	r3, [pc, #16]	; (800daa0 <vPortSetupTimerInterrupt+0x34>)
 800da90:	2207      	movs	r2, #7
 800da92:	601a      	str	r2, [r3, #0]
}
 800da94:	bf00      	nop
 800da96:	46bd      	mov	sp, r7
 800da98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9c:	4770      	bx	lr
 800da9e:	bf00      	nop
 800daa0:	e000e010 	.word	0xe000e010
 800daa4:	e000e018 	.word	0xe000e018
 800daa8:	20000044 	.word	0x20000044
 800daac:	10624dd3 	.word	0x10624dd3
 800dab0:	e000e014 	.word	0xe000e014

0800dab4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dab4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dac4 <vPortEnableVFP+0x10>
 800dab8:	6801      	ldr	r1, [r0, #0]
 800daba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dabe:	6001      	str	r1, [r0, #0]
 800dac0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dac2:	bf00      	nop
 800dac4:	e000ed88 	.word	0xe000ed88

0800dac8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dac8:	b480      	push	{r7}
 800daca:	b085      	sub	sp, #20
 800dacc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800dace:	f3ef 8305 	mrs	r3, IPSR
 800dad2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	2b0f      	cmp	r3, #15
 800dad8:	d915      	bls.n	800db06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dada:	4a18      	ldr	r2, [pc, #96]	; (800db3c <vPortValidateInterruptPriority+0x74>)
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	4413      	add	r3, r2
 800dae0:	781b      	ldrb	r3, [r3, #0]
 800dae2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dae4:	4b16      	ldr	r3, [pc, #88]	; (800db40 <vPortValidateInterruptPriority+0x78>)
 800dae6:	781b      	ldrb	r3, [r3, #0]
 800dae8:	7afa      	ldrb	r2, [r7, #11]
 800daea:	429a      	cmp	r2, r3
 800daec:	d20b      	bcs.n	800db06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800daee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf2:	b672      	cpsid	i
 800daf4:	f383 8811 	msr	BASEPRI, r3
 800daf8:	f3bf 8f6f 	isb	sy
 800dafc:	f3bf 8f4f 	dsb	sy
 800db00:	b662      	cpsie	i
 800db02:	607b      	str	r3, [r7, #4]
 800db04:	e7fe      	b.n	800db04 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800db06:	4b0f      	ldr	r3, [pc, #60]	; (800db44 <vPortValidateInterruptPriority+0x7c>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800db0e:	4b0e      	ldr	r3, [pc, #56]	; (800db48 <vPortValidateInterruptPriority+0x80>)
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	429a      	cmp	r2, r3
 800db14:	d90b      	bls.n	800db2e <vPortValidateInterruptPriority+0x66>
 800db16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db1a:	b672      	cpsid	i
 800db1c:	f383 8811 	msr	BASEPRI, r3
 800db20:	f3bf 8f6f 	isb	sy
 800db24:	f3bf 8f4f 	dsb	sy
 800db28:	b662      	cpsie	i
 800db2a:	603b      	str	r3, [r7, #0]
 800db2c:	e7fe      	b.n	800db2c <vPortValidateInterruptPriority+0x64>
	}
 800db2e:	bf00      	nop
 800db30:	3714      	adds	r7, #20
 800db32:	46bd      	mov	sp, r7
 800db34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db38:	4770      	bx	lr
 800db3a:	bf00      	nop
 800db3c:	e000e3f0 	.word	0xe000e3f0
 800db40:	200006ac 	.word	0x200006ac
 800db44:	e000ed0c 	.word	0xe000ed0c
 800db48:	200006b0 	.word	0x200006b0

0800db4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b08a      	sub	sp, #40	; 0x28
 800db50:	af00      	add	r7, sp, #0
 800db52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800db54:	2300      	movs	r3, #0
 800db56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800db58:	f7fe ffb4 	bl	800cac4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800db5c:	4b5c      	ldr	r3, [pc, #368]	; (800dcd0 <pvPortMalloc+0x184>)
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d101      	bne.n	800db68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800db64:	f000 f91a 	bl	800dd9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800db68:	4b5a      	ldr	r3, [pc, #360]	; (800dcd4 <pvPortMalloc+0x188>)
 800db6a:	681a      	ldr	r2, [r3, #0]
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	4013      	ands	r3, r2
 800db70:	2b00      	cmp	r3, #0
 800db72:	f040 8090 	bne.w	800dc96 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d01e      	beq.n	800dbba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800db7c:	2208      	movs	r2, #8
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	4413      	add	r3, r2
 800db82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	f003 0307 	and.w	r3, r3, #7
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	d015      	beq.n	800dbba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	f023 0307 	bic.w	r3, r3, #7
 800db94:	3308      	adds	r3, #8
 800db96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	f003 0307 	and.w	r3, r3, #7
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d00b      	beq.n	800dbba <pvPortMalloc+0x6e>
 800dba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dba6:	b672      	cpsid	i
 800dba8:	f383 8811 	msr	BASEPRI, r3
 800dbac:	f3bf 8f6f 	isb	sy
 800dbb0:	f3bf 8f4f 	dsb	sy
 800dbb4:	b662      	cpsie	i
 800dbb6:	617b      	str	r3, [r7, #20]
 800dbb8:	e7fe      	b.n	800dbb8 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d06a      	beq.n	800dc96 <pvPortMalloc+0x14a>
 800dbc0:	4b45      	ldr	r3, [pc, #276]	; (800dcd8 <pvPortMalloc+0x18c>)
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	687a      	ldr	r2, [r7, #4]
 800dbc6:	429a      	cmp	r2, r3
 800dbc8:	d865      	bhi.n	800dc96 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dbca:	4b44      	ldr	r3, [pc, #272]	; (800dcdc <pvPortMalloc+0x190>)
 800dbcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dbce:	4b43      	ldr	r3, [pc, #268]	; (800dcdc <pvPortMalloc+0x190>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbd4:	e004      	b.n	800dbe0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800dbd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dbda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbe2:	685b      	ldr	r3, [r3, #4]
 800dbe4:	687a      	ldr	r2, [r7, #4]
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d903      	bls.n	800dbf2 <pvPortMalloc+0xa6>
 800dbea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d1f1      	bne.n	800dbd6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dbf2:	4b37      	ldr	r3, [pc, #220]	; (800dcd0 <pvPortMalloc+0x184>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	d04c      	beq.n	800dc96 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dbfc:	6a3b      	ldr	r3, [r7, #32]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	2208      	movs	r2, #8
 800dc02:	4413      	add	r3, r2
 800dc04:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dc06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc08:	681a      	ldr	r2, [r3, #0]
 800dc0a:	6a3b      	ldr	r3, [r7, #32]
 800dc0c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dc0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc10:	685a      	ldr	r2, [r3, #4]
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	1ad2      	subs	r2, r2, r3
 800dc16:	2308      	movs	r3, #8
 800dc18:	005b      	lsls	r3, r3, #1
 800dc1a:	429a      	cmp	r2, r3
 800dc1c:	d920      	bls.n	800dc60 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dc1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	4413      	add	r3, r2
 800dc24:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc26:	69bb      	ldr	r3, [r7, #24]
 800dc28:	f003 0307 	and.w	r3, r3, #7
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d00b      	beq.n	800dc48 <pvPortMalloc+0xfc>
 800dc30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc34:	b672      	cpsid	i
 800dc36:	f383 8811 	msr	BASEPRI, r3
 800dc3a:	f3bf 8f6f 	isb	sy
 800dc3e:	f3bf 8f4f 	dsb	sy
 800dc42:	b662      	cpsie	i
 800dc44:	613b      	str	r3, [r7, #16]
 800dc46:	e7fe      	b.n	800dc46 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dc48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc4a:	685a      	ldr	r2, [r3, #4]
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	1ad2      	subs	r2, r2, r3
 800dc50:	69bb      	ldr	r3, [r7, #24]
 800dc52:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dc54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc56:	687a      	ldr	r2, [r7, #4]
 800dc58:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dc5a:	69b8      	ldr	r0, [r7, #24]
 800dc5c:	f000 f900 	bl	800de60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dc60:	4b1d      	ldr	r3, [pc, #116]	; (800dcd8 <pvPortMalloc+0x18c>)
 800dc62:	681a      	ldr	r2, [r3, #0]
 800dc64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc66:	685b      	ldr	r3, [r3, #4]
 800dc68:	1ad3      	subs	r3, r2, r3
 800dc6a:	4a1b      	ldr	r2, [pc, #108]	; (800dcd8 <pvPortMalloc+0x18c>)
 800dc6c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dc6e:	4b1a      	ldr	r3, [pc, #104]	; (800dcd8 <pvPortMalloc+0x18c>)
 800dc70:	681a      	ldr	r2, [r3, #0]
 800dc72:	4b1b      	ldr	r3, [pc, #108]	; (800dce0 <pvPortMalloc+0x194>)
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	429a      	cmp	r2, r3
 800dc78:	d203      	bcs.n	800dc82 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dc7a:	4b17      	ldr	r3, [pc, #92]	; (800dcd8 <pvPortMalloc+0x18c>)
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	4a18      	ldr	r2, [pc, #96]	; (800dce0 <pvPortMalloc+0x194>)
 800dc80:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dc82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc84:	685a      	ldr	r2, [r3, #4]
 800dc86:	4b13      	ldr	r3, [pc, #76]	; (800dcd4 <pvPortMalloc+0x188>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	431a      	orrs	r2, r3
 800dc8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc8e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dc90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc92:	2200      	movs	r2, #0
 800dc94:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dc96:	f7fe ff23 	bl	800cae0 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800dc9a:	69fb      	ldr	r3, [r7, #28]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d101      	bne.n	800dca4 <pvPortMalloc+0x158>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800dca0:	f7f2 fc98 	bl	80005d4 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dca4:	69fb      	ldr	r3, [r7, #28]
 800dca6:	f003 0307 	and.w	r3, r3, #7
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d00b      	beq.n	800dcc6 <pvPortMalloc+0x17a>
 800dcae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcb2:	b672      	cpsid	i
 800dcb4:	f383 8811 	msr	BASEPRI, r3
 800dcb8:	f3bf 8f6f 	isb	sy
 800dcbc:	f3bf 8f4f 	dsb	sy
 800dcc0:	b662      	cpsie	i
 800dcc2:	60fb      	str	r3, [r7, #12]
 800dcc4:	e7fe      	b.n	800dcc4 <pvPortMalloc+0x178>
	return pvReturn;
 800dcc6:	69fb      	ldr	r3, [r7, #28]
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3728      	adds	r7, #40	; 0x28
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}
 800dcd0:	200086bc 	.word	0x200086bc
 800dcd4:	200086c8 	.word	0x200086c8
 800dcd8:	200086c0 	.word	0x200086c0
 800dcdc:	200086b4 	.word	0x200086b4
 800dce0:	200086c4 	.word	0x200086c4

0800dce4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b086      	sub	sp, #24
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d04a      	beq.n	800dd8c <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dcf6:	2308      	movs	r3, #8
 800dcf8:	425b      	negs	r3, r3
 800dcfa:	697a      	ldr	r2, [r7, #20]
 800dcfc:	4413      	add	r3, r2
 800dcfe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dd00:	697b      	ldr	r3, [r7, #20]
 800dd02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dd04:	693b      	ldr	r3, [r7, #16]
 800dd06:	685a      	ldr	r2, [r3, #4]
 800dd08:	4b22      	ldr	r3, [pc, #136]	; (800dd94 <vPortFree+0xb0>)
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	4013      	ands	r3, r2
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d10b      	bne.n	800dd2a <vPortFree+0x46>
 800dd12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd16:	b672      	cpsid	i
 800dd18:	f383 8811 	msr	BASEPRI, r3
 800dd1c:	f3bf 8f6f 	isb	sy
 800dd20:	f3bf 8f4f 	dsb	sy
 800dd24:	b662      	cpsie	i
 800dd26:	60fb      	str	r3, [r7, #12]
 800dd28:	e7fe      	b.n	800dd28 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dd2a:	693b      	ldr	r3, [r7, #16]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d00b      	beq.n	800dd4a <vPortFree+0x66>
 800dd32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd36:	b672      	cpsid	i
 800dd38:	f383 8811 	msr	BASEPRI, r3
 800dd3c:	f3bf 8f6f 	isb	sy
 800dd40:	f3bf 8f4f 	dsb	sy
 800dd44:	b662      	cpsie	i
 800dd46:	60bb      	str	r3, [r7, #8]
 800dd48:	e7fe      	b.n	800dd48 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dd4a:	693b      	ldr	r3, [r7, #16]
 800dd4c:	685a      	ldr	r2, [r3, #4]
 800dd4e:	4b11      	ldr	r3, [pc, #68]	; (800dd94 <vPortFree+0xb0>)
 800dd50:	681b      	ldr	r3, [r3, #0]
 800dd52:	4013      	ands	r3, r2
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d019      	beq.n	800dd8c <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dd58:	693b      	ldr	r3, [r7, #16]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d115      	bne.n	800dd8c <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dd60:	693b      	ldr	r3, [r7, #16]
 800dd62:	685a      	ldr	r2, [r3, #4]
 800dd64:	4b0b      	ldr	r3, [pc, #44]	; (800dd94 <vPortFree+0xb0>)
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	43db      	mvns	r3, r3
 800dd6a:	401a      	ands	r2, r3
 800dd6c:	693b      	ldr	r3, [r7, #16]
 800dd6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dd70:	f7fe fea8 	bl	800cac4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dd74:	693b      	ldr	r3, [r7, #16]
 800dd76:	685a      	ldr	r2, [r3, #4]
 800dd78:	4b07      	ldr	r3, [pc, #28]	; (800dd98 <vPortFree+0xb4>)
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	4413      	add	r3, r2
 800dd7e:	4a06      	ldr	r2, [pc, #24]	; (800dd98 <vPortFree+0xb4>)
 800dd80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dd82:	6938      	ldr	r0, [r7, #16]
 800dd84:	f000 f86c 	bl	800de60 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800dd88:	f7fe feaa 	bl	800cae0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800dd8c:	bf00      	nop
 800dd8e:	3718      	adds	r7, #24
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}
 800dd94:	200086c8 	.word	0x200086c8
 800dd98:	200086c0 	.word	0x200086c0

0800dd9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800dd9c:	b480      	push	{r7}
 800dd9e:	b085      	sub	sp, #20
 800dda0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800dda2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dda6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800dda8:	4b27      	ldr	r3, [pc, #156]	; (800de48 <prvHeapInit+0xac>)
 800ddaa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	f003 0307 	and.w	r3, r3, #7
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d00c      	beq.n	800ddd0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	3307      	adds	r3, #7
 800ddba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	f023 0307 	bic.w	r3, r3, #7
 800ddc2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ddc4:	68ba      	ldr	r2, [r7, #8]
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	1ad3      	subs	r3, r2, r3
 800ddca:	4a1f      	ldr	r2, [pc, #124]	; (800de48 <prvHeapInit+0xac>)
 800ddcc:	4413      	add	r3, r2
 800ddce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ddd4:	4a1d      	ldr	r2, [pc, #116]	; (800de4c <prvHeapInit+0xb0>)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ddda:	4b1c      	ldr	r3, [pc, #112]	; (800de4c <prvHeapInit+0xb0>)
 800dddc:	2200      	movs	r2, #0
 800ddde:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	68ba      	ldr	r2, [r7, #8]
 800dde4:	4413      	add	r3, r2
 800dde6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800dde8:	2208      	movs	r2, #8
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	1a9b      	subs	r3, r3, r2
 800ddee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	f023 0307 	bic.w	r3, r3, #7
 800ddf6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	4a15      	ldr	r2, [pc, #84]	; (800de50 <prvHeapInit+0xb4>)
 800ddfc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ddfe:	4b14      	ldr	r3, [pc, #80]	; (800de50 <prvHeapInit+0xb4>)
 800de00:	681b      	ldr	r3, [r3, #0]
 800de02:	2200      	movs	r2, #0
 800de04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800de06:	4b12      	ldr	r3, [pc, #72]	; (800de50 <prvHeapInit+0xb4>)
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	2200      	movs	r2, #0
 800de0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	68fa      	ldr	r2, [r7, #12]
 800de16:	1ad2      	subs	r2, r2, r3
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800de1c:	4b0c      	ldr	r3, [pc, #48]	; (800de50 <prvHeapInit+0xb4>)
 800de1e:	681a      	ldr	r2, [r3, #0]
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800de24:	683b      	ldr	r3, [r7, #0]
 800de26:	685b      	ldr	r3, [r3, #4]
 800de28:	4a0a      	ldr	r2, [pc, #40]	; (800de54 <prvHeapInit+0xb8>)
 800de2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	685b      	ldr	r3, [r3, #4]
 800de30:	4a09      	ldr	r2, [pc, #36]	; (800de58 <prvHeapInit+0xbc>)
 800de32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800de34:	4b09      	ldr	r3, [pc, #36]	; (800de5c <prvHeapInit+0xc0>)
 800de36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800de3a:	601a      	str	r2, [r3, #0]
}
 800de3c:	bf00      	nop
 800de3e:	3714      	adds	r7, #20
 800de40:	46bd      	mov	sp, r7
 800de42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de46:	4770      	bx	lr
 800de48:	200006b4 	.word	0x200006b4
 800de4c:	200086b4 	.word	0x200086b4
 800de50:	200086bc 	.word	0x200086bc
 800de54:	200086c4 	.word	0x200086c4
 800de58:	200086c0 	.word	0x200086c0
 800de5c:	200086c8 	.word	0x200086c8

0800de60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800de60:	b480      	push	{r7}
 800de62:	b085      	sub	sp, #20
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800de68:	4b28      	ldr	r3, [pc, #160]	; (800df0c <prvInsertBlockIntoFreeList+0xac>)
 800de6a:	60fb      	str	r3, [r7, #12]
 800de6c:	e002      	b.n	800de74 <prvInsertBlockIntoFreeList+0x14>
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	60fb      	str	r3, [r7, #12]
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	687a      	ldr	r2, [r7, #4]
 800de7a:	429a      	cmp	r2, r3
 800de7c:	d8f7      	bhi.n	800de6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	68ba      	ldr	r2, [r7, #8]
 800de88:	4413      	add	r3, r2
 800de8a:	687a      	ldr	r2, [r7, #4]
 800de8c:	429a      	cmp	r2, r3
 800de8e:	d108      	bne.n	800dea2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	685a      	ldr	r2, [r3, #4]
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	685b      	ldr	r3, [r3, #4]
 800de98:	441a      	add	r2, r3
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	685b      	ldr	r3, [r3, #4]
 800deaa:	68ba      	ldr	r2, [r7, #8]
 800deac:	441a      	add	r2, r3
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	429a      	cmp	r2, r3
 800deb4:	d118      	bne.n	800dee8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800deb6:	68fb      	ldr	r3, [r7, #12]
 800deb8:	681a      	ldr	r2, [r3, #0]
 800deba:	4b15      	ldr	r3, [pc, #84]	; (800df10 <prvInsertBlockIntoFreeList+0xb0>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	429a      	cmp	r2, r3
 800dec0:	d00d      	beq.n	800dede <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	685a      	ldr	r2, [r3, #4]
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	685b      	ldr	r3, [r3, #4]
 800decc:	441a      	add	r2, r3
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	681a      	ldr	r2, [r3, #0]
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	601a      	str	r2, [r3, #0]
 800dedc:	e008      	b.n	800def0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800dede:	4b0c      	ldr	r3, [pc, #48]	; (800df10 <prvInsertBlockIntoFreeList+0xb0>)
 800dee0:	681a      	ldr	r2, [r3, #0]
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	601a      	str	r2, [r3, #0]
 800dee6:	e003      	b.n	800def0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	681a      	ldr	r2, [r3, #0]
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800def0:	68fa      	ldr	r2, [r7, #12]
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	429a      	cmp	r2, r3
 800def6:	d002      	beq.n	800defe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	687a      	ldr	r2, [r7, #4]
 800defc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800defe:	bf00      	nop
 800df00:	3714      	adds	r7, #20
 800df02:	46bd      	mov	sp, r7
 800df04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df08:	4770      	bx	lr
 800df0a:	bf00      	nop
 800df0c:	200086b4 	.word	0x200086b4
 800df10:	200086bc 	.word	0x200086bc

0800df14 <__errno>:
 800df14:	4b01      	ldr	r3, [pc, #4]	; (800df1c <__errno+0x8>)
 800df16:	6818      	ldr	r0, [r3, #0]
 800df18:	4770      	bx	lr
 800df1a:	bf00      	nop
 800df1c:	20000054 	.word	0x20000054

0800df20 <__libc_init_array>:
 800df20:	b570      	push	{r4, r5, r6, lr}
 800df22:	4e0d      	ldr	r6, [pc, #52]	; (800df58 <__libc_init_array+0x38>)
 800df24:	4c0d      	ldr	r4, [pc, #52]	; (800df5c <__libc_init_array+0x3c>)
 800df26:	1ba4      	subs	r4, r4, r6
 800df28:	10a4      	asrs	r4, r4, #2
 800df2a:	2500      	movs	r5, #0
 800df2c:	42a5      	cmp	r5, r4
 800df2e:	d109      	bne.n	800df44 <__libc_init_array+0x24>
 800df30:	4e0b      	ldr	r6, [pc, #44]	; (800df60 <__libc_init_array+0x40>)
 800df32:	4c0c      	ldr	r4, [pc, #48]	; (800df64 <__libc_init_array+0x44>)
 800df34:	f000 fc28 	bl	800e788 <_init>
 800df38:	1ba4      	subs	r4, r4, r6
 800df3a:	10a4      	asrs	r4, r4, #2
 800df3c:	2500      	movs	r5, #0
 800df3e:	42a5      	cmp	r5, r4
 800df40:	d105      	bne.n	800df4e <__libc_init_array+0x2e>
 800df42:	bd70      	pop	{r4, r5, r6, pc}
 800df44:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800df48:	4798      	blx	r3
 800df4a:	3501      	adds	r5, #1
 800df4c:	e7ee      	b.n	800df2c <__libc_init_array+0xc>
 800df4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800df52:	4798      	blx	r3
 800df54:	3501      	adds	r5, #1
 800df56:	e7f2      	b.n	800df3e <__libc_init_array+0x1e>
 800df58:	0801085c 	.word	0x0801085c
 800df5c:	0801085c 	.word	0x0801085c
 800df60:	0801085c 	.word	0x0801085c
 800df64:	08010860 	.word	0x08010860

0800df68 <memcpy>:
 800df68:	b510      	push	{r4, lr}
 800df6a:	1e43      	subs	r3, r0, #1
 800df6c:	440a      	add	r2, r1
 800df6e:	4291      	cmp	r1, r2
 800df70:	d100      	bne.n	800df74 <memcpy+0xc>
 800df72:	bd10      	pop	{r4, pc}
 800df74:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df78:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df7c:	e7f7      	b.n	800df6e <memcpy+0x6>

0800df7e <memset>:
 800df7e:	4402      	add	r2, r0
 800df80:	4603      	mov	r3, r0
 800df82:	4293      	cmp	r3, r2
 800df84:	d100      	bne.n	800df88 <memset+0xa>
 800df86:	4770      	bx	lr
 800df88:	f803 1b01 	strb.w	r1, [r3], #1
 800df8c:	e7f9      	b.n	800df82 <memset+0x4>
	...

0800df90 <siprintf>:
 800df90:	b40e      	push	{r1, r2, r3}
 800df92:	b500      	push	{lr}
 800df94:	b09c      	sub	sp, #112	; 0x70
 800df96:	ab1d      	add	r3, sp, #116	; 0x74
 800df98:	9002      	str	r0, [sp, #8]
 800df9a:	9006      	str	r0, [sp, #24]
 800df9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dfa0:	4809      	ldr	r0, [pc, #36]	; (800dfc8 <siprintf+0x38>)
 800dfa2:	9107      	str	r1, [sp, #28]
 800dfa4:	9104      	str	r1, [sp, #16]
 800dfa6:	4909      	ldr	r1, [pc, #36]	; (800dfcc <siprintf+0x3c>)
 800dfa8:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfac:	9105      	str	r1, [sp, #20]
 800dfae:	6800      	ldr	r0, [r0, #0]
 800dfb0:	9301      	str	r3, [sp, #4]
 800dfb2:	a902      	add	r1, sp, #8
 800dfb4:	f000 f866 	bl	800e084 <_svfiprintf_r>
 800dfb8:	9b02      	ldr	r3, [sp, #8]
 800dfba:	2200      	movs	r2, #0
 800dfbc:	701a      	strb	r2, [r3, #0]
 800dfbe:	b01c      	add	sp, #112	; 0x70
 800dfc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dfc4:	b003      	add	sp, #12
 800dfc6:	4770      	bx	lr
 800dfc8:	20000054 	.word	0x20000054
 800dfcc:	ffff0208 	.word	0xffff0208

0800dfd0 <__ssputs_r>:
 800dfd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfd4:	688e      	ldr	r6, [r1, #8]
 800dfd6:	429e      	cmp	r6, r3
 800dfd8:	4682      	mov	sl, r0
 800dfda:	460c      	mov	r4, r1
 800dfdc:	4690      	mov	r8, r2
 800dfde:	4699      	mov	r9, r3
 800dfe0:	d837      	bhi.n	800e052 <__ssputs_r+0x82>
 800dfe2:	898a      	ldrh	r2, [r1, #12]
 800dfe4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dfe8:	d031      	beq.n	800e04e <__ssputs_r+0x7e>
 800dfea:	6825      	ldr	r5, [r4, #0]
 800dfec:	6909      	ldr	r1, [r1, #16]
 800dfee:	1a6f      	subs	r7, r5, r1
 800dff0:	6965      	ldr	r5, [r4, #20]
 800dff2:	2302      	movs	r3, #2
 800dff4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dff8:	fb95 f5f3 	sdiv	r5, r5, r3
 800dffc:	f109 0301 	add.w	r3, r9, #1
 800e000:	443b      	add	r3, r7
 800e002:	429d      	cmp	r5, r3
 800e004:	bf38      	it	cc
 800e006:	461d      	movcc	r5, r3
 800e008:	0553      	lsls	r3, r2, #21
 800e00a:	d530      	bpl.n	800e06e <__ssputs_r+0x9e>
 800e00c:	4629      	mov	r1, r5
 800e00e:	f000 fb21 	bl	800e654 <_malloc_r>
 800e012:	4606      	mov	r6, r0
 800e014:	b950      	cbnz	r0, 800e02c <__ssputs_r+0x5c>
 800e016:	230c      	movs	r3, #12
 800e018:	f8ca 3000 	str.w	r3, [sl]
 800e01c:	89a3      	ldrh	r3, [r4, #12]
 800e01e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e022:	81a3      	strh	r3, [r4, #12]
 800e024:	f04f 30ff 	mov.w	r0, #4294967295
 800e028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e02c:	463a      	mov	r2, r7
 800e02e:	6921      	ldr	r1, [r4, #16]
 800e030:	f7ff ff9a 	bl	800df68 <memcpy>
 800e034:	89a3      	ldrh	r3, [r4, #12]
 800e036:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e03a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e03e:	81a3      	strh	r3, [r4, #12]
 800e040:	6126      	str	r6, [r4, #16]
 800e042:	6165      	str	r5, [r4, #20]
 800e044:	443e      	add	r6, r7
 800e046:	1bed      	subs	r5, r5, r7
 800e048:	6026      	str	r6, [r4, #0]
 800e04a:	60a5      	str	r5, [r4, #8]
 800e04c:	464e      	mov	r6, r9
 800e04e:	454e      	cmp	r6, r9
 800e050:	d900      	bls.n	800e054 <__ssputs_r+0x84>
 800e052:	464e      	mov	r6, r9
 800e054:	4632      	mov	r2, r6
 800e056:	4641      	mov	r1, r8
 800e058:	6820      	ldr	r0, [r4, #0]
 800e05a:	f000 fa93 	bl	800e584 <memmove>
 800e05e:	68a3      	ldr	r3, [r4, #8]
 800e060:	1b9b      	subs	r3, r3, r6
 800e062:	60a3      	str	r3, [r4, #8]
 800e064:	6823      	ldr	r3, [r4, #0]
 800e066:	441e      	add	r6, r3
 800e068:	6026      	str	r6, [r4, #0]
 800e06a:	2000      	movs	r0, #0
 800e06c:	e7dc      	b.n	800e028 <__ssputs_r+0x58>
 800e06e:	462a      	mov	r2, r5
 800e070:	f000 fb4a 	bl	800e708 <_realloc_r>
 800e074:	4606      	mov	r6, r0
 800e076:	2800      	cmp	r0, #0
 800e078:	d1e2      	bne.n	800e040 <__ssputs_r+0x70>
 800e07a:	6921      	ldr	r1, [r4, #16]
 800e07c:	4650      	mov	r0, sl
 800e07e:	f000 fa9b 	bl	800e5b8 <_free_r>
 800e082:	e7c8      	b.n	800e016 <__ssputs_r+0x46>

0800e084 <_svfiprintf_r>:
 800e084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e088:	461d      	mov	r5, r3
 800e08a:	898b      	ldrh	r3, [r1, #12]
 800e08c:	061f      	lsls	r7, r3, #24
 800e08e:	b09d      	sub	sp, #116	; 0x74
 800e090:	4680      	mov	r8, r0
 800e092:	460c      	mov	r4, r1
 800e094:	4616      	mov	r6, r2
 800e096:	d50f      	bpl.n	800e0b8 <_svfiprintf_r+0x34>
 800e098:	690b      	ldr	r3, [r1, #16]
 800e09a:	b96b      	cbnz	r3, 800e0b8 <_svfiprintf_r+0x34>
 800e09c:	2140      	movs	r1, #64	; 0x40
 800e09e:	f000 fad9 	bl	800e654 <_malloc_r>
 800e0a2:	6020      	str	r0, [r4, #0]
 800e0a4:	6120      	str	r0, [r4, #16]
 800e0a6:	b928      	cbnz	r0, 800e0b4 <_svfiprintf_r+0x30>
 800e0a8:	230c      	movs	r3, #12
 800e0aa:	f8c8 3000 	str.w	r3, [r8]
 800e0ae:	f04f 30ff 	mov.w	r0, #4294967295
 800e0b2:	e0c8      	b.n	800e246 <_svfiprintf_r+0x1c2>
 800e0b4:	2340      	movs	r3, #64	; 0x40
 800e0b6:	6163      	str	r3, [r4, #20]
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	9309      	str	r3, [sp, #36]	; 0x24
 800e0bc:	2320      	movs	r3, #32
 800e0be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e0c2:	2330      	movs	r3, #48	; 0x30
 800e0c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0c8:	9503      	str	r5, [sp, #12]
 800e0ca:	f04f 0b01 	mov.w	fp, #1
 800e0ce:	4637      	mov	r7, r6
 800e0d0:	463d      	mov	r5, r7
 800e0d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e0d6:	b10b      	cbz	r3, 800e0dc <_svfiprintf_r+0x58>
 800e0d8:	2b25      	cmp	r3, #37	; 0x25
 800e0da:	d13e      	bne.n	800e15a <_svfiprintf_r+0xd6>
 800e0dc:	ebb7 0a06 	subs.w	sl, r7, r6
 800e0e0:	d00b      	beq.n	800e0fa <_svfiprintf_r+0x76>
 800e0e2:	4653      	mov	r3, sl
 800e0e4:	4632      	mov	r2, r6
 800e0e6:	4621      	mov	r1, r4
 800e0e8:	4640      	mov	r0, r8
 800e0ea:	f7ff ff71 	bl	800dfd0 <__ssputs_r>
 800e0ee:	3001      	adds	r0, #1
 800e0f0:	f000 80a4 	beq.w	800e23c <_svfiprintf_r+0x1b8>
 800e0f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0f6:	4453      	add	r3, sl
 800e0f8:	9309      	str	r3, [sp, #36]	; 0x24
 800e0fa:	783b      	ldrb	r3, [r7, #0]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	f000 809d 	beq.w	800e23c <_svfiprintf_r+0x1b8>
 800e102:	2300      	movs	r3, #0
 800e104:	f04f 32ff 	mov.w	r2, #4294967295
 800e108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e10c:	9304      	str	r3, [sp, #16]
 800e10e:	9307      	str	r3, [sp, #28]
 800e110:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e114:	931a      	str	r3, [sp, #104]	; 0x68
 800e116:	462f      	mov	r7, r5
 800e118:	2205      	movs	r2, #5
 800e11a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e11e:	4850      	ldr	r0, [pc, #320]	; (800e260 <_svfiprintf_r+0x1dc>)
 800e120:	f7f2 f876 	bl	8000210 <memchr>
 800e124:	9b04      	ldr	r3, [sp, #16]
 800e126:	b9d0      	cbnz	r0, 800e15e <_svfiprintf_r+0xda>
 800e128:	06d9      	lsls	r1, r3, #27
 800e12a:	bf44      	itt	mi
 800e12c:	2220      	movmi	r2, #32
 800e12e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e132:	071a      	lsls	r2, r3, #28
 800e134:	bf44      	itt	mi
 800e136:	222b      	movmi	r2, #43	; 0x2b
 800e138:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e13c:	782a      	ldrb	r2, [r5, #0]
 800e13e:	2a2a      	cmp	r2, #42	; 0x2a
 800e140:	d015      	beq.n	800e16e <_svfiprintf_r+0xea>
 800e142:	9a07      	ldr	r2, [sp, #28]
 800e144:	462f      	mov	r7, r5
 800e146:	2000      	movs	r0, #0
 800e148:	250a      	movs	r5, #10
 800e14a:	4639      	mov	r1, r7
 800e14c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e150:	3b30      	subs	r3, #48	; 0x30
 800e152:	2b09      	cmp	r3, #9
 800e154:	d94d      	bls.n	800e1f2 <_svfiprintf_r+0x16e>
 800e156:	b1b8      	cbz	r0, 800e188 <_svfiprintf_r+0x104>
 800e158:	e00f      	b.n	800e17a <_svfiprintf_r+0xf6>
 800e15a:	462f      	mov	r7, r5
 800e15c:	e7b8      	b.n	800e0d0 <_svfiprintf_r+0x4c>
 800e15e:	4a40      	ldr	r2, [pc, #256]	; (800e260 <_svfiprintf_r+0x1dc>)
 800e160:	1a80      	subs	r0, r0, r2
 800e162:	fa0b f000 	lsl.w	r0, fp, r0
 800e166:	4318      	orrs	r0, r3
 800e168:	9004      	str	r0, [sp, #16]
 800e16a:	463d      	mov	r5, r7
 800e16c:	e7d3      	b.n	800e116 <_svfiprintf_r+0x92>
 800e16e:	9a03      	ldr	r2, [sp, #12]
 800e170:	1d11      	adds	r1, r2, #4
 800e172:	6812      	ldr	r2, [r2, #0]
 800e174:	9103      	str	r1, [sp, #12]
 800e176:	2a00      	cmp	r2, #0
 800e178:	db01      	blt.n	800e17e <_svfiprintf_r+0xfa>
 800e17a:	9207      	str	r2, [sp, #28]
 800e17c:	e004      	b.n	800e188 <_svfiprintf_r+0x104>
 800e17e:	4252      	negs	r2, r2
 800e180:	f043 0302 	orr.w	r3, r3, #2
 800e184:	9207      	str	r2, [sp, #28]
 800e186:	9304      	str	r3, [sp, #16]
 800e188:	783b      	ldrb	r3, [r7, #0]
 800e18a:	2b2e      	cmp	r3, #46	; 0x2e
 800e18c:	d10c      	bne.n	800e1a8 <_svfiprintf_r+0x124>
 800e18e:	787b      	ldrb	r3, [r7, #1]
 800e190:	2b2a      	cmp	r3, #42	; 0x2a
 800e192:	d133      	bne.n	800e1fc <_svfiprintf_r+0x178>
 800e194:	9b03      	ldr	r3, [sp, #12]
 800e196:	1d1a      	adds	r2, r3, #4
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	9203      	str	r2, [sp, #12]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	bfb8      	it	lt
 800e1a0:	f04f 33ff 	movlt.w	r3, #4294967295
 800e1a4:	3702      	adds	r7, #2
 800e1a6:	9305      	str	r3, [sp, #20]
 800e1a8:	4d2e      	ldr	r5, [pc, #184]	; (800e264 <_svfiprintf_r+0x1e0>)
 800e1aa:	7839      	ldrb	r1, [r7, #0]
 800e1ac:	2203      	movs	r2, #3
 800e1ae:	4628      	mov	r0, r5
 800e1b0:	f7f2 f82e 	bl	8000210 <memchr>
 800e1b4:	b138      	cbz	r0, 800e1c6 <_svfiprintf_r+0x142>
 800e1b6:	2340      	movs	r3, #64	; 0x40
 800e1b8:	1b40      	subs	r0, r0, r5
 800e1ba:	fa03 f000 	lsl.w	r0, r3, r0
 800e1be:	9b04      	ldr	r3, [sp, #16]
 800e1c0:	4303      	orrs	r3, r0
 800e1c2:	3701      	adds	r7, #1
 800e1c4:	9304      	str	r3, [sp, #16]
 800e1c6:	7839      	ldrb	r1, [r7, #0]
 800e1c8:	4827      	ldr	r0, [pc, #156]	; (800e268 <_svfiprintf_r+0x1e4>)
 800e1ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1ce:	2206      	movs	r2, #6
 800e1d0:	1c7e      	adds	r6, r7, #1
 800e1d2:	f7f2 f81d 	bl	8000210 <memchr>
 800e1d6:	2800      	cmp	r0, #0
 800e1d8:	d038      	beq.n	800e24c <_svfiprintf_r+0x1c8>
 800e1da:	4b24      	ldr	r3, [pc, #144]	; (800e26c <_svfiprintf_r+0x1e8>)
 800e1dc:	bb13      	cbnz	r3, 800e224 <_svfiprintf_r+0x1a0>
 800e1de:	9b03      	ldr	r3, [sp, #12]
 800e1e0:	3307      	adds	r3, #7
 800e1e2:	f023 0307 	bic.w	r3, r3, #7
 800e1e6:	3308      	adds	r3, #8
 800e1e8:	9303      	str	r3, [sp, #12]
 800e1ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1ec:	444b      	add	r3, r9
 800e1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800e1f0:	e76d      	b.n	800e0ce <_svfiprintf_r+0x4a>
 800e1f2:	fb05 3202 	mla	r2, r5, r2, r3
 800e1f6:	2001      	movs	r0, #1
 800e1f8:	460f      	mov	r7, r1
 800e1fa:	e7a6      	b.n	800e14a <_svfiprintf_r+0xc6>
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	3701      	adds	r7, #1
 800e200:	9305      	str	r3, [sp, #20]
 800e202:	4619      	mov	r1, r3
 800e204:	250a      	movs	r5, #10
 800e206:	4638      	mov	r0, r7
 800e208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e20c:	3a30      	subs	r2, #48	; 0x30
 800e20e:	2a09      	cmp	r2, #9
 800e210:	d903      	bls.n	800e21a <_svfiprintf_r+0x196>
 800e212:	2b00      	cmp	r3, #0
 800e214:	d0c8      	beq.n	800e1a8 <_svfiprintf_r+0x124>
 800e216:	9105      	str	r1, [sp, #20]
 800e218:	e7c6      	b.n	800e1a8 <_svfiprintf_r+0x124>
 800e21a:	fb05 2101 	mla	r1, r5, r1, r2
 800e21e:	2301      	movs	r3, #1
 800e220:	4607      	mov	r7, r0
 800e222:	e7f0      	b.n	800e206 <_svfiprintf_r+0x182>
 800e224:	ab03      	add	r3, sp, #12
 800e226:	9300      	str	r3, [sp, #0]
 800e228:	4622      	mov	r2, r4
 800e22a:	4b11      	ldr	r3, [pc, #68]	; (800e270 <_svfiprintf_r+0x1ec>)
 800e22c:	a904      	add	r1, sp, #16
 800e22e:	4640      	mov	r0, r8
 800e230:	f3af 8000 	nop.w
 800e234:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e238:	4681      	mov	r9, r0
 800e23a:	d1d6      	bne.n	800e1ea <_svfiprintf_r+0x166>
 800e23c:	89a3      	ldrh	r3, [r4, #12]
 800e23e:	065b      	lsls	r3, r3, #25
 800e240:	f53f af35 	bmi.w	800e0ae <_svfiprintf_r+0x2a>
 800e244:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e246:	b01d      	add	sp, #116	; 0x74
 800e248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e24c:	ab03      	add	r3, sp, #12
 800e24e:	9300      	str	r3, [sp, #0]
 800e250:	4622      	mov	r2, r4
 800e252:	4b07      	ldr	r3, [pc, #28]	; (800e270 <_svfiprintf_r+0x1ec>)
 800e254:	a904      	add	r1, sp, #16
 800e256:	4640      	mov	r0, r8
 800e258:	f000 f882 	bl	800e360 <_printf_i>
 800e25c:	e7ea      	b.n	800e234 <_svfiprintf_r+0x1b0>
 800e25e:	bf00      	nop
 800e260:	08010820 	.word	0x08010820
 800e264:	08010826 	.word	0x08010826
 800e268:	0801082a 	.word	0x0801082a
 800e26c:	00000000 	.word	0x00000000
 800e270:	0800dfd1 	.word	0x0800dfd1

0800e274 <_printf_common>:
 800e274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e278:	4691      	mov	r9, r2
 800e27a:	461f      	mov	r7, r3
 800e27c:	688a      	ldr	r2, [r1, #8]
 800e27e:	690b      	ldr	r3, [r1, #16]
 800e280:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e284:	4293      	cmp	r3, r2
 800e286:	bfb8      	it	lt
 800e288:	4613      	movlt	r3, r2
 800e28a:	f8c9 3000 	str.w	r3, [r9]
 800e28e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e292:	4606      	mov	r6, r0
 800e294:	460c      	mov	r4, r1
 800e296:	b112      	cbz	r2, 800e29e <_printf_common+0x2a>
 800e298:	3301      	adds	r3, #1
 800e29a:	f8c9 3000 	str.w	r3, [r9]
 800e29e:	6823      	ldr	r3, [r4, #0]
 800e2a0:	0699      	lsls	r1, r3, #26
 800e2a2:	bf42      	ittt	mi
 800e2a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e2a8:	3302      	addmi	r3, #2
 800e2aa:	f8c9 3000 	strmi.w	r3, [r9]
 800e2ae:	6825      	ldr	r5, [r4, #0]
 800e2b0:	f015 0506 	ands.w	r5, r5, #6
 800e2b4:	d107      	bne.n	800e2c6 <_printf_common+0x52>
 800e2b6:	f104 0a19 	add.w	sl, r4, #25
 800e2ba:	68e3      	ldr	r3, [r4, #12]
 800e2bc:	f8d9 2000 	ldr.w	r2, [r9]
 800e2c0:	1a9b      	subs	r3, r3, r2
 800e2c2:	42ab      	cmp	r3, r5
 800e2c4:	dc28      	bgt.n	800e318 <_printf_common+0xa4>
 800e2c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e2ca:	6822      	ldr	r2, [r4, #0]
 800e2cc:	3300      	adds	r3, #0
 800e2ce:	bf18      	it	ne
 800e2d0:	2301      	movne	r3, #1
 800e2d2:	0692      	lsls	r2, r2, #26
 800e2d4:	d42d      	bmi.n	800e332 <_printf_common+0xbe>
 800e2d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e2da:	4639      	mov	r1, r7
 800e2dc:	4630      	mov	r0, r6
 800e2de:	47c0      	blx	r8
 800e2e0:	3001      	adds	r0, #1
 800e2e2:	d020      	beq.n	800e326 <_printf_common+0xb2>
 800e2e4:	6823      	ldr	r3, [r4, #0]
 800e2e6:	68e5      	ldr	r5, [r4, #12]
 800e2e8:	f8d9 2000 	ldr.w	r2, [r9]
 800e2ec:	f003 0306 	and.w	r3, r3, #6
 800e2f0:	2b04      	cmp	r3, #4
 800e2f2:	bf08      	it	eq
 800e2f4:	1aad      	subeq	r5, r5, r2
 800e2f6:	68a3      	ldr	r3, [r4, #8]
 800e2f8:	6922      	ldr	r2, [r4, #16]
 800e2fa:	bf0c      	ite	eq
 800e2fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e300:	2500      	movne	r5, #0
 800e302:	4293      	cmp	r3, r2
 800e304:	bfc4      	itt	gt
 800e306:	1a9b      	subgt	r3, r3, r2
 800e308:	18ed      	addgt	r5, r5, r3
 800e30a:	f04f 0900 	mov.w	r9, #0
 800e30e:	341a      	adds	r4, #26
 800e310:	454d      	cmp	r5, r9
 800e312:	d11a      	bne.n	800e34a <_printf_common+0xd6>
 800e314:	2000      	movs	r0, #0
 800e316:	e008      	b.n	800e32a <_printf_common+0xb6>
 800e318:	2301      	movs	r3, #1
 800e31a:	4652      	mov	r2, sl
 800e31c:	4639      	mov	r1, r7
 800e31e:	4630      	mov	r0, r6
 800e320:	47c0      	blx	r8
 800e322:	3001      	adds	r0, #1
 800e324:	d103      	bne.n	800e32e <_printf_common+0xba>
 800e326:	f04f 30ff 	mov.w	r0, #4294967295
 800e32a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e32e:	3501      	adds	r5, #1
 800e330:	e7c3      	b.n	800e2ba <_printf_common+0x46>
 800e332:	18e1      	adds	r1, r4, r3
 800e334:	1c5a      	adds	r2, r3, #1
 800e336:	2030      	movs	r0, #48	; 0x30
 800e338:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e33c:	4422      	add	r2, r4
 800e33e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e342:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e346:	3302      	adds	r3, #2
 800e348:	e7c5      	b.n	800e2d6 <_printf_common+0x62>
 800e34a:	2301      	movs	r3, #1
 800e34c:	4622      	mov	r2, r4
 800e34e:	4639      	mov	r1, r7
 800e350:	4630      	mov	r0, r6
 800e352:	47c0      	blx	r8
 800e354:	3001      	adds	r0, #1
 800e356:	d0e6      	beq.n	800e326 <_printf_common+0xb2>
 800e358:	f109 0901 	add.w	r9, r9, #1
 800e35c:	e7d8      	b.n	800e310 <_printf_common+0x9c>
	...

0800e360 <_printf_i>:
 800e360:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e364:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e368:	460c      	mov	r4, r1
 800e36a:	7e09      	ldrb	r1, [r1, #24]
 800e36c:	b085      	sub	sp, #20
 800e36e:	296e      	cmp	r1, #110	; 0x6e
 800e370:	4617      	mov	r7, r2
 800e372:	4606      	mov	r6, r0
 800e374:	4698      	mov	r8, r3
 800e376:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e378:	f000 80b3 	beq.w	800e4e2 <_printf_i+0x182>
 800e37c:	d822      	bhi.n	800e3c4 <_printf_i+0x64>
 800e37e:	2963      	cmp	r1, #99	; 0x63
 800e380:	d036      	beq.n	800e3f0 <_printf_i+0x90>
 800e382:	d80a      	bhi.n	800e39a <_printf_i+0x3a>
 800e384:	2900      	cmp	r1, #0
 800e386:	f000 80b9 	beq.w	800e4fc <_printf_i+0x19c>
 800e38a:	2958      	cmp	r1, #88	; 0x58
 800e38c:	f000 8083 	beq.w	800e496 <_printf_i+0x136>
 800e390:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e394:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e398:	e032      	b.n	800e400 <_printf_i+0xa0>
 800e39a:	2964      	cmp	r1, #100	; 0x64
 800e39c:	d001      	beq.n	800e3a2 <_printf_i+0x42>
 800e39e:	2969      	cmp	r1, #105	; 0x69
 800e3a0:	d1f6      	bne.n	800e390 <_printf_i+0x30>
 800e3a2:	6820      	ldr	r0, [r4, #0]
 800e3a4:	6813      	ldr	r3, [r2, #0]
 800e3a6:	0605      	lsls	r5, r0, #24
 800e3a8:	f103 0104 	add.w	r1, r3, #4
 800e3ac:	d52a      	bpl.n	800e404 <_printf_i+0xa4>
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	6011      	str	r1, [r2, #0]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	da03      	bge.n	800e3be <_printf_i+0x5e>
 800e3b6:	222d      	movs	r2, #45	; 0x2d
 800e3b8:	425b      	negs	r3, r3
 800e3ba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e3be:	486f      	ldr	r0, [pc, #444]	; (800e57c <_printf_i+0x21c>)
 800e3c0:	220a      	movs	r2, #10
 800e3c2:	e039      	b.n	800e438 <_printf_i+0xd8>
 800e3c4:	2973      	cmp	r1, #115	; 0x73
 800e3c6:	f000 809d 	beq.w	800e504 <_printf_i+0x1a4>
 800e3ca:	d808      	bhi.n	800e3de <_printf_i+0x7e>
 800e3cc:	296f      	cmp	r1, #111	; 0x6f
 800e3ce:	d020      	beq.n	800e412 <_printf_i+0xb2>
 800e3d0:	2970      	cmp	r1, #112	; 0x70
 800e3d2:	d1dd      	bne.n	800e390 <_printf_i+0x30>
 800e3d4:	6823      	ldr	r3, [r4, #0]
 800e3d6:	f043 0320 	orr.w	r3, r3, #32
 800e3da:	6023      	str	r3, [r4, #0]
 800e3dc:	e003      	b.n	800e3e6 <_printf_i+0x86>
 800e3de:	2975      	cmp	r1, #117	; 0x75
 800e3e0:	d017      	beq.n	800e412 <_printf_i+0xb2>
 800e3e2:	2978      	cmp	r1, #120	; 0x78
 800e3e4:	d1d4      	bne.n	800e390 <_printf_i+0x30>
 800e3e6:	2378      	movs	r3, #120	; 0x78
 800e3e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e3ec:	4864      	ldr	r0, [pc, #400]	; (800e580 <_printf_i+0x220>)
 800e3ee:	e055      	b.n	800e49c <_printf_i+0x13c>
 800e3f0:	6813      	ldr	r3, [r2, #0]
 800e3f2:	1d19      	adds	r1, r3, #4
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	6011      	str	r1, [r2, #0]
 800e3f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e3fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e400:	2301      	movs	r3, #1
 800e402:	e08c      	b.n	800e51e <_printf_i+0x1be>
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	6011      	str	r1, [r2, #0]
 800e408:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e40c:	bf18      	it	ne
 800e40e:	b21b      	sxthne	r3, r3
 800e410:	e7cf      	b.n	800e3b2 <_printf_i+0x52>
 800e412:	6813      	ldr	r3, [r2, #0]
 800e414:	6825      	ldr	r5, [r4, #0]
 800e416:	1d18      	adds	r0, r3, #4
 800e418:	6010      	str	r0, [r2, #0]
 800e41a:	0628      	lsls	r0, r5, #24
 800e41c:	d501      	bpl.n	800e422 <_printf_i+0xc2>
 800e41e:	681b      	ldr	r3, [r3, #0]
 800e420:	e002      	b.n	800e428 <_printf_i+0xc8>
 800e422:	0668      	lsls	r0, r5, #25
 800e424:	d5fb      	bpl.n	800e41e <_printf_i+0xbe>
 800e426:	881b      	ldrh	r3, [r3, #0]
 800e428:	4854      	ldr	r0, [pc, #336]	; (800e57c <_printf_i+0x21c>)
 800e42a:	296f      	cmp	r1, #111	; 0x6f
 800e42c:	bf14      	ite	ne
 800e42e:	220a      	movne	r2, #10
 800e430:	2208      	moveq	r2, #8
 800e432:	2100      	movs	r1, #0
 800e434:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e438:	6865      	ldr	r5, [r4, #4]
 800e43a:	60a5      	str	r5, [r4, #8]
 800e43c:	2d00      	cmp	r5, #0
 800e43e:	f2c0 8095 	blt.w	800e56c <_printf_i+0x20c>
 800e442:	6821      	ldr	r1, [r4, #0]
 800e444:	f021 0104 	bic.w	r1, r1, #4
 800e448:	6021      	str	r1, [r4, #0]
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d13d      	bne.n	800e4ca <_printf_i+0x16a>
 800e44e:	2d00      	cmp	r5, #0
 800e450:	f040 808e 	bne.w	800e570 <_printf_i+0x210>
 800e454:	4665      	mov	r5, ip
 800e456:	2a08      	cmp	r2, #8
 800e458:	d10b      	bne.n	800e472 <_printf_i+0x112>
 800e45a:	6823      	ldr	r3, [r4, #0]
 800e45c:	07db      	lsls	r3, r3, #31
 800e45e:	d508      	bpl.n	800e472 <_printf_i+0x112>
 800e460:	6923      	ldr	r3, [r4, #16]
 800e462:	6862      	ldr	r2, [r4, #4]
 800e464:	429a      	cmp	r2, r3
 800e466:	bfde      	ittt	le
 800e468:	2330      	movle	r3, #48	; 0x30
 800e46a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e46e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e472:	ebac 0305 	sub.w	r3, ip, r5
 800e476:	6123      	str	r3, [r4, #16]
 800e478:	f8cd 8000 	str.w	r8, [sp]
 800e47c:	463b      	mov	r3, r7
 800e47e:	aa03      	add	r2, sp, #12
 800e480:	4621      	mov	r1, r4
 800e482:	4630      	mov	r0, r6
 800e484:	f7ff fef6 	bl	800e274 <_printf_common>
 800e488:	3001      	adds	r0, #1
 800e48a:	d14d      	bne.n	800e528 <_printf_i+0x1c8>
 800e48c:	f04f 30ff 	mov.w	r0, #4294967295
 800e490:	b005      	add	sp, #20
 800e492:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e496:	4839      	ldr	r0, [pc, #228]	; (800e57c <_printf_i+0x21c>)
 800e498:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e49c:	6813      	ldr	r3, [r2, #0]
 800e49e:	6821      	ldr	r1, [r4, #0]
 800e4a0:	1d1d      	adds	r5, r3, #4
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	6015      	str	r5, [r2, #0]
 800e4a6:	060a      	lsls	r2, r1, #24
 800e4a8:	d50b      	bpl.n	800e4c2 <_printf_i+0x162>
 800e4aa:	07ca      	lsls	r2, r1, #31
 800e4ac:	bf44      	itt	mi
 800e4ae:	f041 0120 	orrmi.w	r1, r1, #32
 800e4b2:	6021      	strmi	r1, [r4, #0]
 800e4b4:	b91b      	cbnz	r3, 800e4be <_printf_i+0x15e>
 800e4b6:	6822      	ldr	r2, [r4, #0]
 800e4b8:	f022 0220 	bic.w	r2, r2, #32
 800e4bc:	6022      	str	r2, [r4, #0]
 800e4be:	2210      	movs	r2, #16
 800e4c0:	e7b7      	b.n	800e432 <_printf_i+0xd2>
 800e4c2:	064d      	lsls	r5, r1, #25
 800e4c4:	bf48      	it	mi
 800e4c6:	b29b      	uxthmi	r3, r3
 800e4c8:	e7ef      	b.n	800e4aa <_printf_i+0x14a>
 800e4ca:	4665      	mov	r5, ip
 800e4cc:	fbb3 f1f2 	udiv	r1, r3, r2
 800e4d0:	fb02 3311 	mls	r3, r2, r1, r3
 800e4d4:	5cc3      	ldrb	r3, [r0, r3]
 800e4d6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e4da:	460b      	mov	r3, r1
 800e4dc:	2900      	cmp	r1, #0
 800e4de:	d1f5      	bne.n	800e4cc <_printf_i+0x16c>
 800e4e0:	e7b9      	b.n	800e456 <_printf_i+0xf6>
 800e4e2:	6813      	ldr	r3, [r2, #0]
 800e4e4:	6825      	ldr	r5, [r4, #0]
 800e4e6:	6961      	ldr	r1, [r4, #20]
 800e4e8:	1d18      	adds	r0, r3, #4
 800e4ea:	6010      	str	r0, [r2, #0]
 800e4ec:	0628      	lsls	r0, r5, #24
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	d501      	bpl.n	800e4f6 <_printf_i+0x196>
 800e4f2:	6019      	str	r1, [r3, #0]
 800e4f4:	e002      	b.n	800e4fc <_printf_i+0x19c>
 800e4f6:	066a      	lsls	r2, r5, #25
 800e4f8:	d5fb      	bpl.n	800e4f2 <_printf_i+0x192>
 800e4fa:	8019      	strh	r1, [r3, #0]
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	6123      	str	r3, [r4, #16]
 800e500:	4665      	mov	r5, ip
 800e502:	e7b9      	b.n	800e478 <_printf_i+0x118>
 800e504:	6813      	ldr	r3, [r2, #0]
 800e506:	1d19      	adds	r1, r3, #4
 800e508:	6011      	str	r1, [r2, #0]
 800e50a:	681d      	ldr	r5, [r3, #0]
 800e50c:	6862      	ldr	r2, [r4, #4]
 800e50e:	2100      	movs	r1, #0
 800e510:	4628      	mov	r0, r5
 800e512:	f7f1 fe7d 	bl	8000210 <memchr>
 800e516:	b108      	cbz	r0, 800e51c <_printf_i+0x1bc>
 800e518:	1b40      	subs	r0, r0, r5
 800e51a:	6060      	str	r0, [r4, #4]
 800e51c:	6863      	ldr	r3, [r4, #4]
 800e51e:	6123      	str	r3, [r4, #16]
 800e520:	2300      	movs	r3, #0
 800e522:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e526:	e7a7      	b.n	800e478 <_printf_i+0x118>
 800e528:	6923      	ldr	r3, [r4, #16]
 800e52a:	462a      	mov	r2, r5
 800e52c:	4639      	mov	r1, r7
 800e52e:	4630      	mov	r0, r6
 800e530:	47c0      	blx	r8
 800e532:	3001      	adds	r0, #1
 800e534:	d0aa      	beq.n	800e48c <_printf_i+0x12c>
 800e536:	6823      	ldr	r3, [r4, #0]
 800e538:	079b      	lsls	r3, r3, #30
 800e53a:	d413      	bmi.n	800e564 <_printf_i+0x204>
 800e53c:	68e0      	ldr	r0, [r4, #12]
 800e53e:	9b03      	ldr	r3, [sp, #12]
 800e540:	4298      	cmp	r0, r3
 800e542:	bfb8      	it	lt
 800e544:	4618      	movlt	r0, r3
 800e546:	e7a3      	b.n	800e490 <_printf_i+0x130>
 800e548:	2301      	movs	r3, #1
 800e54a:	464a      	mov	r2, r9
 800e54c:	4639      	mov	r1, r7
 800e54e:	4630      	mov	r0, r6
 800e550:	47c0      	blx	r8
 800e552:	3001      	adds	r0, #1
 800e554:	d09a      	beq.n	800e48c <_printf_i+0x12c>
 800e556:	3501      	adds	r5, #1
 800e558:	68e3      	ldr	r3, [r4, #12]
 800e55a:	9a03      	ldr	r2, [sp, #12]
 800e55c:	1a9b      	subs	r3, r3, r2
 800e55e:	42ab      	cmp	r3, r5
 800e560:	dcf2      	bgt.n	800e548 <_printf_i+0x1e8>
 800e562:	e7eb      	b.n	800e53c <_printf_i+0x1dc>
 800e564:	2500      	movs	r5, #0
 800e566:	f104 0919 	add.w	r9, r4, #25
 800e56a:	e7f5      	b.n	800e558 <_printf_i+0x1f8>
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d1ac      	bne.n	800e4ca <_printf_i+0x16a>
 800e570:	7803      	ldrb	r3, [r0, #0]
 800e572:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e576:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e57a:	e76c      	b.n	800e456 <_printf_i+0xf6>
 800e57c:	08010831 	.word	0x08010831
 800e580:	08010842 	.word	0x08010842

0800e584 <memmove>:
 800e584:	4288      	cmp	r0, r1
 800e586:	b510      	push	{r4, lr}
 800e588:	eb01 0302 	add.w	r3, r1, r2
 800e58c:	d807      	bhi.n	800e59e <memmove+0x1a>
 800e58e:	1e42      	subs	r2, r0, #1
 800e590:	4299      	cmp	r1, r3
 800e592:	d00a      	beq.n	800e5aa <memmove+0x26>
 800e594:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e598:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e59c:	e7f8      	b.n	800e590 <memmove+0xc>
 800e59e:	4283      	cmp	r3, r0
 800e5a0:	d9f5      	bls.n	800e58e <memmove+0xa>
 800e5a2:	1881      	adds	r1, r0, r2
 800e5a4:	1ad2      	subs	r2, r2, r3
 800e5a6:	42d3      	cmn	r3, r2
 800e5a8:	d100      	bne.n	800e5ac <memmove+0x28>
 800e5aa:	bd10      	pop	{r4, pc}
 800e5ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e5b0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800e5b4:	e7f7      	b.n	800e5a6 <memmove+0x22>
	...

0800e5b8 <_free_r>:
 800e5b8:	b538      	push	{r3, r4, r5, lr}
 800e5ba:	4605      	mov	r5, r0
 800e5bc:	2900      	cmp	r1, #0
 800e5be:	d045      	beq.n	800e64c <_free_r+0x94>
 800e5c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e5c4:	1f0c      	subs	r4, r1, #4
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	bfb8      	it	lt
 800e5ca:	18e4      	addlt	r4, r4, r3
 800e5cc:	f000 f8d2 	bl	800e774 <__malloc_lock>
 800e5d0:	4a1f      	ldr	r2, [pc, #124]	; (800e650 <_free_r+0x98>)
 800e5d2:	6813      	ldr	r3, [r2, #0]
 800e5d4:	4610      	mov	r0, r2
 800e5d6:	b933      	cbnz	r3, 800e5e6 <_free_r+0x2e>
 800e5d8:	6063      	str	r3, [r4, #4]
 800e5da:	6014      	str	r4, [r2, #0]
 800e5dc:	4628      	mov	r0, r5
 800e5de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e5e2:	f000 b8c8 	b.w	800e776 <__malloc_unlock>
 800e5e6:	42a3      	cmp	r3, r4
 800e5e8:	d90c      	bls.n	800e604 <_free_r+0x4c>
 800e5ea:	6821      	ldr	r1, [r4, #0]
 800e5ec:	1862      	adds	r2, r4, r1
 800e5ee:	4293      	cmp	r3, r2
 800e5f0:	bf04      	itt	eq
 800e5f2:	681a      	ldreq	r2, [r3, #0]
 800e5f4:	685b      	ldreq	r3, [r3, #4]
 800e5f6:	6063      	str	r3, [r4, #4]
 800e5f8:	bf04      	itt	eq
 800e5fa:	1852      	addeq	r2, r2, r1
 800e5fc:	6022      	streq	r2, [r4, #0]
 800e5fe:	6004      	str	r4, [r0, #0]
 800e600:	e7ec      	b.n	800e5dc <_free_r+0x24>
 800e602:	4613      	mov	r3, r2
 800e604:	685a      	ldr	r2, [r3, #4]
 800e606:	b10a      	cbz	r2, 800e60c <_free_r+0x54>
 800e608:	42a2      	cmp	r2, r4
 800e60a:	d9fa      	bls.n	800e602 <_free_r+0x4a>
 800e60c:	6819      	ldr	r1, [r3, #0]
 800e60e:	1858      	adds	r0, r3, r1
 800e610:	42a0      	cmp	r0, r4
 800e612:	d10b      	bne.n	800e62c <_free_r+0x74>
 800e614:	6820      	ldr	r0, [r4, #0]
 800e616:	4401      	add	r1, r0
 800e618:	1858      	adds	r0, r3, r1
 800e61a:	4282      	cmp	r2, r0
 800e61c:	6019      	str	r1, [r3, #0]
 800e61e:	d1dd      	bne.n	800e5dc <_free_r+0x24>
 800e620:	6810      	ldr	r0, [r2, #0]
 800e622:	6852      	ldr	r2, [r2, #4]
 800e624:	605a      	str	r2, [r3, #4]
 800e626:	4401      	add	r1, r0
 800e628:	6019      	str	r1, [r3, #0]
 800e62a:	e7d7      	b.n	800e5dc <_free_r+0x24>
 800e62c:	d902      	bls.n	800e634 <_free_r+0x7c>
 800e62e:	230c      	movs	r3, #12
 800e630:	602b      	str	r3, [r5, #0]
 800e632:	e7d3      	b.n	800e5dc <_free_r+0x24>
 800e634:	6820      	ldr	r0, [r4, #0]
 800e636:	1821      	adds	r1, r4, r0
 800e638:	428a      	cmp	r2, r1
 800e63a:	bf04      	itt	eq
 800e63c:	6811      	ldreq	r1, [r2, #0]
 800e63e:	6852      	ldreq	r2, [r2, #4]
 800e640:	6062      	str	r2, [r4, #4]
 800e642:	bf04      	itt	eq
 800e644:	1809      	addeq	r1, r1, r0
 800e646:	6021      	streq	r1, [r4, #0]
 800e648:	605c      	str	r4, [r3, #4]
 800e64a:	e7c7      	b.n	800e5dc <_free_r+0x24>
 800e64c:	bd38      	pop	{r3, r4, r5, pc}
 800e64e:	bf00      	nop
 800e650:	200086cc 	.word	0x200086cc

0800e654 <_malloc_r>:
 800e654:	b570      	push	{r4, r5, r6, lr}
 800e656:	1ccd      	adds	r5, r1, #3
 800e658:	f025 0503 	bic.w	r5, r5, #3
 800e65c:	3508      	adds	r5, #8
 800e65e:	2d0c      	cmp	r5, #12
 800e660:	bf38      	it	cc
 800e662:	250c      	movcc	r5, #12
 800e664:	2d00      	cmp	r5, #0
 800e666:	4606      	mov	r6, r0
 800e668:	db01      	blt.n	800e66e <_malloc_r+0x1a>
 800e66a:	42a9      	cmp	r1, r5
 800e66c:	d903      	bls.n	800e676 <_malloc_r+0x22>
 800e66e:	230c      	movs	r3, #12
 800e670:	6033      	str	r3, [r6, #0]
 800e672:	2000      	movs	r0, #0
 800e674:	bd70      	pop	{r4, r5, r6, pc}
 800e676:	f000 f87d 	bl	800e774 <__malloc_lock>
 800e67a:	4a21      	ldr	r2, [pc, #132]	; (800e700 <_malloc_r+0xac>)
 800e67c:	6814      	ldr	r4, [r2, #0]
 800e67e:	4621      	mov	r1, r4
 800e680:	b991      	cbnz	r1, 800e6a8 <_malloc_r+0x54>
 800e682:	4c20      	ldr	r4, [pc, #128]	; (800e704 <_malloc_r+0xb0>)
 800e684:	6823      	ldr	r3, [r4, #0]
 800e686:	b91b      	cbnz	r3, 800e690 <_malloc_r+0x3c>
 800e688:	4630      	mov	r0, r6
 800e68a:	f000 f863 	bl	800e754 <_sbrk_r>
 800e68e:	6020      	str	r0, [r4, #0]
 800e690:	4629      	mov	r1, r5
 800e692:	4630      	mov	r0, r6
 800e694:	f000 f85e 	bl	800e754 <_sbrk_r>
 800e698:	1c43      	adds	r3, r0, #1
 800e69a:	d124      	bne.n	800e6e6 <_malloc_r+0x92>
 800e69c:	230c      	movs	r3, #12
 800e69e:	6033      	str	r3, [r6, #0]
 800e6a0:	4630      	mov	r0, r6
 800e6a2:	f000 f868 	bl	800e776 <__malloc_unlock>
 800e6a6:	e7e4      	b.n	800e672 <_malloc_r+0x1e>
 800e6a8:	680b      	ldr	r3, [r1, #0]
 800e6aa:	1b5b      	subs	r3, r3, r5
 800e6ac:	d418      	bmi.n	800e6e0 <_malloc_r+0x8c>
 800e6ae:	2b0b      	cmp	r3, #11
 800e6b0:	d90f      	bls.n	800e6d2 <_malloc_r+0x7e>
 800e6b2:	600b      	str	r3, [r1, #0]
 800e6b4:	50cd      	str	r5, [r1, r3]
 800e6b6:	18cc      	adds	r4, r1, r3
 800e6b8:	4630      	mov	r0, r6
 800e6ba:	f000 f85c 	bl	800e776 <__malloc_unlock>
 800e6be:	f104 000b 	add.w	r0, r4, #11
 800e6c2:	1d23      	adds	r3, r4, #4
 800e6c4:	f020 0007 	bic.w	r0, r0, #7
 800e6c8:	1ac3      	subs	r3, r0, r3
 800e6ca:	d0d3      	beq.n	800e674 <_malloc_r+0x20>
 800e6cc:	425a      	negs	r2, r3
 800e6ce:	50e2      	str	r2, [r4, r3]
 800e6d0:	e7d0      	b.n	800e674 <_malloc_r+0x20>
 800e6d2:	428c      	cmp	r4, r1
 800e6d4:	684b      	ldr	r3, [r1, #4]
 800e6d6:	bf16      	itet	ne
 800e6d8:	6063      	strne	r3, [r4, #4]
 800e6da:	6013      	streq	r3, [r2, #0]
 800e6dc:	460c      	movne	r4, r1
 800e6de:	e7eb      	b.n	800e6b8 <_malloc_r+0x64>
 800e6e0:	460c      	mov	r4, r1
 800e6e2:	6849      	ldr	r1, [r1, #4]
 800e6e4:	e7cc      	b.n	800e680 <_malloc_r+0x2c>
 800e6e6:	1cc4      	adds	r4, r0, #3
 800e6e8:	f024 0403 	bic.w	r4, r4, #3
 800e6ec:	42a0      	cmp	r0, r4
 800e6ee:	d005      	beq.n	800e6fc <_malloc_r+0xa8>
 800e6f0:	1a21      	subs	r1, r4, r0
 800e6f2:	4630      	mov	r0, r6
 800e6f4:	f000 f82e 	bl	800e754 <_sbrk_r>
 800e6f8:	3001      	adds	r0, #1
 800e6fa:	d0cf      	beq.n	800e69c <_malloc_r+0x48>
 800e6fc:	6025      	str	r5, [r4, #0]
 800e6fe:	e7db      	b.n	800e6b8 <_malloc_r+0x64>
 800e700:	200086cc 	.word	0x200086cc
 800e704:	200086d0 	.word	0x200086d0

0800e708 <_realloc_r>:
 800e708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e70a:	4607      	mov	r7, r0
 800e70c:	4614      	mov	r4, r2
 800e70e:	460e      	mov	r6, r1
 800e710:	b921      	cbnz	r1, 800e71c <_realloc_r+0x14>
 800e712:	4611      	mov	r1, r2
 800e714:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e718:	f7ff bf9c 	b.w	800e654 <_malloc_r>
 800e71c:	b922      	cbnz	r2, 800e728 <_realloc_r+0x20>
 800e71e:	f7ff ff4b 	bl	800e5b8 <_free_r>
 800e722:	4625      	mov	r5, r4
 800e724:	4628      	mov	r0, r5
 800e726:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e728:	f000 f826 	bl	800e778 <_malloc_usable_size_r>
 800e72c:	42a0      	cmp	r0, r4
 800e72e:	d20f      	bcs.n	800e750 <_realloc_r+0x48>
 800e730:	4621      	mov	r1, r4
 800e732:	4638      	mov	r0, r7
 800e734:	f7ff ff8e 	bl	800e654 <_malloc_r>
 800e738:	4605      	mov	r5, r0
 800e73a:	2800      	cmp	r0, #0
 800e73c:	d0f2      	beq.n	800e724 <_realloc_r+0x1c>
 800e73e:	4631      	mov	r1, r6
 800e740:	4622      	mov	r2, r4
 800e742:	f7ff fc11 	bl	800df68 <memcpy>
 800e746:	4631      	mov	r1, r6
 800e748:	4638      	mov	r0, r7
 800e74a:	f7ff ff35 	bl	800e5b8 <_free_r>
 800e74e:	e7e9      	b.n	800e724 <_realloc_r+0x1c>
 800e750:	4635      	mov	r5, r6
 800e752:	e7e7      	b.n	800e724 <_realloc_r+0x1c>

0800e754 <_sbrk_r>:
 800e754:	b538      	push	{r3, r4, r5, lr}
 800e756:	4c06      	ldr	r4, [pc, #24]	; (800e770 <_sbrk_r+0x1c>)
 800e758:	2300      	movs	r3, #0
 800e75a:	4605      	mov	r5, r0
 800e75c:	4608      	mov	r0, r1
 800e75e:	6023      	str	r3, [r4, #0]
 800e760:	f7f6 f89e 	bl	80048a0 <_sbrk>
 800e764:	1c43      	adds	r3, r0, #1
 800e766:	d102      	bne.n	800e76e <_sbrk_r+0x1a>
 800e768:	6823      	ldr	r3, [r4, #0]
 800e76a:	b103      	cbz	r3, 800e76e <_sbrk_r+0x1a>
 800e76c:	602b      	str	r3, [r5, #0]
 800e76e:	bd38      	pop	{r3, r4, r5, pc}
 800e770:	20008db0 	.word	0x20008db0

0800e774 <__malloc_lock>:
 800e774:	4770      	bx	lr

0800e776 <__malloc_unlock>:
 800e776:	4770      	bx	lr

0800e778 <_malloc_usable_size_r>:
 800e778:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e77c:	1f18      	subs	r0, r3, #4
 800e77e:	2b00      	cmp	r3, #0
 800e780:	bfbc      	itt	lt
 800e782:	580b      	ldrlt	r3, [r1, r0]
 800e784:	18c0      	addlt	r0, r0, r3
 800e786:	4770      	bx	lr

0800e788 <_init>:
 800e788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e78a:	bf00      	nop
 800e78c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e78e:	bc08      	pop	{r3}
 800e790:	469e      	mov	lr, r3
 800e792:	4770      	bx	lr

0800e794 <_fini>:
 800e794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e796:	bf00      	nop
 800e798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e79a:	bc08      	pop	{r3}
 800e79c:	469e      	mov	lr, r3
 800e79e:	4770      	bx	lr
