
*** Running vivado
    with args -log mcu_top.vds -m64 -mode batch -messageDb vivado.pb -source mcu_top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mcu_top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7a50tcpg236-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.cache/wt [current_project]
# set_property parent.project_path D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/program_mem.v
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/reg_file.v
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/program_counter.v
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/inst_fetch.v
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/inst_decoder.v
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/branch_control.v
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/alu.v
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/ctrl_unit.v
#   D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/mcu_top_new.v
# }
# catch { write_hwdef -file mcu_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top mcu_top -part xc7a50tcpg236-1
Command: synth_design -top mcu_top -part xc7a50tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 227.805 ; gain = 68.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mcu_top' [D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/mcu_top_new.v:22]
INFO: [Synth 8-638] synthesizing module 'program_counter' [D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/program_counter.v:23]
ERROR: [Synth 8-434] mixed level sensitive and edge triggered event controls are not supported for synthesis [D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/program_counter.v:34]
ERROR: [Synth 8-285] failed synthesizing module 'program_counter' [D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/program_counter.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'mcu_top' [D:/Projects/16-Bit-Processor/RISC_16_Bit/RISC_16_Bit.srcs/sources_1/new/mcu_top_new.v:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 261.793 ; gain = 102.316
---------------------------------------------------------------------------------
synthesize failed
    while executing
"rt::run_synthesis -module $rt::top"
    invoked from within
"if {$rt::useElabCache == false} {
      rt::run_synthesis -module $rt::top
    }"
    ("uplevel" body line 47)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_resetJobStats
    rt::HARTNDb_startJobS..."
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed

    while executing
"source -notrace {./.Xil/Vivado-8576-DESKTOP-6MCHB9G/realtime\mcu_top.tcl}"
    invoked from within
"synth_design -top mcu_top -part xc7a50tcpg236-1"
    (file "mcu_top.tcl" line 31)
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 23:28:28 2021...
