--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.573 ns
From           : sample_type
To             : address:ram_addr_gen|ram_addr[8]
From Clock     : --
To Clock       : freq_switch[1]
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.392 ns
From           : ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|q_a[6]
To             : y_out_b[6]
From Clock     : sys_clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 6.359 ns
From           : freq_switch[0]
To             : test_clock
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.556 ns
From           : adc_db_b[6]
To             : ram:frame_ram_b|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0~portb_datain_reg6
From Clock     : --
To Clock       : sys_clk
Failed Paths   : 0

Type           : Clock Setup: 'sys_clk'
Slack          : N/A
Required Time  : None
Actual Time    : 108.04 MHz ( period = 9.256 ns )
From           : address:ram_addr_gen|ram_addr[2]
To             : ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0~portb_address_reg2
From Clock     : sys_clk
To Clock       : sys_clk
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 146.46 MHz ( period = 6.828 ns )
From           : sld_hub:sld_hub_inst|irf_reg[1][3]
To             : sld_hub:sld_hub_inst|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'freq_switch[1]'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 210.08 MHz ( period = 4.760 ns )
From           : address:ram_addr_gen|ram_addr[2]
To             : ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0~portb_address_reg2
From Clock     : freq_switch[1]
To Clock       : freq_switch[1]
Failed Paths   : 0

Type           : Clock Setup: 'freq_switch[0]'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 210.08 MHz ( period = 4.760 ns )
From           : address:ram_addr_gen|ram_addr[2]
To             : ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0~portb_address_reg2
From Clock     : freq_switch[0]
To Clock       : freq_switch[0]
Failed Paths   : 0

Type           : Clock Hold: 'sys_clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : address:ram_addr_gen|ram_addr[6]
To             : ram:frame_ram_a|altsyncram:altsyncram_component|altsyncram_g9k1:auto_generated|altsyncram_r4s1:altsyncram1|ram_block2a0~portb_address_reg6
From Clock     : sys_clk
To Clock       : sys_clk
Failed Paths   : 200

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 200

--------------------------------------------------------------------------------------

