<?xml version="1.0" encoding="utf-8"?>

    <!-- File naming: <vendor>_<part/series name>.svd -->

    <!--
    Copyright (C) 2012 - 2018 Arm Limited. All rights reserved.

    Purpose: System Viewer Description (SVD) Example (Schema Version 1.1)
            This is a description of a none-existent and incomplete device
            for demonstration purposes only.

    Redistribution and use in source and binary forms, with or without
    modification, are permitted provided that the following conditions are met:
    - Redistributions of source code must retain the above copyright
        notice, this list of conditions and the following disclaimer.
    - Redistributions in binary form must reproduce the above copyright
        notice, this list of conditions and the following disclaimer in the
        documentation and/or other materials provided with the distribution.
    - Neither the name of ARM nor the names of its contributors may be used
        to endorse or promote products derived from this software without
        specific prior written permission.

    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
    POSSIBILITY OF SUCH DAMAGE.
    -->
    
<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <name>RT58X</name>
  <series>ARMv8-M Mainline</series>
  <version>1.0</version>
  <description>ARM 32-bit Cortex-M3 based device.</description>
  <cpu>
    <name>CM3</name>
    <revision>r0p0</revision>
    <endian>little</endian>
    <mpuPresent>true</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <vtorPresent>true</vtorPresent>
    <nvicPrioBits>3</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>GPIO</name>
      <description>GPIO Register block</description>
      <baseAddress>0x40000000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SET_STATE_REG</name>
          <description>Write 1 to each bit sets the corresponding output signal.</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>CLR_INTR_REG</name>
          <description>Write 1 to each bit clears the corresponding output signal.</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>OUT_REG</name>
          <description>Each bit that is set to 1 configures the corresponding signal as an output.
All signals default to inputs.</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IN_REG</name>
          <description>Each bit that is set to 1 configures the corresponding signal as an input.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_EN_REG</name>
          <description>Each bit that is set to 1 enables an interrupt for the corresponding signal.</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_DIS_REG</name>
          <description>Each bit that is set to 1 disables an interrupt for the corresponding signal.</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_EDGE_REG</name>
          <description>Each bit that is set to 1 indicates that the interrupt has been set to
edge-sensitive.</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_LEVEL_REG</name>
          <description>Each bit that is set to 1 indicates that the interrupt has been set to
level-sensitive.</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_HIGH_REG</name>
          <description>Write 1's to set interrupts to active high or rising edge.</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_LOW_REG</name>
          <description>Write 1's to set interrupts to active low or falling edge.</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_ANYEDGE_SET_REG</name>
          <description>Write 1's to override interrupt edge selection &amp; instead interrupt on ANY edge.</description>
          <addressOffset>0x0028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_ANYEDGE_CLR_REG</name>
          <description>Write 1's to clear edge sensitive override.</description>
          <addressOffset>0x002C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INTR_EDGE_CLR_REG</name>
          <description>Write 1's to clear edge sensitive interrupts.</description>
          <addressOffset>0x0030</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INHIBIT_IN_REG</name>
          <description>Each bit that is set to 1 inhibits the corresponding input signal.
Read for current state of all active low output enable signals.
All inputs default to enabled. </description>
          <addressOffset>0x0038</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>ALLOW_IN_REG</name>
          <description>Each bit that is set to 1 allows/enables the corresponding input signal.
Read for current state of all active low output enable signals.
All inputs default to enabled.</description>
          <addressOffset>0x003C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DEB_EN_REG</name>
          <description>Each bit that is set to 1 enables the de-bounce for the corresponding signal.</description>
          <addressOffset>0x0040</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DEB_DIS_REG</name>
          <description>Each bit that is set to 1 disables the de-bounce for the corresponding signal.</description>
          <addressOffset>0x0044</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DEB_SEL_REG</name>
          <description>deb sel</description>
          <addressOffset>0x0048</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DEB_SEL</name>
              <description>De-bounce time selection
0:    32 slow clocks
1:    64 slow clocks
2:    128 slow clocks
3:    256 slow clocks
4:    512 slow clocks
5:    1024 slow clocks
6:    2048 slow clocks
7:    4096 slow clocks</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>32 slow clocks</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>64 slow clocks</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>128 slow clocks</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>256 slow clocks</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>512 slow clocks</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>1024 slow clocks</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>2048 slow clocks</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>4096 slow clocks</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RT570_PMU</name>
      <description>RT570_PMU Register block</description>
      <baseAddress>0x40200000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>AUX_COMP0_REG</name>
          <description>aux comp0</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>aux_comp_int_en</name>
              <description>AUX comparator interrupt enable
0: disable
1: enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>aux_comp_int_pol</name>
              <description>AUX comparator interrupt polarity
0: rising edge
1: falling edge
2: both edge</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_3</name>
                  <description>AUX comparator interrupt polarity
0: rising edge
1: falling edge
2: both edge</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>aux_comp_en_nm</name>
              <description>AUX comparator enable @normal
0: disable
1: enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>aux_comp_en_sp</name>
              <description>AUX comparator enable @sleep</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>AUX comparator enable @sleep</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>aux_comp_en_ds</name>
              <description>AUX comparator enable @deepsleep</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>AUX comparator enable @deepsleep</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>aux_comp_ds_wakeup_en</name>
              <description>Enable AUX_COMP wakeup in DeepSleep when aux_comp_out is low (aux_comp_ds_inv==0) or high (aux_comp_ds_inv==1).
Level trigger.
0 : disabled
1 : enabled</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_ITEM0</name>
                  <description>disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_ITEM1</name>
                  <description>enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>aux_comp_ds_inv</name>
              <description>Invert the aux_comp_out for waking up from DeepSleep.
0 : Not inverted. AUX COMP will wake up the system when aux_comp_out is low in DeepSleep.
1 : Inverted. AUX COMP will wake up the system when aux_comp_out is high in DeepSleep.</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_29_ITEM0</name>
                  <description>Not inverted. AUX COMP will wake up the system when aux_comp_out is low in DeepSleep.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_29_ITEM1</name>
                  <description>Inverted. AUX COMP will wake up the system when aux_comp_out is high in DeepSleep.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AUX_COMP1_REG</name>
          <description>aux comp1</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>aux_comp_int_clr</name>
              <description>Write 1 to clear aux_comp_int_sta</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Write 1 to clear aux_comp_int_sta</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AUX_COMP2_REG</name>
          <description>aux comp2</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>aux_comp_int_sta</name>
              <description>aux_comp interrupt status
0: No interrupt
1: Interrupt pending</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>No interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>Interrupt pending</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>aux_comp_out</name>
              <description>aux_comp output</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>aux_comp output</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT570_TS_REG</name>
          <description>rt570 ts</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x20000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>test_aio_sel</name>
              <description>test aio sel</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_30_to_31</name>
                  <description>test aio sel</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT570_RCO32K_REG</name>
          <description>rt570 rco32k</description>
          <addressOffset>0x0034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x23140400</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>en_ldo32k</name>
              <description>No use.</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20</name>
                  <description>No use.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sel_32k</name>
              <description>No use.</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31</name>
                  <description>No use.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT570_PMU_BOD_SEL_REG</name>
          <description>rt570 pmu bod sel</description>
          <addressOffset>0x009C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFF00000C</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>vdect</name>
              <description>Shreshold voltages of supply dector</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Shreshold voltages of supply dector</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT570_PMU_DCDC_CONTROL0_REG</name>
          <description>rt570 pmu dcdc control0</description>
          <addressOffset>0x00A0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xB0FA7FFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DCDC_cm_heavy</name>
              <description>dcdc cm heavy</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_15</name>
                  <description>dcdc cm heavy</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCDC_os_pn_heavy</name>
              <description>dcdc os pn heavy</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_25</name>
                  <description>dcdc os pn heavy</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCDC_os_heavy</name>
              <description>dcdc os heavy</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_26_to_27</name>
                  <description>dcdc os heavy</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT570_PMU_DCDC_CONTROL1_REG</name>
          <description>rt570 pmu dcdc control1</description>
          <addressOffset>0x00A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xB0FA0888</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DCDC_cm_light</name>
              <description>dcdc cm light</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_15</name>
                  <description>dcdc cm light</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>REMAP</name>
      <description>REMAP Register block</description>
      <baseAddress>0x40500000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SW_IRQ_SET_REG</name>
          <description>Write 1 to Set Software IRQ. Read for Software IRQ status.</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SW_IRQ_CLR_REG</name>
          <description>Write 1 Clear Software IRQ.</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SW_IRQ_EN_SET_REG</name>
          <description>Write 1 to Set Software IRQ Enable. Read for Software IRQ Enable status.</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SW_IRQ_EN_CLR_REG</name>
          <description>Write 1 to Clear Software IRQ Enable.</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RTC</name>
      <description>RTC Register block</description>
      <baseAddress>0x40600000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SECOND_REG</name>
          <description>second</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SEC_0_9</name>
              <description>Units place of seconds (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of seconds (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEC_00_50</name>
              <description>Tens place of seconds (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6</name>
                  <description>Tens place of seconds (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MINUTE_REG</name>
          <description>minute</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MIN_0_9</name>
              <description>Units place of minutes (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of minutes (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MIN_00_50</name>
              <description>Tens place of minutes (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6</name>
                  <description>Tens place of minutes (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HOUR_REG</name>
          <description>hour</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HR_0_9</name>
              <description>Units place of hours (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of hours (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HR_00_20</name>
              <description>Tens place of hours (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_5</name>
                  <description>Tens place of hours (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DAY_REG</name>
          <description>day</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAY_0_9</name>
              <description>Units place of days (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of days (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAY_00_30</name>
              <description>Tens place of days (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_5</name>
                  <description>Tens place of days (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MONTH_REG</name>
          <description>month</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MONTH_0_9</name>
              <description>Units place of months (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of months (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MONTH_00_10</name>
              <description>Tens place of months (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Tens place of months (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>YEAR_REG</name>
          <description>year</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>YEAR_0_9</name>
              <description>Units place of years (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of years (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YEAR_00_90</name>
              <description>Tens place of years (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>Tens place of years (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CONTROL_REG</name>
          <description>control</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>testMode</name>
              <description>Used to speed up Time Unit counters for test.
If a bit is set to 1, then the corresponding time unit counter will change
on the same timing as Seconds.
[0]=Unused, [1]=Minutes, [2]=Hours, [3]=Days, [4]=Months, [5]=Years.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_5</name>
                  <description>Used to speed up Time Unit counters for test.
If a bit is set to 1, then the corresponding time unit counter will change
on the same timing as Seconds.
[0]=Unused, [1]=Minutes, [2]=Hours, [3]=Days, [4]=Months, [5]=Years.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rtcClrPls</name>
              <description>When 1 is written, creates a pulse on the clk32k domain to clear
all counters and values there to their initial state.
A write of 0 to this bit has no effect. Read: 1=Clear in progress, 0=Clear done.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>When 1 is written, creates a pulse on the clk32k domain to clear
all counters and values there to their initial state.
A write of 0 to this bit has no effect. Read: 1=Clear in progress, 0=Clear done.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CLK_DIV_REG</name>
          <description>clk div</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00007CFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>clkDiv</name>
              <description>Clock Divisor for generating a 1Hz enable to the Seconds Counter.
The Clock Divisor value (D) and the input clock frequency (F) are related by
the following equation: D = F - 1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SEC_ALARM_REG</name>
          <description>sec alarm</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SECA_0_9</name>
              <description>Units place of seconds alarm (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of seconds alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECA_00_50</name>
              <description>Tens place of seconds alarm (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6</name>
                  <description>Tens place of seconds alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECA_IRQ_EVENT</name>
              <description>When set, configures the seconds interrupt to trigger every second.
When clear, the seconds interrupt will be triggered once per minute,
when seconds = seconds alarm.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>When set, configures the seconds interrupt to trigger every second.
When clear, the seconds interrupt will be triggered once per minute,
when seconds = seconds alarm.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SECA_IRQ_REPEAT</name>
              <description>When set, configures the event interrupt to trigger every second. When
clear, seconds = seconds alarm for the event interrupt to be triggered.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>When set, configures the event interrupt to trigger every second. When
clear, seconds = seconds alarm for the event interrupt to be triggered.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MIN_ALARM_REG</name>
          <description>min alarm</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MINA_0_9</name>
              <description>Units place of minutes alarm (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of minutes alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MINA_00_50</name>
              <description>Tens place of minutes alarm (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6</name>
                  <description>Tens place of minutes alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MINA_IRQ_EVENT</name>
              <description>When set, configures the minutes interrupt to trigger on the first second in
each new minute. When clear, the minutes interrupt will be triggered
once per hour, on the first second of the minute in which minutes =
minutes alarm.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>When set, configures the minutes interrupt to trigger on the first second in
each new minute. When clear, the minutes interrupt will be triggered
once per hour, on the first second of the minute in which minutes =
minutes alarm.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MINA_IRQ_REPEAT</name>
              <description>Note: This field is relevant only when SECA_IRQ_REPEAT is NOT set.
When set, configures the event interrupt to trigger every minute when
seconds = seconds alarm. When clear, seconds = seconds alarm AND
minutes = minutes alarm for the event interrupt to be triggered.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>Note: This field is relevant only when SECA_IRQ_REPEAT is NOT set.
When set, configures the event interrupt to trigger every minute when
seconds = seconds alarm. When clear, seconds = seconds alarm AND
minutes = minutes alarm for the event interrupt to be triggered.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>HOUR_ALARM_REG</name>
          <description>hour alarm</description>
          <addressOffset>0x0028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HRA_0_9</name>
              <description>Units place of hours alarm (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of hours alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HRA_00_20</name>
              <description>Tens place of hours alarm (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_5</name>
                  <description>Tens place of hours alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HRA_IRQ_EVENT</name>
              <description>When set, configures the hours interrupt to trigger on the first second in
each new hour. When clear, the hours interrupt will be triggered once per
day, on the first second of the hour in which hours = hours alarm.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>When set, configures the hours interrupt to trigger on the first second in
each new hour. When clear, the hours interrupt will be triggered once per
day, on the first second of the hour in which hours = hours alarm.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HRA_IRQ_REPEAT</name>
              <description>Note: This field is relevant only when MINA_IRQ_REPEAT and SECA_IRQ_PEPEAT are NOT set.
When set, configures the event interrupt to trigger every hour when
seconds = seconds alarm AND minutes = minutes alarm. When clear,
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm for the event interrupt to be triggered.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>Note: This field is relevant only when MINA_IRQ_REPEAT and SECA_IRQ_PEPEAT are NOT set.
When set, configures the event interrupt to trigger every hour when
seconds = seconds alarm AND minutes = minutes alarm. When clear,
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm for the event interrupt to be triggered.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DAY_ALARM_REG</name>
          <description>day alarm</description>
          <addressOffset>0x002C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAYA_0_9</name>
              <description>Units place of days alarm (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of days alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAYA_00_30</name>
              <description>Tens place of days alarm (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_5</name>
                  <description>Tens place of days alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAYA_IRQ_EVENT</name>
              <description>When set, configures the days interrupt to trigger on the first second in
each new day. When clear, the days interrupt will be triggered once per
month, on the first second of the day in which days = days alarm.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>When set, configures the days interrupt to trigger on the first second in
each new day. When clear, the days interrupt will be triggered once per
month, on the first second of the day in which days = days alarm.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAYA_IRQ_REPEAT</name>
              <description>Note: This field is relevant only when HRA_IRQ_REPEAT, MINA_IRQ_REPEAT and SECA_IRQ_REPEAT are NOT set.
When set, configures the event interrupt to trigger every day when
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm. When clear, seconds = seconds alarm AND minutes = minutes
alarm AND hours = hours alarm AND days = days alarm for the event
interrupt to be triggered.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>Note: This field is relevant only when HRA_IRQ_REPEAT, MINA_IRQ_REPEAT and SECA_IRQ_REPEAT are NOT set.
When set, configures the event interrupt to trigger every day when
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm. When clear, seconds = seconds alarm AND minutes = minutes
alarm AND hours = hours alarm AND days = days alarm for the event
interrupt to be triggered.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MONTH_ALARM_REG</name>
          <description>month alarm</description>
          <addressOffset>0x0030</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MONTHA_0_9</name>
              <description>Units place of months alarm (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of months alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MONTHA_00_10</name>
              <description>Tens place of months alarm (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Tens place of months alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MONTHA_IRQ_EVENT</name>
              <description>When set, configures the months interrupt to trigger on the first second in
each new month. When clear, the months interrupt will be triggered once
per year, on the first second of the month in which months = months
alarm.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>When set, configures the months interrupt to trigger on the first second in
each new month. When clear, the months interrupt will be triggered once
per year, on the first second of the month in which months = months
alarm.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MONTHA_IRQ_REPEAT</name>
              <description>Note: This field is relevant only when DAYA_IRQ_REPEAT, HRA_IRQ_REPEAT, MINA_IRQ_REPEAT and SECA_IRQ_REPEAT are NOT set.
When set configures the event interrupt to trigger every month when
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm AND days = days alarm. When clear, seconds = seconds alarm AND
minutes = minutes alarm AND hours = hours alarm AND days = days alarm
AND months = months alarm for the event interrupt to be triggered.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>Note: This field is relevant only when DAYA_IRQ_REPEAT, HRA_IRQ_REPEAT, MINA_IRQ_REPEAT and SECA_IRQ_REPEAT are NOT set.
When set configures the event interrupt to trigger every month when
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm AND days = days alarm. When clear, seconds = seconds alarm AND
minutes = minutes alarm AND hours = hours alarm AND days = days alarm
AND months = months alarm for the event interrupt to be triggered.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>YEAR_ALARM_REG</name>
          <description>year alarm</description>
          <addressOffset>0x0034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>YEARA_0_9</name>
              <description>Units place of years alarm (BCD)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Units place of years alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YEARA_00_90</name>
              <description>Tens place of years alarm (BCD)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>Tens place of years alarm (BCD)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YEARA_IRQ_EVENT</name>
              <description>When set, configures the years interrupt to trigger on the first second in
each new year. When clear, the years interrupt will be triggered once per
century, on the first second of the year in which years = years alarm.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>When set, configures the years interrupt to trigger on the first second in
each new year. When clear, the years interrupt will be triggered once per
century, on the first second of the year in which years = years alarm.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>YEARA_IRQ_REPEAT</name>
              <description>Note: This field is relevant only when MONTHA_IRQ_REPEAT, DAYA_IRQ_REPEAT, HRA_IRQ_REPEAT, MINA_IRQ_REPEAT and SECA_IRQ_REPEAT are NOT set.
When set, configures the event interrupt to trigger every year when
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm AND days = days alarm AND months = months alarm. When clear,
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm AND days = days alarm AND months = months alarm AND years =
years alarm for the event interrupt to be triggered.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>Note: This field is relevant only when MONTHA_IRQ_REPEAT, DAYA_IRQ_REPEAT, HRA_IRQ_REPEAT, MINA_IRQ_REPEAT and SECA_IRQ_REPEAT are NOT set.
When set, configures the event interrupt to trigger every year when
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm AND days = days alarm AND months = months alarm. When clear,
seconds = seconds alarm AND minutes = minutes alarm AND hours = hours
alarm AND days = days alarm AND months = months alarm AND years =
years alarm for the event interrupt to be triggered.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>INT_CONTROL_REG</name>
          <description>int control</description>
          <addressOffset>0x0038</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_SEC_EN</name>
              <description>Enable Second Alarm interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Second Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_MIN_EN</name>
              <description>Enable Minute Alarm interrupt.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Minute Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_HOUR_EN</name>
              <description>Enable Hour Alarm interrupt.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Hour Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_DAY_EN</name>
              <description>Enable Day Alarm interrupt.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable Day Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_MONTH_EN</name>
              <description>Enable Month Alarm interrupt.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Enable Month Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_YEAR_EN</name>
              <description>Enable Year Alarm interrupt.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Enable Year Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_EVENT_EN</name>
              <description>Enable Event Alarm interrupt.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Enable Event Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>INT_STATUS_REG</name>
          <description>int status</description>
          <addressOffset>0x003C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_SEC_ST</name>
              <description>Second Alarm interrupt status.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Second Alarm interrupt status.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_MIN_ST</name>
              <description>Minute Alarm interrupt status.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Minute Alarm interrupt status.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_HOUR_ST</name>
              <description>Hour Alarm interrupt status.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Hour Alarm interrupt status.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_DAY_ST</name>
              <description>Day Alarm interrupt status.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Day Alarm interrupt status.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_MONTH_ST</name>
              <description>Month Alarm interrupt status.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Month Alarm interrupt status.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_YEAR_ST</name>
              <description>Year Alarm interrupt status.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Year Alarm interrupt status.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_EVENT_ST</name>
              <description>Event Alarm interrupt status.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Event Alarm interrupt status.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>INT_CLEAR_REG</name>
          <description>int clear</description>
          <addressOffset>0x0040</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_SEC_CLR</name>
              <description>Clear Second Alarm interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Clear Second Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_MIN_CLR</name>
              <description>Clear Minute Alarm interrupt.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Clear Minute Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_HOUR_CLR</name>
              <description>Clear Hour Alarm interrupt.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Clear Hour Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_DAY_CLR</name>
              <description>Clear Day Alarm interrupt.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Clear Day Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_MONTH_CLR</name>
              <description>Clear Month Alarm interrupt.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Clear Month Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_YEAR_CLR</name>
              <description>Clear Year Alarm interrupt.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Clear Year Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_EVENT_CLR</name>
              <description>Clear Event Alarm interrupt.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Clear Event Alarm interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>LOAD_REG</name>
          <description>load</description>
          <addressOffset>0x0044</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ldTime</name>
              <description>Write 1 to update all time values on the 32kHz domain.
For read,
0: Alarm value update done.
1: Time value update in progress</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Write 1 to update all time values on the 32kHz domain.
For read,
0: Alarm value update done.
1: Time value update in progress</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ldAlarm</name>
              <description>Write 1 to update all alarm values on the 32kHz domain.
For read,
0:  Alarm value update done.
1:  Alarm value update in progress,</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Write 1 to update all alarm values on the 32kHz domain.
For read,
0:  Alarm value update done.
1:  Alarm value update in progress,</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ldDivisor</name>
              <description>Write 1 to update the clock divisor used on the 32kHz domain.
For read,
0:  Divisor update done.
1:  Divisor update in progress</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Write 1 to update the clock divisor used on the 32kHz domain.
For read,
0:  Divisor update done.
1:  Divisor update in progress</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SYS_CTRL</name>
      <description>SYS_CTRL Register block</description>
      <baseAddress>0x40800000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>POWER_STATE_CTRL_REG</name>
          <description>power state ctrl</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>sleep_en</name>
              <description>Write 1 to enter Sleep.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Write 1 to enter Sleep.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>deep_sleep_en</name>
              <description>Write 1 to enter DeepSleep.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Write 1 to enter DeepSleep.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CLK_CTRL_REG</name>
          <description>sys clk ctrl</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xDFFF3010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>hclk_sel</name>
              <description>HCLK selection
0: XTAL      (32M)
1: XTAL / 2 (16M)
2: Slow clock
3: PLL clock</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM0</name>
                  <description>XTAL      (32M)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM1</name>
                  <description>XTAL / 2 (16M)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM2</name>
                  <description>Slow clock</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM3</name>
                  <description>PLL clock</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>per_clk_sel</name>
              <description>Peripheral clock selection
0: XTAL      (32M)
1: XTAL / 2 (16M)
2: Slow clock
3: Slow clock</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM0</name>
                  <description>XTAL      (32M)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM1</name>
                  <description>XTAL / 2 (16M)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM2</name>
                  <description>Slow clock</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM3</name>
                  <description>Slow clock</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hclk_sleep_sel</name>
              <description>HCLK sleep selection in Sleep
0: HCLK is disabled in Sleep
1: HCLK is forced to 32K in Sleep.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_ITEM0</name>
                  <description>HCLK is disabled in Sleep</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_ITEM1</name>
                  <description>HCLK is forced to 32K in Sleep.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>per_clk_sleep_sel</name>
              <description>Peripheral clock selection in Sleep
0: Peripheral clock is disabled in Sleep
1: Peripheral clock is forced to 32K in Sleep.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_ITEM0</name>
                  <description>Peripheral clock is disabled in Sleep</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_5_ITEM1</name>
                  <description>Peripheral clock is forced to 32K in Sleep.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slow_clk_sel</name>
              <description>Slow clock selection
0: From internal RCO
1: From GPIO
2: From 32M / 1000
3: From XO 32K</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM0</name>
                  <description>From internal RCO</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM1</name>
                  <description>From GPIO</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM2</name>
                  <description>From 32M / 1000</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM3</name>
                  <description>From XO 32K</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_bbpll_en</name>
              <description>Baseband PLL enable
0: disabl
1: enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_ITEM0</name>
                  <description>disabl</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_bbpll_freq</name>
              <description>Baseband PLL frequency
0: 48MHz
1: 64MHz</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9_ITEM0</name>
                  <description>48MHz</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_9_ITEM1</name>
                  <description>64MHz</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_LOWPOWER_CTRL_REG</name>
          <description>sys lowpower ctrl</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00100001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>uart0_sleep_wake_en</name>
              <description>UART0 sleep wake enable
0: disable
1: enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>uart1_sleep_wake_en</name>
              <description>UART1 sleep wake enable
0: disable
1: enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_17_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_17_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>uart2_sleep_wake_en</name>
              <description>UART2 sleep wake enable
0: disable
1: enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_18_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_18_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_MAP0_REG</name>
          <description>gpio map0</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio00_sel</name>
              <description>0: GPIO0
1: N/A
2: SPI0_CSN1
3: SPI0_CSN2
4: I2S0_BCK
5: EXT32K
6: SPI0_CSN3
7: DBG_OUT[0]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>GPIO0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>N/A</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>SPI0_CSN1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>SPI0_CSN2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>I2S0_BCK</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>SPI0_CSN3</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>DBG_OUT[0]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio01_sel</name>
              <description>0: GPIO1
1: N/A
2: SPI0_CSN1
3: SPI0_CSN2
4: I2S0_WCK
5: EXT32K
6: SPI0_CSN3
7: DBG_OUT[1]</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM0</name>
                  <description>GPIO1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM1</name>
                  <description>N/A</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM2</name>
                  <description>SPI0_CSN1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM3</name>
                  <description>SPI0_CSN2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM4</name>
                  <description>I2S0_WCK</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM6</name>
                  <description>SPI0_CSN3</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM7</name>
                  <description>DBG_OUT[1]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio02_sel</name>
              <description>0: GPIO2
1: N/A
2: SPI0_CSN1
3: SPI0_CSN2
4: I2S0_SDO
5: EXT32K
6: SPI0_CSN3
7: DBG_OUT[2]</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM0</name>
                  <description>GPIO2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM1</name>
                  <description>N/A</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM2</name>
                  <description>SPI0_CSN1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM3</name>
                  <description>SPI0_CSN2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM4</name>
                  <description>I2S0_SDO</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM6</name>
                  <description>SPI0_CSN3</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM7</name>
                  <description>DBG_OUT[2]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio03_sel</name>
              <description>0: GPIO3
1: N/A
2: SPI0_CSN1
3: SPI0_CSN2
4: I2S0_SDI
5: EXT32K
6: SPI0_CSN3
7: DBG_OUT[3]</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM0</name>
                  <description>GPIO3</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM1</name>
                  <description>N/A</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM2</name>
                  <description>SPI0_CSN1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM3</name>
                  <description>SPI0_CSN2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM4</name>
                  <description>I2S0_SDI</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM6</name>
                  <description>SPI0_CSN3</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM7</name>
                  <description>DBG_OUT[3]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio04_sel</name>
              <description>0: GPIO4
1: SPI0_SDATA2
2: N/A
3: N/A
4: I2S0_MCLK
5: EXT32K
6: UART1_TX
7: DBG_OUT[4]</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM0</name>
                  <description>GPIO4</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM1</name>
                  <description>SPI0_SDATA2</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM4</name>
                  <description>I2S0_MCLK</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM6</name>
                  <description>UART1_TX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM7</name>
                  <description>DBG_OUT[4]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio05_sel</name>
              <description>0: GPIO5
1: SPI0_SDATA3
2: N/A
3: X51_TMS
4: I2S0_MCLK
5: EXT32K
6: UART1_RX
7: DBG_OUT[5]</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM0</name>
                  <description>GPIO5</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM1</name>
                  <description>SPI0_SDATA3</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM3</name>
                  <description>X51_TMS</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM4</name>
                  <description>I2S0_MCLK</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM6</name>
                  <description>UART1_RX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM7</name>
                  <description>DBG_OUT[5]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio06_sel</name>
              <description>0: GPIO6
1: SPI0_SCLK
2: N/A
3: X51_TCK
4: N/A
5: EXT32K
6: UART2_TX
7: DBG_OUT[6]</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>GPIO6</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>SPI0_SCLK</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>X51_TCK</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>UART2_TX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>DBG_OUT[6]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio07_sel</name>
              <description>0: GPIO7
1: SPI0_CSN0
2: N/A
3: X51_TDI
4: N/A
5: EXT32K
6: UART2_RX
7: DBG_OUT[7]</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>GPIO7</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>SPI0_CSN0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>X51_TDI</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>UART2_RX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>DBG_OUT[7]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_MAP1_REG</name>
          <description>gpio map1</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio08_sel</name>
              <description>0: GPIO8
1: SPI0_SDATA0
2: N/A
3: X51_TDO
4: PWM0
5: N/A
6: EXT32K
7: DBG_OUT[8]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>GPIO8</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>SPI0_SDATA0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>X51_TDO</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>PWM0</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>N/A</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>EXT32K</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>DBG_OUT[8]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio09_sel</name>
              <description>0: GPIO9
1: SPI0_SDATA1
2: N/A
3: X51_RTCK
4: PWM1
5: EXT32K
6: N/A
7: DBG_OUT[9]</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM0</name>
                  <description>GPIO9</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM1</name>
                  <description>SPI0_SDATA1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM3</name>
                  <description>X51_RTCK</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM4</name>
                  <description>PWM1</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM5</name>
                  <description>EXT32K</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM6</name>
                  <description>N/A</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM7</name>
                  <description>DBG_OUT[9]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio10_sel</name>
              <description>0: GPIO10
1: PWM0
2: PWM1
3: PWM2
4: I2S0_BCK
5: PWM3
6: UART1_TX
7: PWM4</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM0</name>
                  <description>GPIO10</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM4</name>
                  <description>I2S0_BCK</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM6</name>
                  <description>UART1_TX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio11_sel</name>
              <description>0: GPIO11
1: PWM0
2: PWM1
3: PWM2
4: I2S0_WCK
5: PWM3
6: UART1_RX
7: PWM4</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM0</name>
                  <description>GPIO11</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM4</name>
                  <description>I2S0_WCK</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM6</name>
                  <description>UART1_RX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio12_sel</name>
              <description>0: GPIO12
1: PWM0
2: PWM1
3: PWM2
4: I2S0_SDO
5: PWM3
6: UART2_TX
7: PWM4</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM0</name>
                  <description>GPIO12</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM4</name>
                  <description>I2S0_SDO</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM6</name>
                  <description>UART2_TX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio13_sel</name>
              <description>0: GPIO13
1: PWM0
2: PWM1
3: PWM2
4: I2S0_SDI
5: PWM3
6: UART2_RX
7: PWM4</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM0</name>
                  <description>GPIO13</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM4</name>
                  <description>I2S0_SDI</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM6</name>
                  <description>UART2_RX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio14_sel</name>
              <description>0: GPIO14
1: SPI0_SDATA2
2: N/A
3: N/A
4: PWM2
5: SPI1_SDATA2
6: UART1_RTSN
7: DBG_OUT[10]</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>GPIO14</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>SPI0_SDATA2</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>PWM2</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>SPI1_SDATA2</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>UART1_RTSN</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>DBG_OUT[10]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio15_sel</name>
              <description>0: GPIO15
1: SPI0_SDATA3
2: N/A
3: N/A
4: PWM3
5: SPI1_SDATA3
6: UART1_CTSN
7: DBG_OUT[11]</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>GPIO15</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>SPI0_SDATA3</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>PWM3</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>SPI1_SDATA3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>UART1_CTSN</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>DBG_OUT[11]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_MAP2_REG</name>
          <description>gpio map2</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000066</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio16_sel</name>
              <description>0: GPIO16
1: N/A
2: N/A
3: N/A
4: N/A
5: N/A
6: UART0_RX
7: N/A</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>GPIO16</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>N/A</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>N/A</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>UART0_RX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>N/A</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio17_sel</name>
              <description>0: GPIO17
1: N/A
2: N/A
3: N/A
4: N/A
5: N/A
6: UART0_TX
7: N/A</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM0</name>
                  <description>GPIO17</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM1</name>
                  <description>N/A</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM5</name>
                  <description>N/A</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM6</name>
                  <description>UART0_TX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM7</name>
                  <description>N/A</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio18_sel</name>
              <description>0: GPIO18
1: PWM0
2: PWM1
3: PWM2
4: I2C_SCL
5: PWM3
6: UART1_RTSN
7: PWM4</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM0</name>
                  <description>GPIO18</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM4</name>
                  <description>I2C_SCL</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM6</name>
                  <description>UART1_RTSN</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio19_sel</name>
              <description>0: GPIO19
1: PWM0
2: PWM1
3: PWM2
4: I2C_SDA
5: PWM3
6: UART1_CTSN
7: PWM4</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM0</name>
                  <description>GPIO19</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM4</name>
                  <description>I2C_SDA</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM6</name>
                  <description>UART1_CTSN</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio20_sel</name>
              <description>0: GPIO20
1: PWM0
2: PWM1
3: PWM2
4: I2C_SCL
5: PWM3
6: UART1_RTSN
7: PWM4</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM0</name>
                  <description>GPIO20</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM4</name>
                  <description>I2C_SCL</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM6</name>
                  <description>UART1_RTSN</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio21_sel</name>
              <description>0: GPIO21
1: PWM0
2: PWM1
3: PWM2
4: I2C_SDA
5: PWM3
6: UART1_CTSN
7: PWM4</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM0</name>
                  <description>GPIO21</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM4</name>
                  <description>I2C_SDA</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM6</name>
                  <description>UART1_CTSN</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio22_sel</name>
              <description>0: GPIO22
1: PWM0
2: PWM1
3: PWM2
4: I2C_SCL
5: PWM3
6: N/A
7: PWM4</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>GPIO22</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>I2C_SCL</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>N/A</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio23_sel</name>
              <description>0: GPIO23
1: PWM0
2: PWM1
3: PWM2
4: I2C_SDA
5: PWM3
6: N/A
7: PWM4</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>GPIO23</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>PWM0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>PWM1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>PWM2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>I2C_SDA</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>PWM3</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>N/A</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>PWM4</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_MAP3_REG</name>
          <description>gpio map3</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio24_sel</name>
              <description>0: GPIO24
1: SPI0_SCLK
2: SPI0_CSN1
3: SPI0_CSN2
4: N/A
5: SPI1_SCLK
6: SPI0_CSN3
7: N/A</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>GPIO24</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>SPI0_SCLK</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>SPI0_CSN1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>SPI0_CSN2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>SPI1_SCLK</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>SPI0_CSN3</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>N/A</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio25_sel</name>
              <description>0: GPIO25
1: SPI0_CSN0
2: SPI0_CSN1
3: SPI0_CSN2
4: N/A
5: SPI1_CSN
6: SPI0_CSN3
7: N/A</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM0</name>
                  <description>GPIO25</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM1</name>
                  <description>SPI0_CSN0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM2</name>
                  <description>SPI0_CSN1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM3</name>
                  <description>SPI0_CSN2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM5</name>
                  <description>SPI1_CSN</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM6</name>
                  <description>SPI0_CSN3</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM7</name>
                  <description>N/A</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio26_sel</name>
              <description>0: GPIO26
1: SPI0_SDATA0
2: SPI0_CSN1
3: SPI0_CSN2
4: N/A
5: SPI1_SDATA0
6: SPI0_CSN3
7: N/A</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM0</name>
                  <description>GPIO26</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM1</name>
                  <description>SPI0_SDATA0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM2</name>
                  <description>SPI0_CSN1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM3</name>
                  <description>SPI0_CSN2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM5</name>
                  <description>SPI1_SDATA0</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM6</name>
                  <description>SPI0_CSN3</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM7</name>
                  <description>N/A</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio27_sel</name>
              <description>0: GPIO27
1: SPI0_SDATA1
2: SPI0_CSN1
3: SPI0_CSN2
4: N/A
5: SPI1_SDATA1
6: SPI0_CSN3
7: N/A</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM0</name>
                  <description>GPIO27</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM1</name>
                  <description>SPI0_SDATA1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM2</name>
                  <description>SPI0_CSN1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM3</name>
                  <description>SPI0_CSN2</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM5</name>
                  <description>SPI1_SDATA1</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM6</name>
                  <description>SPI0_CSN3</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM7</name>
                  <description>N/A</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio28_sel</name>
              <description>0: GPIO28
1: SPI0_SCLK
2: N/A
3: N/A
4: N/A
5: SPI1_SCLK
6: UART1_TX
7: DBG_OUT[12]</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM0</name>
                  <description>GPIO28</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM1</name>
                  <description>SPI0_SCLK</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM5</name>
                  <description>SPI1_SCLK</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM6</name>
                  <description>UART1_TX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM7</name>
                  <description>DBG_OUT[12]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio29_sel</name>
              <description>0: GPIO29
1: SPI0_CSN0
2: N/A
3: N/A
4: N/A
5: SPI1_CSN
6: UART1_RX
7: DBG_OUT[13]</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM0</name>
                  <description>GPIO29</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM1</name>
                  <description>SPI0_CSN0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM5</name>
                  <description>SPI1_CSN</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM6</name>
                  <description>UART1_RX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM7</name>
                  <description>DBG_OUT[13]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio30_sel</name>
              <description>0: GPIO30
1: SPI0_SDATA0
2: N/A
3: N/A
4: N/A
5: SPI1_SDATA0
6: UART2_TX
7: DBG_OUT[13]</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>GPIO30</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>SPI0_SDATA0</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>SPI1_SDATA0</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>UART2_TX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>DBG_OUT[13]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio31_sel</name>
              <description>0: GPIO31
1: SPI0_SDATA1
2: N/A
3: N/A
4: N/A
5: SPI1_SDATA1
6: UART2_RX
7: DBG_OUT[15]</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>GPIO31</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>SPI0_SDATA1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>N/A</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>N/A</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>N/A</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>SPI1_SDATA1</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>UART2_RX</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>DBG_OUT[15]</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_PULL_CTRL0_REG</name>
          <description>gpio pull ctrl0</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x66666666</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio_pull_sel0</name>
              <description>GPIO0 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel1</name>
              <description>GPIO1 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel2</name>
              <description>GPIO2 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel3</name>
              <description>GPIO3 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel4</name>
              <description>GPIO4 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel5</name>
              <description>GPIO5 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel6</name>
              <description>GPIO6 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel7</name>
              <description>GPIO7 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_PULL_CTRL1_REG</name>
          <description>gpio pull ctrl1</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x66666666</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio_pull_sel8</name>
              <description>GPIO8 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel9</name>
              <description>GPIO9 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel10</name>
              <description>GPIO10 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel11</name>
              <description>GPIO11 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel12</name>
              <description>GPIO12 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel13</name>
              <description>GPIO13 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel14</name>
              <description>GPIO14 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel15</name>
              <description>GPIO15 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_PULL_CTRL2_REG</name>
          <description>gpio pull ctrl2</description>
          <addressOffset>0x0028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x66666666</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio_pull_sel16</name>
              <description>GPIO16 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel17</name>
              <description>GPIO17 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel18</name>
              <description>GPIO18 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel19</name>
              <description>GPIO19 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel20</name>
              <description>GPIO20 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel21</name>
              <description>GPIO21 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel22</name>
              <description>GPIO22 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel23</name>
              <description>GPIO23 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_PULL_CTRL3_REG</name>
          <description>gpio pull ctrl3</description>
          <addressOffset>0x002C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x66666666</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio_pull_sel24</name>
              <description>GPIO24 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_2_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel25</name>
              <description>GPIO25 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_6_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel26</name>
              <description>GPIO26 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_10_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel27</name>
              <description>GPIO27 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_14_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel28</name>
              <description>GPIO28 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_18_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel29</name>
              <description>GPIO29 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_22_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel30</name>
              <description>GPIO30 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_pull_sel31</name>
              <description>GPIO31 pull select
0: no pull
1: 10K pull down
2: 100K pull down
3: 1M pull down
4: no pull
5: 10k pull up
6: 100K pull up
7: 1M pull up</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>no pull</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>10K pull down</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>100K pull down</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>1M pull down</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>no pull</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>10k pull up</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>100K pull up</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>1M pull up</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_DRV_CTRL0_REG</name>
          <description>gpio drv ctrl0</description>
          <addressOffset>0x0030</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio_drv_sel0</name>
              <description>GPIO0 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel1</name>
              <description>GPIO1 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel2</name>
              <description>GPIO2 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel3</name>
              <description>GPIO3 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel4</name>
              <description>GPIO4 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel5</name>
              <description>GPIO5 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel6</name>
              <description>GPIO6 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel7</name>
              <description>GPIO7 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel8</name>
              <description>GPIO8 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_17_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_17_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_17_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_17_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel9</name>
              <description>GPIO9 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_18_to_19_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_18_to_19_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_18_to_19_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_18_to_19_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel10</name>
              <description>GPIO10 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_21_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_21_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_21_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_21_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel11</name>
              <description>GPIO11 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_22_to_23_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_22_to_23_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_22_to_23_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_22_to_23_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel12</name>
              <description>GPIO12 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_25_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_25_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_25_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_25_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel13</name>
              <description>GPIO13 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_26_to_27_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_26_to_27_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_26_to_27_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_26_to_27_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel14</name>
              <description>GPIO14 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_29_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_29_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_29_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_29_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel15</name>
              <description>GPIO15 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_30_to_31_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_30_to_31_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_30_to_31_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_30_to_31_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_DRV_CTRL1_REG</name>
          <description>gpio drv ctrl1</description>
          <addressOffset>0x0034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio_drv_sel16</name>
              <description>GPIO16 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel17</name>
              <description>GPIO17 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel18</name>
              <description>GPIO18 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel19</name>
              <description>GPIO19 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel20</name>
              <description>GPIO20 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel21</name>
              <description>GPIO21 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel22</name>
              <description>GPIO22 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel23</name>
              <description>GPIO23 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel24</name>
              <description>GPIO24 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_17_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_17_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_17_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_to_17_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel25</name>
              <description>GPIO25 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_18_to_19_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_18_to_19_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_18_to_19_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_18_to_19_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel26</name>
              <description>GPIO26 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20_to_21_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_21_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_21_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_20_to_21_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel27</name>
              <description>GPIO27 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_22_to_23_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_22_to_23_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_22_to_23_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_22_to_23_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel28</name>
              <description>GPIO28 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_25_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_25_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_25_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_25_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel29</name>
              <description>GPIO29 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_26_to_27_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_26_to_27_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_26_to_27_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_26_to_27_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel30</name>
              <description>GPIO30 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_29_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_29_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_29_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_29_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio_drv_sel31</name>
              <description>GPIO31 driving selection
0:  driving strength 0 (weakest)
1:  driving strength 1
2:  driving strength 2
3:  driving strength 3 (strongest)</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_30_to_31_ITEM0</name>
                  <description>driving strength 0 (weakest)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_30_to_31_ITEM1</name>
                  <description>driving strength 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_30_to_31_ITEM2</name>
                  <description>driving strength 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_30_to_31_ITEM3</name>
                  <description>driving strength 3 (strongest)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_OD_CTRL_REG</name>
          <description>GPIOx open-drain enable
0: disabled
1: enabled</description>
          <addressOffset>0x0038</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>GPIO_AIO_CTRL_REG</name>
          <description>gpio aio ctrl</description>
          <addressOffset>0x003C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000F0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>gpio_en_aio</name>
              <description>AIOx enable
0: disabled
1: enabled</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>AIOx enable
0: disabled
1: enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clk_dbg_out_en</name>
              <description>clk dbg out en</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28</name>
                  <description>clk dbg out en</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TRNG0_REG</name>
          <description>trng0</description>
          <addressOffset>0x0040</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>trng_en</name>
              <description>Write 1 to trigger TRNG</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Write 1 to trigger TRNG</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>trng_intr_clr</name>
              <description>Write 1 to clear TRNG interrupt status.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Write 1 to clear TRNG interrupt status.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TRNG1_REG</name>
          <description>trng1</description>
          <addressOffset>0x0044</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>trng_sel</name>
              <description>TRNG corrector method
0: von Neumann corrector
1: XOR corrector</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>von Neumann corrector</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>XOR corrector</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>trng_intr_en</name>
              <description>TRNG interrupt enable
0: disabled
1: enabled</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TRNG2_REG</name>
          <description>trng2</description>
          <addressOffset>0x0048</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>trng_busy</name>
              <description>TRNG busy
0: not busy
1: busy</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>not busy</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>busy</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>trng_intr_sta</name>
              <description>TRNG interrupt status
0: no interrupt pending
1: interrupt pending</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>no interrupt pending</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>interrupt pending</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TRNG3_REG</name>
          <description>TRNG output</description>
          <addressOffset>0x004C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SYS_TEST_REG</name>
          <description>sys test</description>
          <addressOffset>0x0058</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_wlan_active_sel</name>
              <description>Select the related GPIOxx input for wlan_active for RT569 PTA function.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_4</name>
                  <description>Select the related GPIOxx input for wlan_active for RT569 PTA function.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_wlan_active_en</name>
              <description>Enable GPIOxx input for wlan_active for RT569 PTA function.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Enable GPIOxx input for wlan_active for RT569 PTA function.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_SCRATCHPAD_0_REG</name>
          <description>Scratch PAD0. This value is kept after waking up from Deep Sleep.</description>
          <addressOffset>0x0060</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SYS_SCRATCHPAD_1_REG</name>
          <description>Scratch PAD1. This value is kept after waking up from Deep Sleep.</description>
          <addressOffset>0x0064</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SYS_SCRATCHPAD_2_REG</name>
          <description>Scratch PAD2. This value is kept after waking up from Deep Sleep.</description>
          <addressOffset>0x0068</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SYS_SCRATCHPAD_3_REG</name>
          <description>Scratch PAD3. This value is kept after waking up from Deep Sleep.</description>
          <addressOffset>0x006C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SYS_SCRATCHPAD_4_REG</name>
          <description>Scratch PAD4. This value is kept after waking up from Deep Sleep.</description>
          <addressOffset>0x0070</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SYS_SCRATCHPAD_5_REG</name>
          <description>Scratch PAD5. This value is kept after waking up from Deep Sleep.</description>
          <addressOffset>0x0074</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SYS_SCRATCHPAD_6_REG</name>
          <description>Scratch PAD6. Reserved for System Use.
[0] : Enable resetting CM3 peripherals when WatchDog reset is triggered.
[1] : Enable resetting ApbGPIO and Remap when WatchDog reset is triggered.
[2] : Enable resetting RT569 when WatchDog reset is triggered.
Others: N/A</description>
          <addressOffset>0x0078</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SYS_SCRATCHPAD_7_REG</name>
          <description>Scratch PAD7. This value is kept after waking up from Deep Sleep.
[8] : Disable ICE. Once this bit is set to 1, it can't be set to 0 again except power-on reset or external reset.
0: Enable ICE (default)
1: Disable ICE
[15:9] Don't USE due to no function.
Others : They can be written normally.</description>
          <addressOffset>0x007C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DEEPSLEEP_WAKEUP_REG</name>
          <description>Set the corresponding bits to enable the wakeup of GPIOx in Deep Sleep</description>
          <addressOffset>0x0080</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DEEPSLEEP_INV_REG</name>
          <description>Set the corresponding bits to invert the GPIOx for wakeup in Deep Sleep</description>
          <addressOffset>0x0084</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>RT570_CHIP_INFO_REG</name>
          <description>rt570 chip info</description>
          <addressOffset>0x0090</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0007702F</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>rt570_chip_rev</name>
              <description>Chip Revision</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>Chip Revision</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART0</name>
      <description>UART0 Register block</description>
      <baseAddress>0xA0000000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>UART0_THR_RBR_REG</name>
          <description>uart0 thr rbr</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>THR_RBR</name>
              <description>For write, data to be transmitted.
For read, received data.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>For write, data to be transmitted.
For read, received data.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART0_IER_REG</name>
          <description>uart0 ier</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IER_B0</name>
              <description>Enable Received Data Available Interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Received Data Available Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B1</name>
              <description>Enable Transmitter Holding Register Interrupt.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Transmitter Holding Register Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B2</name>
              <description>Enable Receiver Line Status Interrupt.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Receiver Line Status Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B3</name>
              <description>Enable MODEM Status Interrupt.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable MODEM Status Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART0_FCR_IIR_REG</name>
          <description>uart0 fcr iir</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FCR_B0</name>
              <description>FIFO Enable.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>FIFO Enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B1</name>
              <description>Receive FIFO reset (self-clearing).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Receive FIFO reset (self-clearing).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B2</name>
              <description>Transmit FIFO reset (self-clearing).</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Transmit FIFO reset (self-clearing).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B3</name>
              <description>DMA Mode Select. Only support 16550 Mode 1.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>DMA Mode Select. Only support 16550 Mode 1.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B7_B6</name>
              <description>Receiver Trigger Level.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_to_7</name>
                  <description>Receiver Trigger Level.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART0_LCR_REG</name>
          <description>uart0 lcr</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LCR_B1_B0</name>
              <description>Word Length Select.
0: 5-bit data
1: 6-bit data
2: 7-bit data
3: 8-bit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1</name>
                  <description>Word Length Select.
0: 5-bit data
1: 6-bit data
2: 7-bit data
3: 8-bit data</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B2</name>
              <description>Number of Stop Bits.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Number of Stop Bits.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B3</name>
              <description>Parity Enable.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Parity Enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B4</name>
              <description>Even Parity Select.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Even Parity Select.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B5</name>
              <description>Stick Parity.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Stick Parity.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B6</name>
              <description>Set Break.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Set Break.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B7</name>
              <description>Divisor Latch Access (DLAB).</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Divisor Latch Access (DLAB).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART0_MCR_REG</name>
          <description>uart0 mcr</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MCR_B0</name>
              <description>Data Terminal Ready (DTR).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Data Terminal Ready (DTR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B1</name>
              <description>Request to Send (RTS).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Request to Send (RTS).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B3_B2</name>
              <description>Auxiliary user designated output.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_3</name>
                  <description>Auxiliary user designated output.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B4</name>
              <description>Loopback mode select.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Loopback mode select.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART0_LSR_REG</name>
          <description>uart0 lsr</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LSR_B0</name>
              <description>Data Ready (DR).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Data Ready (DR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B1</name>
              <description>Overrun Error.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Overrun Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B2</name>
              <description>Parity Error.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Parity Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B3</name>
              <description>Framing Error.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Framing Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B4</name>
              <description>Break Interrupt.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Break Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B5</name>
              <description>Transmitter Holding Register Empty.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Transmitter Holding Register Empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B6</name>
              <description>Transmitter Empty.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Transmitter Empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B7</name>
              <description>Error in Receiver FIFO.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Error in Receiver FIFO.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART0_MSR_REG</name>
          <description>uart0 msr</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MSR_B0</name>
              <description>Delta Clear To Send (DCTS).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Delta Clear To Send (DCTS).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B1</name>
              <description>Delta Data Set Ready (DDSR).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Delta Data Set Ready (DDSR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B2</name>
              <description>Trailing Edge Ring Indicator (TERI).</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Trailing Edge Ring Indicator (TERI).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B3</name>
              <description>Delta Data Carrier Detect (DDCD).</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Delta Data Carrier Detect (DDCD).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B4</name>
              <description>Clear To Send (CTS).</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Clear To Send (CTS).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B5</name>
              <description>Data Set Ready (DSR).</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Data Set Ready (DSR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B6</name>
              <description>Ring Indicator (RI).</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Ring Indicator (RI).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B7</name>
              <description>Data Carrier Detect (DCD).</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Data Carrier Detect (DCD).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART0_SCR_REG</name>
          <description>uart0 scr</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SCR_B7_B0</name>
              <description>Scratchpad register.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>Scratchpad register.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C_M</name>
      <description>I2C_M Register block</description>
      <baseAddress>0xA0100000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>I2CM_STATUS_REG</name>
          <description>i2cm status</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_EMP</name>
              <description>A value of 1 indicates Command FIFO Empty.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>A value of 1 indicates Command FIFO Empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RD_NOT_EMP</name>
              <description>A value of 1 indicates Read Data FIFO Not Empty.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>A value of 1 indicates Read Data FIFO Not Empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERR_NO_ACK</name>
              <description>Read (Status): A value of 1 indicates an Error Condition: I2C Protocol Error. This
signifies that no I2C “ACK” was detected from slave when expected.
Write (Clear): A value of 1 clears this condition on the i2c clock domain.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Read (Status): A value of 1 indicates an Error Condition: I2C Protocol Error. This
signifies that no I2C “ACK” was detected from slave when expected.
Write (Clear): A value of 1 clears this condition on the i2c clock domain.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOST_ARB</name>
              <description>Read (Status): A value of 1 indicates that the Master has lost arbitration.
Write (Clear): A value of 1 clears this condition on the i2c clock domain.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Read (Status): A value of 1 indicates that the Master has lost arbitration.
Write (Clear): A value of 1 clears this condition on the i2c clock domain.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RD_U_FLOW</name>
              <description>A value of 1 indicates an Error Condition: Read Data FIFO Underflow.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>A value of 1 indicates an Error Condition: Read Data FIFO Underflow.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_O_FLOW</name>
              <description>A value of 1 indicates an Error Condition: Command FIFO Overflow.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>A value of 1 indicates an Error Condition: Command FIFO Overflow.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_FIFO_FU</name>
              <description>A value of 1 indicates Command FIFO Full.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>A value of 1 indicates Command FIFO Full.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ST_TRANS</name>
              <description>A value of 1 indicates Transfer In Progress.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>A value of 1 indicates Transfer In Progress.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RD_O_FLOW</name>
              <description>A value of 1 indicates an Error Condition: Read Data FIFO Overflow.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>A value of 1 indicates an Error Condition: Read Data FIFO Overflow.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_U_FLOW</name>
              <description>A value of 1 indicates an Error Condition: Command FIFO Underflow.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>A value of 1 indicates an Error Condition: Command FIFO Underflow.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLR_FIFO</name>
              <description>Read: A value of 1 indicates that a FIFO Clear is in progress and is not yet complete.
A value of 0 indicates that no FIFO Clear is in progress.
Write: A value of 1 initiates a clear of both FIFOs
(Command FIFO and Read Data FIFO).
This self-clearing bit will be read as 0 again when the FIFO clear is complete.</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_10</name>
                  <description>Read: A value of 1 indicates that a FIFO Clear is in progress and is not yet complete.
A value of 0 indicates that no FIFO Clear is in progress.
Write: A value of 1 initiates a clear of both FIFOs
(Command FIFO and Read Data FIFO).
This self-clearing bit will be read as 0 again when the FIFO clear is complete.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2CM_READ_DATA_REG</name>
          <description>i2cm read data</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>READ_DATA</name>
              <description>Data from I2C Slave to be read by processor.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>Data from I2C Slave to be read by processor.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2CM_CMD_REG</name>
          <description>i2cm cmd</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD</name>
              <description>Commands from processor to be implemented as I2C events.
Writes to this register go directly into the Command FIFO.
If a FIFO clear is in progress, writes to the Command FIFO are inhibited.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>Commands from processor to be implemented as I2C events.
Writes to this register go directly into the Command FIFO.
If a FIFO clear is in progress, writes to the Command FIFO are inhibited.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2CM_INT_EN_REG</name>
          <description>i2cm int en</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CMD_EMP_EN</name>
              <description>Enable Command FIFO Empty Interrupt (1=Enable, 0=Disable).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Command FIFO Empty Interrupt (1=Enable, 0=Disable).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RD_N_EMP_EN</name>
              <description>Enable Read Data FIFO Not Empty Interrupt (1=Enable, 0=Disable).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Read Data FIFO Not Empty Interrupt (1=Enable, 0=Disable).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERR_EN</name>
              <description>Enable Error Interrupt (1=Enable, 0=Disable).</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Error Interrupt (1=Enable, 0=Disable).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOST_ARB_EN</name>
              <description>Enable Loss of Arbitration Interrupt (1=Enable, 0=Disable).</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable Loss of Arbitration Interrupt (1=Enable, 0=Disable).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMD_DONE_EN</name>
              <description>Enable Command FIFO Done Interrupt (1=Enable, 0=Disable).</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Enable Command FIFO Done Interrupt (1=Enable, 0=Disable).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2CM_INT_REG</name>
          <description>i2cm int</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_CMD_EMP</name>
              <description>Read (Status) - a value of 1 indicates Command FIFO Empty Interrupt is active.
Write (Clear) - a value of 1 clears the Command FIFO Empty Interrup.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Read (Status) - a value of 1 indicates Command FIFO Empty Interrupt is active.
Write (Clear) - a value of 1 clears the Command FIFO Empty Interrup.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_RD_N_EMP</name>
              <description>Read (Status) - a value of 1 indicates Read Data FIFO Not Empty Interrupt
is active.
Write (Clear) - a value of 1 clears the Read Data FIFO Not Empty Interrupt.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Read (Status) - a value of 1 indicates Read Data FIFO Not Empty Interrupt
is active.
Write (Clear) - a value of 1 clears the Read Data FIFO Not Empty Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_ERR</name>
              <description>Read (Status) - a value of 1 indicates Error Interrupt is active.
Write (Clear) - a value of 1 clears the Error Interrupt.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Read (Status) - a value of 1 indicates Error Interrupt is active.
Write (Clear) - a value of 1 clears the Error Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_LOST_ARB</name>
              <description>Read (Status) - a value of 1 indicates Loss of Arbitration Interrupt is active.
Write (Clear) - a value of 1 clears the Loss of Arbitration Interrupt.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Read (Status) - a value of 1 indicates Loss of Arbitration Interrupt is active.
Write (Clear) - a value of 1 clears the Loss of Arbitration Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_CMD_DONE</name>
              <description>Read (Status) - a value of 1 indicates Command FIFO Done Interrupt is active.
Write (Clear) - a value of 1 clears the Command FIFO Done Interrupt.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Read (Status) - a value of 1 indicates Command FIFO Done Interrupt is active.
Write (Clear) - a value of 1 clears the Command FIFO Done Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2CM_CONTROL_REG</name>
          <description>i2cm control</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CLK_DIV_LOW</name>
              <description>I2C Clock Divider. (Lower 6 bits)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_5</name>
                  <description>I2C Clock Divider. (Lower 6 bits)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK_SOURCE</name>
              <description>I2C Clock Source. (1 = PCLK, 0 = clkI2C)</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>I2C Clock Source. (1 = PCLK, 0 = clkI2C)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE</name>
              <description>I2C Enable. (1=Enable, 0=Disable)</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>I2C Enable. (1=Enable, 0=Disable)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2CM_PRESCALE_REG</name>
          <description>i2cm prescale</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CLK_DIV_HIGH</name>
              <description>I2C Clock Divider. (Upper 8 bits)
Note that the entire clock divider is 14 bits.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>I2C Clock Divider. (Upper 8 bits)
Note that the entire clock divider is 14 bits.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CACHECTRL</name>
      <description>CACHECTRL Register block</description>
      <baseAddress>0xA0200000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CCR_REG</name>
          <description>ccr</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cache_en</name>
              <description>0: Cache Disable
1: Cache Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0: Cache Disable
1: Cache Enable</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cache_way_1_en</name>
              <description>0: Cache 1 way (way 1 disable)
1: Cache 2 way (way 1 enable)</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>0: Cache 1 way (way 1 disable)
1: Cache 2 way (way 1 enable)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cache_way_0_clr</name>
              <description>clear way 0 cache </description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>clear way 0 cache </description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cache_way_1_clr</name>
              <description>clear way 1 cache </description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>clear way 1 cache </description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>FLASH_CONTROL</name>
      <description>FLASH_CONTROL Register block</description>
      <baseAddress>0xA0300000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CONTROLLER_COMMAND_REG</name>
          <description>controller command</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>command</name>
              <description>Command set for flash operation.
Please refer to reference for detail.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_5</name>
                  <description>Command set for flash operation.
Please refer to reference for detail.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>security_register_operation</name>
              <description>security register control
0: memory array
1: security register</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_ITEM0</name>
                  <description>memory array</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_ITEM1</name>
                  <description>security register</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ADDR_REG</name>
          <description>setting flash address for operation (value can map to 0x80000000)</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>START_REG</name>
          <description>start</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>start_pulse</name>
              <description>control start</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>control start</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>controller status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>controller status</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FLASH_STATUS_REGISTER_REG</name>
          <description>flash status register</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>status_register_1</name>
              <description>write status register -1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>write status register -1</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>status_register_2</name>
              <description>write status register -2</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>write status register -2</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>status_register_3</name>
              <description>write status register -3</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>write status register -3</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FLASH_DATA_REG</name>
          <description>flash data</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>flash_data_write</name>
              <description>write data into flash: byte program data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>write data into flash: byte program data</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>flash_data_read</name>
              <description>read back data from flash: byte read data, byte read SFDP, read status register</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>read back data from flash: byte read data, byte read SFDP, read status register</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>MEM_ADDR_REG</name>
          <description>page program/read data from/to memory address (need 4 byte aligned)</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>CONTROL_SETTING_REG</name>
          <description>control setting</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000001C1</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>enter_dpd_enable</name>
              <description>enter deep power down when system @ sleep</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>enter deep power down when system @ sleep</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>read_mode</name>
              <description>0: 1-1-1 read (instruction = 0Bh)
1: 1-1-2 read (instruction = 3Bh)
2: 1-1-4 read (instruction = 6Bh)
4: 1-1-1 read (instruciton = 0Bh)
5: 1-2-2 read (instruciton = BBh, no support contious mode)
6: 1-4-4 read (instruciton = EBh, no support contious mode)</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_to_3</name>
                  <description>0: 1-1-1 read (instruction = 0Bh)
1: 1-1-2 read (instruction = 3Bh)
2: 1-1-4 read (instruction = 6Bh)
4: 1-1-1 read (instruciton = 0Bh)
5: 1-2-2 read (instruciton = BBh, no support contious mode)
6: 1-4-4 read (instruciton = EBh, no support contious mode)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>prog_mode</name>
              <description>0: 1-1-1 program (instruction = 02h)
1: 1-1-2 program (instruction = A2h, only for PUYA)
2: 1-1-4 program (instruciton = 32h)
3: 1-1-4 program (instruction = 38h)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM0</name>
                  <description>1-1-1 program (instruction = 02h)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM1</name>
                  <description>1-1-2 program (instruction = A2h, only for PUYA)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM2</name>
                  <description>1-1-4 program (instruciton = 32h)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM3</name>
                  <description>1-1-4 program (instruction = 38h)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sr12</name>
              <description>status register 1 &amp; 2 can use instruction 01h write
0: no
1: yes</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_ITEM0</name>
                  <description>no</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_ITEM1</name>
                  <description>yes</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sr_qe</name>
              <description>QE @ status register
0: status register 1[6]
1: status register 2[1] (or status register[9] )</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7_ITEM0</name>
                  <description>status register 1[6]</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_7_ITEM1</name>
                  <description>status register 2[1] (or status register[9] )</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>xip_read_enable</name>
              <description>cache can aceess flash by AHB bus
0: disable
1: enable
</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>suspend_enable</name>
              <description>when flash program/erase, cache can aceess flash by AHB bus
0: disable
1: enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_9_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CRC_REG</name>
          <description>crc</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>page_crc</name>
              <description>page program/verify for page crc result</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>page program/verify for page crc result</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DPD_REG</name>
          <description>dpd</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>dpd_time</name>
              <description>deep power down time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RDPD_REG</name>
          <description>rdpd</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>rdpd_time</name>
              <description>release deep power down time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SUSPEND_REG</name>
          <description>suspend</description>
          <addressOffset>0x0028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>suspend_time</name>
              <description>suspend time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RESUME_REG</name>
          <description>resume</description>
          <addressOffset>0x002C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>resume_time</name>
              <description>resume time</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>FLASH_INSTRUCTION_REG</name>
          <description>flash instruction</description>
          <addressOffset>0x0030</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>flash_instr</name>
              <description>flash instr @ manual mode function</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>flash instr @ manual mode function</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PAGE_READ_WORD_REG</name>
          <description>page read word</description>
          <addressOffset>0x0034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>page_read_byte</name>
              <description>need 4 byte (double word, [1:0] must = 2'b11)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>need 4 byte (double word, [1:0] must = 2'b11)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FLASH_INFORMATION_REG</name>
          <description>flash information</description>
          <addressOffset>0x0038</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>manu_id</name>
              <description>flash manu ID</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>flash manu ID</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>type_id</name>
              <description>flash type ID</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>flash type ID</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cap_type_id</name>
              <description>flash capacity ID</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>flash capacity ID</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>FLASH_CTL_INT_REG</name>
          <description>flash ctl int</description>
          <addressOffset>0x0040</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>int_status</name>
              <description>interrupt when start finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>interrupt when start finish</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>int_enable</name>
              <description>interrpt enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>interrpt enable</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>int_clr</name>
              <description>interrpt clear</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16</name>
                  <description>interrpt clear</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OPERATION_PATTERN_MATCH_REG</name>
          <description>need write RABT ASSCII (52_41_42_54) for start operation</description>
          <addressOffset>0x0044</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>RT569_AHB</name>
      <description>RT569_AHB Register block</description>
      <baseAddress>0xA0400000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>RT569_DMA0_REG</name>
          <description>dma ahb addr</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>RT569_DMA1_REG</name>
          <description>rt569 dma1</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>dma_mcu_addr</name>
              <description>If dma_type = 2'b00 , this indicates RXQ ID.
If dma_type = 2'b01 , this indicates TXQ ID.
If dma_type = 2'b1x , this indicates RT569 mem address[15:2].</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>dma_length</name>
              <description>Data legnth to be transferred. It must be greater than 0. 0 is undefined.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RT569_DMA2_REG</name>
          <description>rt569 dma2</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>dma_type</name>
              <description>DMA transfer type. The read or write is from the perspective of HOST CPU.
0:  I/O read.
1:  I/O write.
2:  Memory read.
3:  Memory write.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM0</name>
                  <description>I/O read.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM1</name>
                  <description>I/O write.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM2</name>
                  <description>Memory read.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM3</name>
                  <description>Memory write.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT569_HOST_REG</name>
          <description>rt569 host</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ahb_host_cmd</name>
              <description>Write 1 to enable corresponding RT569 host commands</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>Write 1 to enable corresponding RT569 host commands</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ahb_wakeup</name>
              <description>Write 1 to wakeup RT569</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>Write 1 to wakeup RT569</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ahb_sleep_en</name>
              <description>Write 1 to let RT569 entering Sleep Mode</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9</name>
                  <description>Write 1 to let RT569 entering Sleep Mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ahb_deep_sleep_en</name>
              <description>Write 1 to let RT569 entering Deep Sleep Mode</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_10</name>
                  <description>Write 1 to let RT569 entering Deep Sleep Mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ahb_sys_reset</name>
              <description>Write 1 to reset RT569</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_11</name>
                  <description>Write 1 to reset RT569</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma_en</name>
              <description>Write 1 to start AHB DMA</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16</name>
                  <description>Write 1 to start AHB DMA</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_host_mode</name>
              <description>Write 1 to enable host mode</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24</name>
                  <description>Write 1 to enable host mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dis_host_mode</name>
              <description>Write 1 to disable host mode</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_25</name>
                  <description>Write 1 to disable host mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT569_INTR0_REG</name>
          <description>rt569 intr0</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>rt569_intr_en</name>
              <description>Set the specific bit to high to enable corresponding interrupts from COMM Subsys.
bit 0: MCU soft interrupt 0.
bit 1: MCU soft interrupt 1.
bit 2: MCU soft interrupt 2.
bit 3: MCU soft interrupt 3.
bit 4: MCU soft interrupt 4.
bit 5: RX packet valid interrupt.
bit 6: Data transfer error interrupt (reserved for debug only).
bit 7: COMM Subsys RTC interrupt (reserved for debug only).
bit 8: DMA done interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ahb_reset_pmu_en</name>
              <description>Set if ahb_sys_reset will reset pmu_reg or not.
0: ahb_sys_reset won't reset pmu_reg
1: ahb_sys_reset will reset pmu_reg</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_ITEM0</name>
                  <description>ahb_sys_reset won't reset pmu_reg</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_ITEM1</name>
                  <description>ahb_sys_reset will reset pmu_reg</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT569_INTR1_REG</name>
          <description>rt569 intr1</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>rt569_intr_clr</name>
              <description>Set the specific bit to high to clear corresponding interrupts from COMM Subsys.
bit 0: MCU soft interrupt 0.
bit 1: MCU soft interrupt 1.
bit 2: MCU soft interrupt 2.
bit 3: MCU soft interrupt 3.
bit 4: MCU soft interrupt 4.
bit 5: RX packet valid interrupt.
bit 6: Data transfer error interrupt (reserved for debug only).
bit 7: COMM Subsys RTC interrupt (reserved for debug only).
bit 8: DMA done interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RT569_INTR2_REG</name>
          <description>rt569 intr2</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>rt569_intr_sta</name>
              <description>Interrupt status.
bit 0: MCU soft interrupt 0.
bit 1: MCU soft interrupt 1.
bit 2: MCU soft interrupt 2.
bit 3: MCU soft interrupt 3.
bit 4: MCU soft interrupt 4.
bit 5: RX packet valid interrupt.
bit 6: Data transfer error interrupt (reserved for debug only).
bit 7: COMM Subsys RTC interrupt (reserved for debug only).
bit 8: DMA done interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>dma_busy</name>
              <description>COMM Subsys DMA busy flag.
0:   Idle
1:   Busy</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_ITEM0</name>
                  <description>Idle</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_ITEM1</name>
                  <description>Busy</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RT569_RX_INFO_REG</name>
          <description>rt569 rx info</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>rxq_rrdy</name>
              <description>High to indicates the data is available in the corresponding RxQ.
[0] is for RxQ #0 and [1] is for RxQ #1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1</name>
                  <description>High to indicates the data is available in the corresponding RxQ.
[0] is for RxQ #0 and [1] is for RxQ #1.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mac_rx_info</name>
              <description>MAC RX information.
[0] Packet length error
[1] CRC error
[2] MIC error
[3] Buffer error</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_11</name>
                  <description>MAC RX information.
[0] Packet length error
[1] CRC error
[2] MIC error
[3] Buffer error</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_pkt_len</name>
              <description>Indicate the data length in RxQ #0.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RT569_TX_INFO_REG</name>
          <description>rt569 tx info</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>txq_wrdy</name>
              <description>txq wrdy</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>txq wrdy</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mcu_state</name>
              <description>mcu state</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>mcu state</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cmdr_len</name>
              <description>cmdr len</description>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>RT569_INFO_REG</name>
          <description>rt569 info</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>sys_ready</name>
              <description>COMM Subsys status flag.
0:  COMM Subsys is reseting and can't be accessed.
1:  COMM Subsys is ready for access.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>COMM Subsys is reseting and can't be accessed.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>COMM Subsys is ready for access.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pwr_state</name>
              <description>The power state of COMM Subsys.
0:  Other transition states
1:  Deep Sleep
2:  Sleep
3:  Normal</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_to_2_ITEM0</name>
                  <description>Other transition states</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_to_2_ITEM1</name>
                  <description>Deep Sleep</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_to_2_ITEM2</name>
                  <description>Sleep</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_to_2_ITEM3</name>
                  <description>Normal</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>io_cmd_busy</name>
              <description>IO command busy flag.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16</name>
                  <description>IO command busy flag.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>host_cmd_busy</name>
              <description>HOST command busy flag.</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_17</name>
                  <description>HOST command busy flag.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART1</name>
      <description>UART1 Register block</description>
      <baseAddress>0xA0500000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>UART1_THR_RBR_REG</name>
          <description>uart1 thr rbr</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>THR_RBR</name>
              <description>For write, data to be transmitted.
For read, received data.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>For write, data to be transmitted.
For read, received data.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART1_IER_REG</name>
          <description>uart1 ier</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IER_B0</name>
              <description>Enable Received Data Available Interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Received Data Available Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B1</name>
              <description>Enable Transmitter Holding Register Interrupt.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Transmitter Holding Register Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B2</name>
              <description>Enable Receiver Line Status Interrupt.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Receiver Line Status Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B3</name>
              <description>Enable MODEM Status Interrupt.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable MODEM Status Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART1_FCR_IIR_REG</name>
          <description>uart1 fcr iir</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FCR_B0</name>
              <description>FIFO Enable.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>FIFO Enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B1</name>
              <description>Receive FIFO reset (self-clearing).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Receive FIFO reset (self-clearing).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B2</name>
              <description>Transmit FIFO reset (self-clearing).</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Transmit FIFO reset (self-clearing).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B3</name>
              <description>DMA Mode Select. Only support 16550 Mode 1.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>DMA Mode Select. Only support 16550 Mode 1.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B7_B6</name>
              <description>Receiver Trigger Level.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_to_7</name>
                  <description>Receiver Trigger Level.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART1_LCR_REG</name>
          <description>uart1 lcr</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LCR_B1_B0</name>
              <description>Word Length Select.
0: 5-bit data
1: 6-bit data
2: 7-bit data
3: 8-bit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1</name>
                  <description>Word Length Select.
0: 5-bit data
1: 6-bit data
2: 7-bit data
3: 8-bit data</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B2</name>
              <description>Number of Stop Bits.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Number of Stop Bits.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B3</name>
              <description>Parity Enable.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Parity Enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B4</name>
              <description>Even Parity Select.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Even Parity Select.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B5</name>
              <description>Stick Parity.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Stick Parity.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B6</name>
              <description>Set Break.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Set Break.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B7</name>
              <description>Divisor Latch Access (DLAB).</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Divisor Latch Access (DLAB).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART1_MCR_REG</name>
          <description>uart1 mcr</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MCR_B0</name>
              <description>Data Terminal Ready (DTR).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Data Terminal Ready (DTR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B1</name>
              <description>Request to Send (RTS).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Request to Send (RTS).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B3_B2</name>
              <description>Auxiliary user designated output.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_3</name>
                  <description>Auxiliary user designated output.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B4</name>
              <description>Loopback mode select.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Loopback mode select.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B5</name>
              <description>mcr b5</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>mcr b5</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART1_LSR_REG</name>
          <description>uart1 lsr</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LSR_B0</name>
              <description>Overrun Error.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Overrun Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B1</name>
              <description>Parity Error.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Parity Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B2</name>
              <description>Framing Error.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Framing Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B3</name>
              <description>Break Interrupt.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Break Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B4</name>
              <description>Transmitter Holding Register Empty.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Transmitter Holding Register Empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B5</name>
              <description>Transmitter Empty.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Transmitter Empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B6</name>
              <description>Error in Receiver FIFO.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Error in Receiver FIFO.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B7</name>
              <description>lsr b7</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>lsr b7</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART1_MSR_REG</name>
          <description>uart1 msr</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MSR_B0</name>
              <description>Delta Data Set Ready (DDSR).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Delta Data Set Ready (DDSR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B1</name>
              <description>Trailing Edge Ring Indicator (TERI).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Trailing Edge Ring Indicator (TERI).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B2</name>
              <description>Delta Data Carrier Detect (DDCD).</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Delta Data Carrier Detect (DDCD).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B3</name>
              <description>Clear To Send (CTS).</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Clear To Send (CTS).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B4</name>
              <description>Data Set Ready (DSR).</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Data Set Ready (DSR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B5</name>
              <description>Ring Indicator (RI).</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Ring Indicator (RI).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B6</name>
              <description>Data Carrier Detect (DCD).</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Data Carrier Detect (DCD).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B7</name>
              <description>msr b7</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>msr b7</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART1_SCR_REG</name>
          <description>uart1 scr</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SCR_B7_B0</name>
              <description>scr b7 b0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>scr b7 b0</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART2</name>
      <description>UART2 Register block</description>
      <baseAddress>0xA0600000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>UART2_THR_RBR_REG</name>
          <description>uart2 thr rbr</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>THR_RBR</name>
              <description>For write, data to be transmitted.
For read, received data.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>For write, data to be transmitted.
For read, received data.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART2_IER_REG</name>
          <description>uart2 ier</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IER_B0</name>
              <description>Enable Received Data Available Interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Received Data Available Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B1</name>
              <description>Enable Transmitter Holding Register Interrupt.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Transmitter Holding Register Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B2</name>
              <description>Enable Receiver Line Status Interrupt.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Receiver Line Status Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IER_B3</name>
              <description>Enable MODEM Status Interrupt.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable MODEM Status Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART2_FCR_IIR_REG</name>
          <description>uart2 fcr iir</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FCR_B0</name>
              <description>FIFO Enable.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>FIFO Enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B1</name>
              <description>Receive FIFO reset (self-clearing).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Receive FIFO reset (self-clearing).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B2</name>
              <description>Transmit FIFO reset (self-clearing).</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Transmit FIFO reset (self-clearing).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B3</name>
              <description>DMA Mode Select. Only support 16550 Mode 1.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>DMA Mode Select. Only support 16550 Mode 1.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FCR_B7_B6</name>
              <description>Receiver Trigger Level.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_to_7</name>
                  <description>Receiver Trigger Level.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART2_LCR_REG</name>
          <description>uart2 lcr</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LCR_B1_B0</name>
              <description>Word Length Select.
0: 5-bit data
1: 6-bit data
2: 7-bit data
3: 8-bit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1</name>
                  <description>Word Length Select.
0: 5-bit data
1: 6-bit data
2: 7-bit data
3: 8-bit data</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B2</name>
              <description>Number of Stop Bits.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Number of Stop Bits.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B3</name>
              <description>Parity Enable.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Parity Enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B4</name>
              <description>Even Parity Select.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Even Parity Select.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B5</name>
              <description>Stick Parity.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Stick Parity.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B6</name>
              <description>Set Break.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Set Break.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCR_B7</name>
              <description>Divisor Latch Access (DLAB).</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Divisor Latch Access (DLAB).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART2_MCR_REG</name>
          <description>uart2 mcr</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MCR_B0</name>
              <description>Data Terminal Ready (DTR).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Data Terminal Ready (DTR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B1</name>
              <description>Request to Send (RTS).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Request to Send (RTS).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B3_B2</name>
              <description>Auxiliary user designated output.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_3</name>
                  <description>Auxiliary user designated output.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MCR_B4</name>
              <description>Loopback mode select.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Loopback mode select.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART2_LSR_REG</name>
          <description>uart2 lsr</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LSR_B0</name>
              <description>Data Ready (DR).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Data Ready (DR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B1</name>
              <description>Overrun Error.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Overrun Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B2</name>
              <description>Parity Error.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Parity Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B3</name>
              <description>Framing Error.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Framing Error.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B4</name>
              <description>Break Interrupt.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Break Interrupt.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B5</name>
              <description>Transmitter Holding Register Empty.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Transmitter Holding Register Empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B6</name>
              <description>Transmitter Empty.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Transmitter Empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LSR_B7</name>
              <description>Error in Receiver FIFO.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Error in Receiver FIFO.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART2_MSR_REG</name>
          <description>uart2 msr</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MSR_B0</name>
              <description>Delta Clear To Send (DCTS).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Delta Clear To Send (DCTS).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B1</name>
              <description>Delta Data Set Ready (DDSR).</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Delta Data Set Ready (DDSR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B2</name>
              <description>Trailing Edge Ring Indicator (TERI).</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Trailing Edge Ring Indicator (TERI).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B3</name>
              <description>Delta Data Carrier Detect (DDCD).</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Delta Data Carrier Detect (DDCD).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B4</name>
              <description>Clear To Send (CTS).</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Clear To Send (CTS).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B5</name>
              <description>Data Set Ready (DSR).</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Data Set Ready (DSR).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B6</name>
              <description>Ring Indicator (RI).</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Ring Indicator (RI).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MSR_B7</name>
              <description>Data Carrier Detect (DCD).</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Data Carrier Detect (DCD).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART2_SCR_REG</name>
          <description>uart2 scr</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SCR_B7_B0</name>
              <description>Scratchpad register.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>Scratchpad register.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER0</name>
      <description>TIMER0 Register block</description>
      <baseAddress>0xA0700000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>T0_LOAD_REG</name>
          <description>The initial value of the timer.
Also, the reload value when the timer is in periodic mode.</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T0_VALUE_REG</name>
          <description>The current value of the timer synchronized to the PCLK domain. Note that in cases where PCLK is slow, this value may significantly differ from the actual internal count.</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T0_CONTROL_REG</name>
          <description>t0 control</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRESCALE</name>
              <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_4</name>
                  <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_ENABLE</name>
              <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>0: Free running mode
1: Periodic mode.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>0: Free running mode
1: Periodic mode.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE</name>
              <description>0: Timer Disabled
1: Timer Enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0: Timer Disabled
1: Timer Enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_STATUS</name>
              <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>T0_CLEAR_REG</name>
          <description>Clear Interrupt – write any value to clear the timer interrupt.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER1</name>
      <description>TIMER1 Register block</description>
      <baseAddress>0xA0800000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>T1_LOAD_REG</name>
          <description>The initial value of the timer.
Also, the reload value when the timer is in periodic mode.</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T1_VALUE_REG</name>
          <description>The current value of the timer synchronized to the PCLK domain. Note that in cases where PCLK is slow, this value may significantly differ from the actual internal count.</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T1_CONTROL_REG</name>
          <description>t1 control</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRESCALE</name>
              <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_4</name>
                  <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_ENABLE</name>
              <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>0: Free running mode
1: Periodic mode.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>0: Free running mode
1: Periodic mode.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE</name>
              <description>0: Timer Disabled
1: Timer Enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0: Timer Disabled
1: Timer Enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_STATUS</name>
              <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>T1_CLEAR_REG</name>
          <description>Clear Interrupt – write any value to clear the timer interrupt.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>WDT</name>
      <description>WDT Register block</description>
      <baseAddress>0xA0900000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>WIN_MAX_REG</name>
          <description>This 32-bit value gets loaded into the timer’s counter register and reloaded upon a specific write to the watchdog Kick Register.</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>VALUE_REG</name>
          <description>The current value of the watchdog timer synchronized to the PCLK domain. Note that in cases where PCLK is slow, this value may significantly differ from the actual internal count.</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>CONTROL_REG</name>
          <description>control</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LOCKOUT</name>
              <description>This bit is the lockOut bit. Write 1’b1 to prevent further configuration changes to the Load, Control, or Reset Occurred Registers.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>This bit is the lockOut bit. Write 1’b1 to prevent further configuration changes to the Load, Control, or Reset Occurred Registers.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PRESCALE</name>
              <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 32
4: clock is divided by 128
5: clock is divided by 1024
6: clock is divided by 4096
7: clock is divided by 4096</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_4</name>
                  <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 32
4: clock is divided by 128
5: clock is divided by 1024
6: clock is divided by 4096
7: clock is divided by 4096</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RESET_EN</name>
              <description>0: Reset Disabled
1: Reset Enabled.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>0: Reset Disabled
1: Reset Enabled.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_EN</name>
              <description>0: Interrupt Disabled
1: Interrupt Enabled.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>0: Interrupt Disabled
1: Interrupt Enabled.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE</name>
              <description>0: Timer Disabled
1: Timer Enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0: Timer Disabled
1: Timer Enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>KICK_REG</name>
          <description>Kick the watchdog - reset the internal timer value to WindowMax and clear the interrupt. Write 0xA5A5 to reload the watchdog timer.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>RESET_OCCUR_REG</name>
          <description>reset occur</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RESET_OCCUR</name>
              <description>resetOccurred counter
Writes: If the lockOut bit in the Control Register is 1’b1, writes have no effect. If the lockOut bit is 1’b0, then write any value to the Reset Occurred register to clear the resetOccurred counter.
Reads: Read the resetOccurred counter to see how many watchdog reset events have occurred. Note: Counter stops incrementing at 255. Write any value to clear.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>resetOccurred counter
Writes: If the lockOut bit in the Control Register is 1’b1, writes have no effect. If the lockOut bit is 1’b0, then write any value to the Reset Occurred register to clear the resetOccurred counter.
Reads: Read the resetOccurred counter to see how many watchdog reset events have occurred. Note: Counter stops incrementing at 255. Write any value to clear.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CLEAR_REG</name>
          <description>Write any value to clear intReq interrupt.</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INT_VALUE_REG</name>
          <description>This 32-bit value is compared with the timer’s counter register.
If they are equal an interrupt is generated.</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>WIN_MIN_REG</name>
          <description>This 32-bit value feeds a comparator for determining if a write to the watchdog Kick Register has occurred too quickly. 0 means this feature is unused. The feature will also be unused if a value higher than WindowMax is programmed.</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2S0_MS</name>
      <description>I2S0_MS Register block</description>
      <baseAddress>0xA0A00000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>I2S_MS_CTL0_REG</name>
          <description>i2s ms ctl0</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_ena</name>
              <description>Enable I2S
0: disable
1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_mck_ena</name>
              <description>Enable MCLK
0: disable
1: enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_MS_CTL1_REG</name>
          <description>i2s ms ctl1</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_rst</name>
              <description>Reset I2S
1: reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Reset I2S
1: reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_MCLK_SET0_REG</name>
          <description>i2s mclk set0</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_mck_isel</name>
              <description>Internal MCLK rate selection
0: average 12.288M when PLL is 32M
1: average   8.192M when PLL is 32M
2: average 12.288M when PLL is 48M
3: average   8.192M when PLL is 48M
4: average 24.576M when PLL is 64M
5: average 16.384M when PLL is 64M
otherwise: MCLK divider value is derived from cfg_mck_int and cfg_mck_frac</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_2</name>
                  <description>Internal MCLK rate selection
0: average 12.288M when PLL is 32M
1: average   8.192M when PLL is 32M
2: average 12.288M when PLL is 48M
3: average   8.192M when PLL is 48M
4: average 24.576M when PLL is 64M
5: average 16.384M when PLL is 64M
otherwise: MCLK divider value is derived from cfg_mck_int and cfg_mck_frac</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_MCLK_SET1_REG</name>
          <description>i2s mclk set1</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_mck_div</name>
              <description>Output MCLK divider
0: internal MCLK divided by 1
1: internal MCLK divided by 2
2: internal MCLK divided by 4
3: internal MCLK divided by 8
4: internal MCLK divided by 16
5: internal MCLK divided by 32
others: internal MCLK divided by 32</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>Output MCLK divider
0: internal MCLK divided by 1
1: internal MCLK divided by 2
2: internal MCLK divided by 4
3: internal MCLK divided by 8
4: internal MCLK divided by 16
5: internal MCLK divided by 32
others: internal MCLK divided by 32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_MCLK_SET2_REG</name>
          <description>i2s mclk set2</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0002CAAA</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_mck_fra</name>
              <description>MCLK divider fractional value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_mck_int</name>
              <description>MCLK divider interger value</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>MCLK divider interger value</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_MS_SET0_REG</name>
          <description>i2s ms set0</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_bck_osr</name>
              <description>Ratio of MCLK and BCLK
0: 2
1: 4
2: 8
3: 8</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM0</name>
                  <description>2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM1</name>
                  <description>4</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM2</name>
                  <description>8</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_to_1_ITEM3</name>
                  <description>8</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_i2s_mod</name>
              <description>I2S tranceiver mode
0: TxRx
1: Tx only
2: Rx only
3: TxRx</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM0</name>
                  <description>TxRx</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM1</name>
                  <description>Tx only</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM2</name>
                  <description>Rx only</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_to_3_ITEM3</name>
                  <description>TxRx</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_i2s_fmt</name>
              <description>I2S format
0: LJ mode
1: RJ mode
2: I2S mode
3: I2S mode</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM0</name>
                  <description>LJ mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM1</name>
                  <description>RJ mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM2</name>
                  <description>I2S mode</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_to_5_ITEM3</name>
                  <description>I2S mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_bck_len</name>
              <description>Bit Length of BCLK per channel
0: 16
1: 24 (proprietary I2S)
2: 32
3: 32</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM0</name>
                  <description>16</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM1</name>
                  <description>24 (proprietary I2S)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM2</name>
                  <description>32</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_to_7_ITEM3</name>
                  <description>32</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_txd_wid</name>
              <description>Sample width for I2S transmited sample
0: 16-bit
1: 24-bit
2: 32-bit
3: 32-bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM0</name>
                  <description>16-bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM1</name>
                  <description>24-bit</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM2</name>
                  <description>32-bit</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_8_to_9_ITEM3</name>
                  <description>32-bit</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_rxd_wid</name>
              <description>Sample width for I2S received sample
0: 16-bit
1: 24-bit
2: 32-bit
3: 32-bit</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM0</name>
                  <description>16-bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM1</name>
                  <description>24-bit</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM2</name>
                  <description>32-bit</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_10_to_11_ITEM3</name>
                  <description>32-bit</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_txd_chn</name>
              <description>Tx sample format in xdma
0: stereo, L/R
1: mono, L
2: mono, R
3: reserved</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM0</name>
                  <description>stereo, L/R</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM1</name>
                  <description>mono, L</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM2</name>
                  <description>mono, R</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_12_to_13_ITEM3</name>
                  <description>Not Used</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_rxd_chn</name>
              <description>Rx sample format in xdma
0: stereo, L/R
1: mono, L
2: mono, R
3: reserved</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM0</name>
                  <description>stereo, L/R</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM1</name>
                  <description>mono, L</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM2</name>
                  <description>mono, R</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_14_to_15_ITEM3</name>
                  <description>Not Used</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_dbg_sel</name>
              <description>Debug signal selection
0: Static</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_31</name>
                  <description>Debug signal selection
0: Static</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_RDMA_CTL0_REG</name>
          <description>i2s rdma ctl0</description>
          <addressOffset>0x0040</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_rdma_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_RDMA_CTL1_REG</name>
          <description>i2s rdma ctl1</description>
          <addressOffset>0x0044</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_rdma_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_RDMA_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0048</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>I2S_RDMA_SET1_REG</name>
          <description>Start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x004C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>I2S_RDMA_SET2_REG</name>
          <description>i2s rdma set2</description>
          <addressOffset>0x0050</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_rdma_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_RDMA_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0058</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>I2S_RDMA_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status</description>
          <addressOffset>0x005C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>I2S_WDMA_CTL0_REG</name>
          <description>i2s wdma ctl0</description>
          <addressOffset>0x0060</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_wdma_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_WDMA_CTL1_REG</name>
          <description>i2s wdma ctl1</description>
          <addressOffset>0x0064</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_wdma_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_WDMA_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0068</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>I2S_WDMA_SET1_REG</name>
          <description>Start point address, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x006C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>I2S_WDMA_SET2_REG</name>
          <description>i2s wdma set2</description>
          <addressOffset>0x0070</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_wdma_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_WDMA_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0078</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>I2S_WDMA_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x007C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>I2S_INT_CLEAR_REG</name>
          <description>i2s int clear</description>
          <addressOffset>0x00A0</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_int_clear</name>
              <description>[0] Clear I2S_RDMA interrpt
1: clear
[1] Clear I2S_RDMA error interrupt
1: clear
[2] Clear I2S_WDMA interrpt
1: clear
[3] Clear I2S_WDMA error interrupt
1: clear</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Clear I2S_RDMA interrpt
1: clear
[1] Clear I2S_RDMA error interrupt
1: clear
[2] Clear I2S_WDMA interrpt
1: clear
[3] Clear I2S_WDMA error interrupt
1: clear</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_INT_MASK_REG</name>
          <description>i2s int mask</description>
          <addressOffset>0x00A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000A</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_int_mask</name>
              <description>[0] Mask I2S_RDMA interrupt
0: No mask
1: Mask
[1] Mask I2S_RDMA error interrupt
0: No mask
1: Mask
[2] Mask I2S_WDMA interrupt
0: No mask
1: Mask
[3] Mask I2S_WDMA error interrupt
0: No mask
1: Mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Mask I2S_RDMA interrupt
0: No mask
1: Mask
[1] Mask I2S_RDMA error interrupt
0: No mask
1: Mask
[2] Mask I2S_WDMA interrupt
0: No mask
1: Mask
[3] Mask I2S_WDMA error interrupt
0: No mask
1: Mask</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_INT_STATUS_REG</name>
          <description>i2s int status</description>
          <addressOffset>0x00A8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_i2s_int_status</name>
              <description>[0] Status of I2S_RDMA interrupt
[1] Status of I2S_RDMA error interrupt
[2] Status of I2S_WDMA interrupt
[3] Status of I2S_WDMA error interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Status of I2S_RDMA interrupt
[1] Status of I2S_RDMA error interrupt
[2] Status of I2S_WDMA interrupt
[3] Status of I2S_WDMA error interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>XDMA</name>
      <description>XDMA Register block</description>
      <baseAddress>0xA0B00000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CTL0_REG</name>
          <description>ctl0</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_xdma_en</name>
              <description>Enable XDMA
0: disable
1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable XDMA
0: disable
1: enable</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CTL1_REG</name>
          <description>ctl1</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_xdma_rst</name>
              <description>Reset XDMA
0: disable
1: reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Reset XDMA
0: disable
1: reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>PWM</name>
      <description>PWM Register block</description>
      <baseAddress>0xA0C00000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PWM0_CTL0_REG</name>
          <description>pwm0 ctl0</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_ena</name>
              <description>Enable pwm
0: disable
1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_ck_ena</name>
              <description>Enable pwm gated clock
0: disable
1: enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_CTL1_REG</name>
          <description>pwm0 ctl1</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_rst</name>
              <description>Reset pwm
1: reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Reset pwm
1: reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET0_REG</name>
          <description>pwm0 set0</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00007040</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_seq_order</name>
              <description>PWM sequence play order
0: RSEQ 1st
1: TSEQ 1st</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>RSEQ 1st</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>TSEQ 1st</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_seq_two_sel</name>
              <description>Two Sequence selection
0: One sequence
1: Two sequence</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>One sequence</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>Two sequence</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_seq_mode</name>
              <description>PWM sequence play mode
0: non-continuous play
1: continuous play</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_ITEM0</name>
                  <description>non-continuous play</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_ITEM1</name>
                  <description>continuous play</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_pwm_dma_fmt</name>
              <description>PWM dma sample format
0: Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]
1: Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3_ITEM0</name>
                  <description>Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_3_ITEM1</name>
                  <description>Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_pwm_cnt_mode</name>
              <description>PWM counter mode
0: Up counter
1: Up and down counter</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_ITEM0</name>
                  <description>Up counter</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_ITEM1</name>
                  <description>Up and down counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_pwm_cnt_trig</name>
              <description>PWM counter trigger
0: trigger by cfg_pwm_ena
1: trigger by cfg_pwm_ena and FIFO is not empty</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_ITEM0</name>
                  <description>trigger by cfg_pwm_ena</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_5_ITEM1</name>
                  <description>trigger by cfg_pwm_ena and FIFO is not empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_dma_auto</name>
              <description>Auto Trigger start DMA when the amount of playback 2-sequence play does not reache cfgx_seqx_pcnt
0: No auto trigger
1: Auto trigger</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_ITEM0</name>
                  <description>No auto trigger</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_ITEM1</name>
                  <description>Auto trigger</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_ck_div</name>
              <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_11</name>
                  <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_pwm_ena_trig</name>
              <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg0_pwm_dbg_sel</name>
              <description>Debug monitor selection</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_19</name>
                  <description>Debug monitor selection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET1_REG</name>
          <description>pwm0 set1</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_cnt_end</name>
              <description>PWM counter end value, ignored when cfg0_pwm_dma_fmt is at Format-1
value: 3…32767</description>
              <bitOffset>0</bitOffset>
              <bitWidth>15</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET2_REG</name>
          <description>pwm0 set2</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_seqx_pcnt</name>
              <description>Amount of sequence play
0: Play one/two sequence with 1-times (zero protection)
1: Play one/two sequence with 1-times
..
65534: Play one/two sequence with 65534-times</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET3_REG</name>
          <description>pwm0 set3</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_seq0_num</name>
              <description>Number of element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET4_REG</name>
          <description>pwm0 set4</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_seq0_rpt</name>
              <description>Number of repeat for each element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET5_REG</name>
          <description>pwm0 set5</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_seq0_dly</name>
              <description>Number of delay after RSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET6_REG</name>
          <description>pwm0 set6</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_seq1_num</name>
              <description>Number of element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET7_REG</name>
          <description>pwm0 set7</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_seq1_rpt</name>
              <description>Number of repeat for each element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_SET8_REG</name>
          <description>pwm0 set8</description>
          <addressOffset>0x0028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_seq1_dly</name>
              <description>Number of delay after TSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_RDMA0_CTL0_REG</name>
          <description>pwm0 rdma0 ctl0</description>
          <addressOffset>0x0040</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_rdma0_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_RDMA0_CTL1_REG</name>
          <description>pwm0 rdma0 ctl1</description>
          <addressOffset>0x0044</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_rdma0_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_RDMA0_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0048</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM0_RDMA0_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x004C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM0_RDMA0_SET2_REG</name>
          <description>pwm0 rdma0 set2</description>
          <addressOffset>0x0050</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_rdma0_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_RDMA0_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0058</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM0_RDMA0_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x005C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM0_RDMA1_CTL0_REG</name>
          <description>pwm0 rdma1 ctl0</description>
          <addressOffset>0x0060</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_rdma1_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_RDMA1_CTL1_REG</name>
          <description>pwm0 rdma1 ctl1</description>
          <addressOffset>0x0064</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_rdma1_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_RDMA1_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0068</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM0_RDMA1_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x006C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM0_RDMA1_SET2_REG</name>
          <description>pwm0 rdma1 set2</description>
          <addressOffset>0x0070</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_rdma1_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_RDMA1_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0078</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM0_RDMA1_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x007C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM0_INT_CLEAR_REG</name>
          <description>pwm0 int clear</description>
          <addressOffset>0x00A0</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_int_clear</name>
              <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt done interrupt; 1: clear</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt done interrupt; 1: clear</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_INT_MASK_REG</name>
          <description>pwm0 int mask</description>
          <addressOffset>0x00A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000070</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_int_mask</name>
              <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt done interrupt;0: No mask 1: Mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt done interrupt;0: No mask 1: Mask</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM0_INT_STATUS_REG</name>
          <description>pwm0 int status</description>
          <addressOffset>0x00A8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg0_pwm_int_status</name>
              <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt;
[5] Status of TSEQ done interrupt;
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt;</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt;
[5] Status of TSEQ done interrupt;
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt;</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_CTL0_REG</name>
          <description>pwm1 ctl0</description>
          <addressOffset>0x0100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_ena</name>
              <description>Enable pwm
0: disable
1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_ck_ena</name>
              <description>Enable pwm gated clock
0: disable
1: enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_CTL1_REG</name>
          <description>pwm1 ctl1</description>
          <addressOffset>0x0104</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_rst</name>
              <description>Reset pwm
1: reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Reset pwm
1: reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET0_REG</name>
          <description>pwm1 set0</description>
          <addressOffset>0x0108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00007040</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_seq_order</name>
              <description>PWM sequence play order
0: RSEQ 1st
1: TSEQ 1st</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>RSEQ 1st</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>TSEQ 1st</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_seq_two_sel</name>
              <description>Two Sequence selection
0: One sequence
1: Two sequence</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>One sequence</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>Two sequence</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_seq_mode</name>
              <description>PWM sequence play mode
0: non-continuous play
1: continuous play</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_ITEM0</name>
                  <description>non-continuous play</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_ITEM1</name>
                  <description>continuous play</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_pwm_dma_fmt</name>
              <description>PWM dma sample format
0: Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]
1: Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3_ITEM0</name>
                  <description>Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_3_ITEM1</name>
                  <description>Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_pwm_cnt_mode</name>
              <description>PWM counter mode
0: Up counter
1: Up and down counter</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_ITEM0</name>
                  <description>Up counter</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_ITEM1</name>
                  <description>Up and down counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_pwm_cnt_trig</name>
              <description>PWM counter trigger
0: trigger by cfg_pwm_ena
1: trigger by cfg_pwm_ena and FIFO is not empty</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_ITEM0</name>
                  <description>trigger by cfg_pwm_ena</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_5_ITEM1</name>
                  <description>trigger by cfg_pwm_ena and FIFO is not empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_dma_auto</name>
              <description>Auto Trigger start DMA when the amount of playback 2-sequence play does not reache cfgx_seqx_pcnt
0: No auto trigger
1: Auto trigger</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_ITEM0</name>
                  <description>No auto trigger</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_ITEM1</name>
                  <description>Auto trigger</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_ck_div</name>
              <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_11</name>
                  <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_pwm_ena_trig</name>
              <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg1_pwm_dbg_sel</name>
              <description>Debug monitor selection</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_19</name>
                  <description>Debug monitor selection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET1_REG</name>
          <description>pwm1 set1</description>
          <addressOffset>0x010C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_cnt_end</name>
              <description>PWM counter end value, ignored when cfg1_pwm_dma_fmt is at Format-1
value: 3…32767</description>
              <bitOffset>0</bitOffset>
              <bitWidth>15</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET2_REG</name>
          <description>pwm1 set2</description>
          <addressOffset>0x0110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_seqx_pcnt</name>
              <description>Amount of sequence play
0: Play one/two sequence with 1-times
N: Play one/two sequence with N-times
65535: Play one/two sequence infinitely</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET3_REG</name>
          <description>pwm1 set3</description>
          <addressOffset>0x0114</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_seq0_num</name>
              <description>Number of element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET4_REG</name>
          <description>pwm1 set4</description>
          <addressOffset>0x0118</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_seq0_rpt</name>
              <description>Number of repeat for each element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET5_REG</name>
          <description>pwm1 set5</description>
          <addressOffset>0x011C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_seq0_dly</name>
              <description>Number of delay after RSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET6_REG</name>
          <description>pwm1 set6</description>
          <addressOffset>0x0120</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_seq1_num</name>
              <description>Number of element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET7_REG</name>
          <description>pwm1 set7</description>
          <addressOffset>0x0124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_seq1_rpt</name>
              <description>Number of repeat for each element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_SET8_REG</name>
          <description>pwm1 set8</description>
          <addressOffset>0x0128</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_seq1_dly</name>
              <description>Number of delay after TSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_RDMA0_CTL0_REG</name>
          <description>pwm1 rdma0 ctl0</description>
          <addressOffset>0x0140</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_rdma0_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_RDMA0_CTL1_REG</name>
          <description>pwm1 rdma0 ctl1</description>
          <addressOffset>0x0144</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_rdma0_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_RDMA0_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0148</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM1_RDMA0_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x014C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM1_RDMA0_SET2_REG</name>
          <description>pwm1 rdma0 set2</description>
          <addressOffset>0x0150</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_rdma0_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_RDMA0_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0158</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM1_RDMA0_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x015C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM1_RDMA1_CTL0_REG</name>
          <description>pwm1 rdma1 ctl0</description>
          <addressOffset>0x0160</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_rdma1_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_RDMA1_CTL1_REG</name>
          <description>pwm1 rdma1 ctl1</description>
          <addressOffset>0x0164</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_rdma1_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_RDMA1_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0168</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM1_RDMA1_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x016C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM1_RDMA1_SET2_REG</name>
          <description>pwm1 rdma1 set2</description>
          <addressOffset>0x0170</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_rdma1_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_RDMA1_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0178</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM1_RDMA1_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x017C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM1_INT_CLEAR_REG</name>
          <description>pwm1 int clear</description>
          <addressOffset>0x01A0</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_int_clear</name>
              <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt done interrupt; 1: clear</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt done interrupt; 1: clear</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_INT_MASK_REG</name>
          <description>pwm1 int mask</description>
          <addressOffset>0x01A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000070</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_int_mask</name>
              <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt done interrupt;0: No mask 1: Mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt done interrupt;0: No mask 1: Mask</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM1_INT_STATUS_REG</name>
          <description>pwm1 int status</description>
          <addressOffset>0x01A8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg1_pwm_int_status</name>
              <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt
[5] Status of TSEQ done interrupt
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt
[5] Status of TSEQ done interrupt
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_CTL0_REG</name>
          <description>pwm2 ctl0</description>
          <addressOffset>0x0200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_ena</name>
              <description>Enable pwm
0: disable
1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_ck_ena</name>
              <description>Enable pwm gated clock
0: disable
1: enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_CTL1_REG</name>
          <description>pwm2 ctl1</description>
          <addressOffset>0x0204</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_rst</name>
              <description>Reset pwm
1: reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Reset pwm
1: reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET0_REG</name>
          <description>pwm2 set0</description>
          <addressOffset>0x0208</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00007040</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_seq_order</name>
              <description>PWM sequence play order
0: RSEQ 1st
1: TSEQ 1st</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>RSEQ 1st</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>TSEQ 1st</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_seq_two_sel</name>
              <description>Two Sequence selection
0: One sequence
1: Two sequence</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>One sequence</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>Two sequence</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_seq_mode</name>
              <description>PWM sequence play mode
0: non-continuous play
1: continuous play</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_ITEM0</name>
                  <description>non-continuous play</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_ITEM1</name>
                  <description>continuous play</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_pwm_dma_fmt</name>
              <description>PWM dma sample format
0: Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]
1: Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3_ITEM0</name>
                  <description>Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_3_ITEM1</name>
                  <description>Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_pwm_cnt_mode</name>
              <description>PWM counter mode
0: Up counter
1: Up and down counter</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_ITEM0</name>
                  <description>Up counter</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_ITEM1</name>
                  <description>Up and down counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_pwm_cnt_trig</name>
              <description>PWM counter trigger
0: trigger by cfg2_pwm_ena
1: trigger by cfg2_pwm_ena and FIFO is not empty</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_ITEM0</name>
                  <description>trigger by cfg2_pwm_ena</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_5_ITEM1</name>
                  <description>trigger by cfg2_pwm_ena and FIFO is not empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_dma_auto</name>
              <description>Auto Trigger start DMA when the amount of playback 2-sequence play does not reache cfgx_seqx_pcnt
0: No auto trigger
1: Auto trigger</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_ITEM0</name>
                  <description>No auto trigger</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_ITEM1</name>
                  <description>Auto trigger</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_ck_div</name>
              <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_11</name>
                  <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_pwm_ena_trig</name>
              <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg2_pwm_dbg_sel</name>
              <description>Debug monitor selection</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_19</name>
                  <description>Debug monitor selection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET1_REG</name>
          <description>pwm2 set1</description>
          <addressOffset>0x020C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_cnt_end</name>
              <description>PWM counter end value, ignored when cfg2_pwm_dma_fmt is at Format-1
value: 3…32767</description>
              <bitOffset>0</bitOffset>
              <bitWidth>15</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET2_REG</name>
          <description>pwm2 set2</description>
          <addressOffset>0x0210</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_seqx_pcnt</name>
              <description>Amount of sequence play
0: Play one/two sequence with 1-times
N: Play one/two sequence with N-times
65535: Play one/two sequence infinitely</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET3_REG</name>
          <description>pwm2 set3</description>
          <addressOffset>0x0214</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_seq0_num</name>
              <description>Number of element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET4_REG</name>
          <description>pwm2 set4</description>
          <addressOffset>0x0218</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_seq0_rpt</name>
              <description>Number of repeat for each element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET5_REG</name>
          <description>pwm2 set5</description>
          <addressOffset>0x021C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_seq0_dly</name>
              <description>Number of delay after RSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET6_REG</name>
          <description>pwm2 set6</description>
          <addressOffset>0x0220</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_seq1_num</name>
              <description>Number of element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET7_REG</name>
          <description>pwm2 set7</description>
          <addressOffset>0x0224</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_seq1_rpt</name>
              <description>Number of repeat for each element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_SET8_REG</name>
          <description>pwm2 set8</description>
          <addressOffset>0x0228</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_seq1_dly</name>
              <description>Number of delay after TSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_RDMA0_CTL0_REG</name>
          <description>pwm2 rdma0 ctl0</description>
          <addressOffset>0x0240</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_rdma0_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_RDMA0_CTL1_REG</name>
          <description>pwm2 rdma0 ctl1</description>
          <addressOffset>0x0244</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_rdma0_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_RDMA0_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0248</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM2_RDMA0_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x024C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM2_RDMA0_SET2_REG</name>
          <description>pwm2 rdma0 set2</description>
          <addressOffset>0x0250</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_rdma0_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_RDMA0_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0258</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM2_RDMA0_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x025C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM2_RDMA1_CTL0_REG</name>
          <description>pwm2 rdma1 ctl0</description>
          <addressOffset>0x0260</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_rdma1_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_RDMA1_CTL1_REG</name>
          <description>pwm2 rdma1 ctl1</description>
          <addressOffset>0x0264</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_rdma1_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_RDMA1_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0268</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM2_RDMA1_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x026C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM2_RDMA1_SET2_REG</name>
          <description>pwm2 rdma1 set2</description>
          <addressOffset>0x0270</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_rdma1_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_RDMA1_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0278</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM2_RDMA1_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x027C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM2_INT_CLEAR_REG</name>
          <description>pwm2 int clear</description>
          <addressOffset>0x02A0</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_int_clear</name>
              <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt done interrupt; 1: clear</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt done interrupt; 1: clear</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_INT_MASK_REG</name>
          <description>pwm2 int mask</description>
          <addressOffset>0x02A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000070</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_int_mask</name>
              <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt done interrupt;0: No mask 1: Mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt done interrupt;0: No mask 1: Mask</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM2_INT_STATUS_REG</name>
          <description>pwm2 int status</description>
          <addressOffset>0x02A8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg2_pwm_int_status</name>
              <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt;
[5] Status of TSEQ done interrupt;
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt;</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt;
[5] Status of TSEQ done interrupt;
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt;</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_CTL0_REG</name>
          <description>pwm3 ctl0</description>
          <addressOffset>0x0300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_ena</name>
              <description>Enable pwm
0: disable
1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_ck_ena</name>
              <description>Enable pwm gated clock
0: disable
1: enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_CTL1_REG</name>
          <description>pwm3 ctl1</description>
          <addressOffset>0x0304</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_rst</name>
              <description>Reset pwm
1: reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Reset pwm
1: reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET0_REG</name>
          <description>pwm3 set0</description>
          <addressOffset>0x0308</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00007042</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_seq_order</name>
              <description>PWM sequence play order
0: RSEQ 1st
1: TSEQ 1st</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>RSEQ 1st</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>TSEQ 1st</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_seq_two_sel</name>
              <description>Two Sequence selection
0: One sequence
1: Two sequence</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>One sequence</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>Two sequence</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_seq_mode</name>
              <description>PWM sequence play mode
0: non-continuous play
1: continuous play</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_ITEM0</name>
                  <description>non-continuous play</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_ITEM1</name>
                  <description>continuous play</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_pwm_dma_fmt</name>
              <description>PWM dma sample format
0: Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]
1: Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3_ITEM0</name>
                  <description>Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_3_ITEM1</name>
                  <description>Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_pwm_cnt_mode</name>
              <description>PWM counter mode
0: Up counter
1: Up and down counter</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_ITEM0</name>
                  <description>Up counter</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_ITEM1</name>
                  <description>Up and down counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_pwm_cnt_trig</name>
              <description>PWM counter trigger
0: trigger by cfg_pwm_ena
1: trigger by cfg_pwm_ena and FIFO is not empty</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_ITEM0</name>
                  <description>trigger by cfg_pwm_ena</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_5_ITEM1</name>
                  <description>trigger by cfg_pwm_ena and FIFO is not empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_dma_auto</name>
              <description>Auto Trigger start DMA when the amount of playback 2-sequence play does not reache cfgx_seqx_pcnt
0: No auto trigger
1: Auto trigger</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_ITEM0</name>
                  <description>No auto trigger</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_ITEM1</name>
                  <description>Auto trigger</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_ck_div</name>
              <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_11</name>
                  <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_pwm_ena_trig</name>
              <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg3_pwm_dbg_sel</name>
              <description>Debug monitor selection</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_19</name>
                  <description>Debug monitor selection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET1_REG</name>
          <description>pwm3 set1</description>
          <addressOffset>0x030C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_cnt_end</name>
              <description>PWM counter end value, ignored when cfg3_pwm_dma_fmt is at Format-1
value: 3…32767</description>
              <bitOffset>0</bitOffset>
              <bitWidth>15</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET2_REG</name>
          <description>pwm3 set2</description>
          <addressOffset>0x0310</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_seqx_pcnt</name>
              <description>Amount of sequence play
0: Play one/two sequence with 1-times
N: Play one/two sequence with N-times
65535: Play one/two sequence infinitely</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET3_REG</name>
          <description>pwm3 set3</description>
          <addressOffset>0x0314</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_seq0_num</name>
              <description>Number of element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET4_REG</name>
          <description>pwm3 set4</description>
          <addressOffset>0x0318</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_seq0_rpt</name>
              <description>Number of repeat for each element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET5_REG</name>
          <description>pwm3 set5</description>
          <addressOffset>0x031C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_seq0_dly</name>
              <description>Number of delay after RSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET6_REG</name>
          <description>pwm3 set6</description>
          <addressOffset>0x0320</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_seq1_num</name>
              <description>Number of element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET7_REG</name>
          <description>pwm3 set7</description>
          <addressOffset>0x0324</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_seq1_rpt</name>
              <description>Number of repeat for each element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_SET8_REG</name>
          <description>pwm3 set8</description>
          <addressOffset>0x0328</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_seq1_dly</name>
              <description>Number of delay after TSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_RDMA0_CTL0_REG</name>
          <description>pwm3 rdma0 ctl0</description>
          <addressOffset>0x0340</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_rdma0_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_RDMA0_CTL1_REG</name>
          <description>pwm3 rdma0 ctl1</description>
          <addressOffset>0x0344</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_rdma0_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_RDMA0_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0348</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM3_RDMA0_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x034C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM3_RDMA0_SET2_REG</name>
          <description>pwm3 rdma0 set2</description>
          <addressOffset>0x0350</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_rdma0_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_RDMA0_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0358</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM3_RDMA0_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x035C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM3_RDMA1_CTL0_REG</name>
          <description>pwm3 rdma1 ctl0</description>
          <addressOffset>0x0360</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_rdma1_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_RDMA1_CTL1_REG</name>
          <description>pwm3 rdma1 ctl1</description>
          <addressOffset>0x0364</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_rdma1_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_RDMA1_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0368</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM3_RDMA1_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x036C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM3_RDMA1_SET2_REG</name>
          <description>pwm3 rdma1 set2</description>
          <addressOffset>0x0370</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_rdma1_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_RDMA1_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0378</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM3_RDMA1_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x037C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM3_INT_CLEAR_REG</name>
          <description>pwm3 int clear</description>
          <addressOffset>0x03A0</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_int_clear</name>
              <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt done interrupt; 1: clear</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt done interrupt; 1: clear</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_INT_MASK_REG</name>
          <description>pwm3 int mask</description>
          <addressOffset>0x03A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000070</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_int_mask</name>
              <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt done interrupt;0: No mask 1: Mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt done interrupt;0: No mask 1: Mask</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM3_INT_STATUS_REG</name>
          <description>pwm3 int status</description>
          <addressOffset>0x03A8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg3_pwm_int_status</name>
              <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt;
[5] Status of TSEQ done interrupt;
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt;</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt;
[5] Status of TSEQ done interrupt;
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt;</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_CTL0_REG</name>
          <description>pwm4 ctl0</description>
          <addressOffset>0x0400</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_ena</name>
              <description>Enable pwm
0: disable
1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_ck_ena</name>
              <description>Enable pwm gated clock
0: disable
1: enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_CTL1_REG</name>
          <description>pwm4 ctl1</description>
          <addressOffset>0x0404</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_rst</name>
              <description>Reset pwm
1: reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Reset pwm
1: reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET0_REG</name>
          <description>pwm4 set0</description>
          <addressOffset>0x0408</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00007042</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_seq_order</name>
              <description>PWM sequence play order
0: RSEQ 1st
1: TSEQ 1st</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>RSEQ 1st</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>TSEQ 1st</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_seq_two_sel</name>
              <description>Two Sequence selection
0: One sequence
1: Two sequence</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>One sequence</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>Two sequence</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_seq_mode</name>
              <description>PWM sequence play mode
0: non-continuous play
1: continuous play</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_ITEM0</name>
                  <description>non-continuous play</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_ITEM1</name>
                  <description>continuous play</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_pwm_dma_fmt</name>
              <description>PWM dma sample format
0: Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]
1: Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3_ITEM0</name>
                  <description>Format-0, 32-bit is [PHA(N), THD(N), PHA(N-1), THD(N-1)]</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_3_ITEM1</name>
                  <description>Format-1, 32-bit is [1'b0, CNT_END(N), PHA(N), THD(N)]</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_pwm_cnt_mode</name>
              <description>PWM counter mode
0: Up counter
1: Up and down counter</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_ITEM0</name>
                  <description>Up counter</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_4_ITEM1</name>
                  <description>Up and down counter</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_pwm_cnt_trig</name>
              <description>PWM counter trigger
0: trigger by cfg_pwm_ena
1: trigger by cfg_pwm_ena and FIFO is not empty</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_ITEM0</name>
                  <description>trigger by cfg_pwm_ena</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_5_ITEM1</name>
                  <description>trigger by cfg_pwm_ena and FIFO is not empty</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_dma_auto</name>
              <description>Auto Trigger start DMA when the amount of playback 2-sequence play does not reache cfgx_seqx_pcnt
0: No auto trigger
1: Auto trigger</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6_ITEM0</name>
                  <description>No auto trigger</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_6_ITEM1</name>
                  <description>Auto trigger</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_ck_div</name>
              <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_11</name>
                  <description>PWM gated clock divider value
0: clock divided by 1
1: clock divided by 2
2: clock divided by 4
3: clock divided by 8
4: clock divided by 16
5: clock divided by 32
6: clock divided by 64
7: clock divided by 128
8: clock divided by 256
otherwise: clock divided by 256</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_pwm_ena_trig</name>
              <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>PWM counter enable trigger by other PWM
0: trigger whenever PWM0 sequence finish
1: trigger whenever PWM1 sequence finish
2: trigger whenever PWM2 sequence finish
3: trigger whenever PWM3 sequence finish
4: trigger whenever PWM4 sequence finish
others: self-trigger
Note: if cfgX_seqx_cnt is 65535, trigger whenever PWMX 1st sequence finish
where X is 0~4.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg4_pwm_dbg_sel</name>
              <description>Debug monitor selection</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_19</name>
                  <description>Debug monitor selection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET1_REG</name>
          <description>pwm4 set1</description>
          <addressOffset>0x040C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_cnt_end</name>
              <description>PWM counter end value, ignored when cfg4_pwm_dma_fmt is at Format-1
value: 3…32767</description>
              <bitOffset>0</bitOffset>
              <bitWidth>15</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET2_REG</name>
          <description>pwm4 set2</description>
          <addressOffset>0x0410</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_seqx_pcnt</name>
              <description>Amount of sequence play
0: Play one/two sequence with 1-times
N: Play one/two sequence with N-times
65535: Play one/two sequence infinitely</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET3_REG</name>
          <description>pwm4 set3</description>
          <addressOffset>0x0414</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_seq0_num</name>
              <description>Number of element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET4_REG</name>
          <description>pwm4 set4</description>
          <addressOffset>0x0418</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_seq0_rpt</name>
              <description>Number of repeat for each element in RSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET5_REG</name>
          <description>pwm4 set5</description>
          <addressOffset>0x041C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_seq0_dly</name>
              <description>Number of delay after RSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET6_REG</name>
          <description>pwm4 set6</description>
          <addressOffset>0x0420</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_seq1_num</name>
              <description>Number of element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET7_REG</name>
          <description>pwm4 set7</description>
          <addressOffset>0x0424</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_seq1_rpt</name>
              <description>Number of repeat for each element in TSEQ</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_SET8_REG</name>
          <description>pwm4 set8</description>
          <addressOffset>0x0428</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_seq1_dly</name>
              <description>Number of delay after TSEQ is play finish</description>
              <bitOffset>0</bitOffset>
              <bitWidth>24</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_RDMA0_CTL0_REG</name>
          <description>pwm4 rdma0 ctl0</description>
          <addressOffset>0x0440</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_rdma0_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_RDMA0_CTL1_REG</name>
          <description>pwm4 rdma0 ctl1</description>
          <addressOffset>0x0444</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_rdma0_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_RDMA0_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0448</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM4_RDMA0_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x044C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM4_RDMA0_SET2_REG</name>
          <description>pwm4 rdma0 set2</description>
          <addressOffset>0x0450</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_rdma0_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_RDMA0_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0458</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM4_RDMA0_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x045C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM4_RDMA1_CTL0_REG</name>
          <description>pwm4 rdma1 ctl0</description>
          <addressOffset>0x0460</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_rdma1_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_RDMA1_CTL1_REG</name>
          <description>pwm4 rdma1 ctl1</description>
          <addressOffset>0x0464</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_rdma1_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_RDMA1_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0468</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM4_RDMA1_SET1_REG</name>
          <description>start address point, 4-byte aligned
The 2-LSB bit will be ignored</description>
          <addressOffset>0x046C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM4_RDMA1_SET2_REG</name>
          <description>pwm4 rdma1 set2</description>
          <addressOffset>0x0470</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_rdma1_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_RDMA1_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0478</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM4_RDMA1_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x047C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>PWM4_INT_CLEAR_REG</name>
          <description>pwm4 int clear</description>
          <addressOffset>0x04A0</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_int_clear</name>
              <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt interrupt; 1: clear</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Clear RDMA0 interrpt;            1: clear
[1] Clear RDMA0 error interrupt;  1: clear
[2] Clear RDMA1 interrpt;            1: clear
[3] Clear RDMA1 error interrupt;  1: clear
[4] Clear RSEQ done interrupt;     1: clear
[5] Clear TSEQ done interrupt;     1: clear
[6] Clear one/two sequence*cfgx_seqx_pcnt interrupt; 1: clear</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_INT_MASK_REG</name>
          <description>pwm4 int mask</description>
          <addressOffset>0x04A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000070</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_int_mask</name>
              <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt interrupt;0: No mask 1: Mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Mask RDMA0 interrpt;           0: No mask 1: Mask
[1] Mask RDMA0 error interrupt; 0: No mask 1: Mask
[2] Mask RDMA1 interrpt;           0: No mask 1: Mask
[3] Mask RDMA1 error interrupt; 0: No mask 1: Mask
[4] Mask RSEQ done interrupt;    0: No mask 1: Mask
[5] Mask TSEQ done interrupt;    0: No mask 1: Mask
[6] Mask one/two sequence*cfgx_seqx_pcnt interrupt;0: No mask 1: Mask</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PWM4_INT_STATUS_REG</name>
          <description>pwm4 int status</description>
          <addressOffset>0x04A8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg4_pwm_int_status</name>
              <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt;
[5] Status of TSEQ done interrupt;
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt;</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>[0] Status of RDMA0 interrupt
[1] Status of RDMA0 error interrupt
[2] Status of RDMA1 interrupt
[3] Status of RDMA1 error interrupt
[4] Status of RSEQ done interrupt;
[5] Status of TSEQ done interrupt;
[6] Status of one/two sequence*cfgx_seqx_pcnt done interrupt;</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>SADC</name>
      <description>SADC Register block</description>
      <baseAddress>0xA0D00000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CTL0_REG</name>
          <description>ctl0</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_ena</name>
              <description>Enable SADC
0: disable
1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_vga_ena</name>
              <description>Enable SADC VGA, only work when cfg_sadc_tst[2] = 1
0: disable
1: enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_ldo_ena</name>
              <description>Enable SADC LDO, only work when cfg_sadc_tst[2] = 1
0: disable
1: enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_ITEM0</name>
                  <description>disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_ITEM1</name>
                  <description>enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CTL1_REG</name>
          <description>ctl1</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_rst</name>
              <description>Reset SADC
1: reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Reset SADC
1: reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_afifo_rst</name>
              <description>Reset SADC AFIFO (Default is no reset)
1: Reset</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>Reset SADC AFIFO (Default is no reset)
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CTL2_REG</name>
          <description>ctl2</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_start</name>
              <description>Software start SADC
1: start</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software start SADC
1: start</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET0_REG</name>
          <description>set0</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_smp_mode</name>
              <description>Sample rate mode
0: Sample rate depends on software start SADC, cfg_sadc_start
1: Sample rate depends on timer rate</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_ITEM0</name>
                  <description>Sample rate depends on software start SADC, cfg_sadc_start</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_0_ITEM1</name>
                  <description>Sample rate depends on timer rate</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tmr_cksel</name>
              <description>Timer clock source selection
0: System clock
1: Slow clock</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_ITEM0</name>
                  <description>System clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_1_ITEM1</name>
                  <description>Slow clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_afifo_ckpsel</name>
              <description>AFIFO Clock phase selection
0: Write AFIFO at rising edge of clock
1: Write AFIFO at falling edge of clock</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_ITEM0</name>
                  <description>Write AFIFO at rising edge of clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_2_ITEM1</name>
                  <description>Write AFIFO at falling edge of clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_dbg_sel</name>
              <description>Debug monitor selection</description>
              <bitOffset>3</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3_to_6</name>
                  <description>Debug monitor selection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tmr_ckdiv</name>
              <description>Timer rate configuration
Timer rate = timer clock / (cfg_sadc_ckdiv+1)
where cfg_sadc_ckdiv = 2…65535</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SET1_REG</name>
          <description>set1</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000002</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_bit</name>
              <description>SAC output Resolution
0: 8-bit
1: 10-bit
2: 12-bit
3: 14-bit (oversample)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SAC output Resolution
0: 8-bit
1: 10-bit
2: 12-bit
3: 14-bit (oversample)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_chx_sel</name>
              <description>At test mode, select from CH0 to CH9</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>At test mode, select from CH0 to CH9</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_osr</name>
              <description>Oversample rate selection
0: No oversample
1: Oversample by 2
2: Oversample by 4
3: Oversample by 8
4: Oversample by 16
5: Oversample by 32
6: Oversample by 64
7: Oversample by 128
8: Oversample by 256
Others: reserved</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_11</name>
                  <description>Oversample rate selection
0: No oversample
1: Oversample by 2
2: Oversample by 4
3: Oversample by 8
4: Oversample by 16
5: Oversample by 32
6: Oversample by 64
7: Oversample by 128
8: Oversample by 256
Others: reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tst</name>
              <description>[0] SADC value bypass
0: sadc_i = sadc_i + cfg_sadc_val_tst, used for calibration
1: sadc_i = cfg_sadc_val_tst, used for bypass
[1] SADC MSB bit inversion
0: disable
1: bit reverse
[2] SADC test control 1
0: normal mode, control by digital
1: manual mode, control by cfg_sadc_chx_sel
[3] SADC test control 2
0: normal mode, control by digital
1: manual mode, control by cfg_sadc_ena , cfg_sadc_vga_ena , cfg_sadc_ldo_ena</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_15</name>
                  <description>[0] SADC value bypass
0: sadc_i = sadc_i + cfg_sadc_val_tst, used for calibration
1: sadc_i = cfg_sadc_val_tst, used for bypass
[1] SADC MSB bit inversion
0: disable
1: bit reverse
[2] SADC test control 1
0: normal mode, control by digital
1: manual mode, control by cfg_sadc_chx_sel
[3] SADC test control 2
0: normal mode, control by digital
1: manual mode, control by cfg_sadc_ena , cfg_sadc_vga_ena , cfg_sadc_ldo_ena</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_val_tst</name>
              <description>Set SADC adjust value, used for calibration
Data format is s1.11.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH0_REG</name>
          <description>pnsel ch0</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch0</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch0</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch0</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch0</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch0</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch0</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH0_REG</name>
          <description>set ch0</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch0</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH0_REG</name>
          <description>thd ch0</description>
          <addressOffset>0x0028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch0</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch0</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH1_REG</name>
          <description>pnsel ch1</description>
          <addressOffset>0x0030</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch1</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch1</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch1</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch1</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch1</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch1</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH1_REG</name>
          <description>set ch1</description>
          <addressOffset>0x0034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch1</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH1_REG</name>
          <description>thd ch1</description>
          <addressOffset>0x0038</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch1</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch1</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH2_REG</name>
          <description>pnsel ch2</description>
          <addressOffset>0x0040</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch2</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch2</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch2</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch2</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch2</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch2</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH2_REG</name>
          <description>set ch2</description>
          <addressOffset>0x0044</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch2</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH2_REG</name>
          <description>thd ch2</description>
          <addressOffset>0x0048</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch2</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch2</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH3_REG</name>
          <description>pnsel ch3</description>
          <addressOffset>0x0050</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch3</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch3</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch3</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch3</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch3</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch3</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH3_REG</name>
          <description>set ch3</description>
          <addressOffset>0x0054</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch3</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH3_REG</name>
          <description>thd ch3</description>
          <addressOffset>0x0058</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch3</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch3</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH4_REG</name>
          <description>pnsel ch4</description>
          <addressOffset>0x0060</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch4</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch4</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch4</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch4</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch4</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch4</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH4_REG</name>
          <description>set ch4</description>
          <addressOffset>0x0064</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch4</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH4_REG</name>
          <description>thd ch4</description>
          <addressOffset>0x0068</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch4</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch4</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH5_REG</name>
          <description>pnsel ch5</description>
          <addressOffset>0x0070</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch5</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch5</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch5</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch5</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch5</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch5</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH5_REG</name>
          <description>set ch5</description>
          <addressOffset>0x0074</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch5</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH5_REG</name>
          <description>thd ch5</description>
          <addressOffset>0x0078</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch5</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch5</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH6_REG</name>
          <description>pnsel ch6</description>
          <addressOffset>0x0080</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch6</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch6</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch6</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch6</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch6</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch6</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH6_REG</name>
          <description>set ch6</description>
          <addressOffset>0x0084</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch6</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH6_REG</name>
          <description>thd ch6</description>
          <addressOffset>0x0088</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch6</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch6</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH7_REG</name>
          <description>pnsel ch7</description>
          <addressOffset>0x0090</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch7</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch7</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch7</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch7</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch7</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch7</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH7_REG</name>
          <description>set ch7</description>
          <addressOffset>0x0094</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch7</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH7_REG</name>
          <description>thd ch7</description>
          <addressOffset>0x0098</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch7</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch7</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH8_REG</name>
          <description>pnsel ch8</description>
          <addressOffset>0x00A0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch8</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch8</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch8</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch8</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch8</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch8</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH8_REG</name>
          <description>set ch8</description>
          <addressOffset>0x00A4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch8</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH8_REG</name>
          <description>thd ch8</description>
          <addressOffset>0x00A8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch8</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch8</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>PNSEL_CH9_REG</name>
          <description>pnsel ch9</description>
          <addressOffset>0x00B0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x240000FF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_psel_ch9</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_nsel_ch9</name>
              <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_7</name>
                  <description>SADC P channel selection
0: AIN0
1: AIN1
2: AIN2
3: AIN3
4: AIN4
5: AIN5
6: AIN6
7: AIN7
8: AIN8, temperature sensor
9: AIN9, bypass VGA
10: AIN10, VBAT
Others: NC, no connection</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_gain_ch9</name>
              <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_13</name>
                  <description>[3:0] VGA gain selection, +3dB/step
[5:4] VGA gain selection, +6dB/step</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_pull_ch9</name>
              <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_23</name>
                  <description>Bit-field [19:16] is mapping to bit-field cfg_sadc_pull_ch[7:0];

[0] P channel pull high; 1:enable, 0: disable
[1] P channel pull low ; 1:enable, 0: disable
[2] N channel pull high; 1:enable, 0: disable
[3] N channel pull low ; 1:enable, 0: disable
if [1:0] = 2b11, channel P is at VCM voltage and used for single-ended
if [3:2] = 2b11, channel N is at VCM voltage and used for single-ended

[4] P channel short to vdd3v; 1:enable, 0: disable
[5] P channel short to ground ; 1:enable, 0: disable
[6] N channel short to vdd3v; 1:enable, 0: disable
[7] N channel short to ground ; 1:enable, 0: disable
if [5:4] = 2b11, vdd3v shorts to ground at channel P and consumes large current (Don’t use)
if [7:6] = 2b11, vdd3v shorts to ground at channel N and consumes large current (Don’t use)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_tacq_ch9</name>
              <description>SADC result acquisition time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_24_to_26_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cfg_sadc_edly_ch9</name>
              <description>SADC end delay time for system clock 32M
0: 0.3us
1: 1us
2: 2us
3: 3us
4: 4us
5: 8us
6: 12us
7: 16us</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM0</name>
                  <description>0.3us</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM1</name>
                  <description>1us</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM2</name>
                  <description>2us</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM3</name>
                  <description>3us</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM4</name>
                  <description>4us</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM5</name>
                  <description>8us</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM6</name>
                  <description>12us</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_28_to_30_ITEM7</name>
                  <description>16us</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SET_CH9_REG</name>
          <description>set ch9</description>
          <addressOffset>0x00B4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x80000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_burst_ch9</name>
              <description>SADC Burst mode selection
0: Disable burst mode
1: Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31_ITEM0</name>
                  <description>Disable burst mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_31_ITEM1</name>
                  <description>Select burst mode, SADC take 2^Oversample number of sample and average to send the Memory</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>THD_CH9_REG</name>
          <description>thd ch9</description>
          <addressOffset>0x00B8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x3FFF0000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_lthd_ch9</name>
              <description>SADC low threshold, u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>cfg_sadc_hthd_ch9</name>
              <description>SADC high threshold, u0.14.0</description>
              <bitOffset>16</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>ANA_SET1_REG</name>
          <description>ana set1</description>
          <addressOffset>0x00C0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_aux_adc_outputstb</name>
              <description>SADC analog settings</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>SADC analog settings</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDMA_CTL0_REG</name>
          <description>wdma ctl0</description>
          <addressOffset>0x0100</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_wdma_ctl0</name>
              <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_3</name>
                  <description>[0] Start xdma for memory access
1: enable
[3:1] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDMA_CTL1_REG</name>
          <description>wdma ctl1</description>
          <addressOffset>0x0104</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_wdma_ctl1</name>
              <description>Software reset xdma
1: Reset</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Software reset xdma
1: Reset</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDMA_SET0_REG</name>
          <description>[15:0] Segment size, 4-byte aligned
0: Illegal value
Others: 1…65535 (Block size &lt; Segment size)
[31:16] Block size, 4-byte aligned
0: Single-shot mode
Others: 1…65535 (Block size &lt; Segment size)</description>
          <addressOffset>0x0108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>WDMA_SET1_REG</name>
          <description>start address point, 2-byte aligned
The 1-LSB bit will be ignored</description>
          <addressOffset>0x010C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>WDMA_SET2_REG</name>
          <description>wdma set2</description>
          <addressOffset>0x0110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_wdma_set2</name>
              <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>[0] Set initial address
0: when xdma start, initial address is loaded from ptr
1: when xdma reset, initial address is loaded from ptr
[3:1] Reserved
[5:4] DMA data format
0: word, 4-bytes aligned
1: halfword, 2-bytes aligned
2/3: 1-byte aligned
[7:6] Reserved</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>WDMA_R0_REG</name>
          <description>Status of xdma next pointer address</description>
          <addressOffset>0x0114</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>WDMA_R1_REG</name>
          <description>[0] xdma interrupt status
[1] xdma error interrupt status
[2] OR(xdma interrupt status, xdma error interrupt status)
[9:8] xdma counter status, used for ping-pong buffer to check buffer status
[16] xdma enable
[17] xdma_done
[19:18] xdma_status</description>
          <addressOffset>0x0118</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>INT_CLEAR_REG</name>
          <description>int clear</description>
          <addressOffset>0x0120</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_int_clear</name>
              <description>[0] Clear SADC_WDMA interrupt
1: clear
[1] Clear SADC_WDMA error interrupt
1: clear
[2] Clear SADC Done interrupt
1: clear
[3] Clear SADC Valid interrupt
1: clear
[4] Clear SADC Mode Done interrupt
1: clear
[7:5] NoUse
[17:8]   Clear SADC monitor Low interrupt for CH9:0
1: clear
[27:18] Clear SADC monitor High interrupt for CH9:0
1: clear</description>
              <bitOffset>0</bitOffset>
              <bitWidth>28</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INT_MASK_REG</name>
          <description>int mask</description>
          <addressOffset>0x0124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0FFFFFE6</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_int_mask</name>
              <description>[0] Mask SADC_WDMA interrupt
0: No mask
1: Mask
[1] Mask SADC_WDMA error interrupt
0: No mask
1: Mask
[2] Mask SADC Done interrupt
0: No mask
1: Mask
[3] Mask SADC Valid interrupt
0: No mask
1: Mask
[4] Mask SADC Mode Done interrupt
0: No mask
1: Mask
[7:5] NoUse
[17:8]   Mask SADC monitor Low interrupt for CH9:0
0: No mask
1: Mask
[27:18] Mask SADC monitor High interrupt for CH9:0
0: No mask
1: Mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>28</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>INT_STATUS_REG</name>
          <description>int status</description>
          <addressOffset>0x0128</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>cfg_sadc_int_status</name>
              <description>[0] Status of SADC_WDMA interrupt
[1] Status of SADC_WDMA error interrupt
[2] Status of SADC Done interrupt
[3] Status of SADC Valid interrupt
[4] Status os SADC Mode Done interrupt
[7:5] NoUse
[17:8]   Status of SADC monitor Low interrupt for CH9:0
[27:18] Status of SADC monitor High interrupt for CH9:0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>28</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>R0_REG</name>
          <description>r0</description>
          <addressOffset>0x012C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>sadc_o</name>
              <description>SADC output value after digital control and oversampling, data format is u0.14.0;</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>sadc_o_chx</name>
              <description>SADC channel index</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_19</name>
                  <description>SADC channel index</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>R1_REG</name>
          <description>r1</description>
          <addressOffset>0x0130</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>sadc_i_12b</name>
              <description>SADC output value after digital control and No oversampling, data format is u0.14.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>sadc_num_res</name>
              <description>Number of SADC result write into WDMA since last sadc_start trigger</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>R2_REG</name>
          <description>r2</description>
          <addressOffset>0x0134</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>sadc_i_syn</name>
              <description>SADC result via AFIFO, data format is u0.12.0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>sadc_busy</name>
              <description>SADC mode control busy
0: idle
1: busy</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_ITEM0</name>
                  <description>idle</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>B_16_ITEM1</name>
                  <description>busy</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sadc_ana_ena</name>
              <description>SADC analog enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_17</name>
                  <description>SADC analog enable</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CRYPTO</name>
      <description>CRYPTO Register block</description>
      <baseAddress>0xA0E00000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x100000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>VLW_DEF_REG</name>
          <description>vlw def</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>vlw_op_num</name>
              <description>number - 1 of long word(32bit for ECC)
Exp: p256 --&gt; (256/32) = 8, p521 --&gt; (521/32) = 16.28125 --&gt;16</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>number - 1 of long word(32bit for ECC)
Exp: p256 --&gt; (256/32) = 8, p521 --&gt; (521/32) = 16.28125 --&gt;16</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>vlw_sb_num</name>
              <description>Sign bit position at most significant word.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_12</name>
                  <description>Sign bit position at most significant word.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en_crypto</name>
              <description>1: enable crypto cell</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16</name>
                  <description>1: enable crypto cell</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>crypto_done</name>
              <description>crypto done</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24</name>
                  <description>crypto done</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clr_crypto_int</name>
              <description>clr crypto int</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31</name>
                  <description>clr crypto int</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER2</name>
      <description>TIMER2 Register block</description>
      <baseAddress>0xA0F00000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x40000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>T2_LOAD_REG</name>
          <description>The initial value of the timer.
Also, the reload value when the timer is in periodic mode.</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T2_VALUE_REG</name>
          <description>The current value of the timer synchronized to the PCLK domain. Note that in cases where PCLK is slow, this value may significantly differ from the actual internal count.</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T2_CONTROL_REG</name>
          <description>t2 control</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRESCALE</name>
              <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_4</name>
                  <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_ENABLE</name>
              <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>0: Free running mode
1: Periodic mode.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>0: Free running mode
1: Periodic mode.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE</name>
              <description>0: Timer Disabled
1: Timer Enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0: Timer Disabled
1: Timer Enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_STATUS</name>
              <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>T2_CLEAR_REG</name>
          <description>Clear Interrupt – write any value to clear the timer interrupt.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER3</name>
      <description>TIMER3 Register block</description>
      <baseAddress>0xA0F40000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x40000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>T3_LOAD_REG</name>
          <description>The initial value of the timer.
Also, the reload value when the timer is in periodic mode.</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T3_VALUE_REG</name>
          <description>The current value of the timer synchronized to the PCLK domain. Note that in cases where PCLK is slow, this value may significantly differ from the actual internal count.</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T3_CONTROL_REG</name>
          <description>t3 control</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRESCALE</name>
              <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_4</name>
                  <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_ENABLE</name>
              <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>0: Free running mode
1: Periodic mode.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>0: Free running mode
1: Periodic mode.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE</name>
              <description>0: Timer Disabled
1: Timer Enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0: Timer Disabled
1: Timer Enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_STATUS</name>
              <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>T3_CLEAR_REG</name>
          <description>Clear Interrupt – write any value to clear the timer interrupt.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T3_REPEAT_DELAY_REG</name>
          <description>t3 repeat delay</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_REPEAT_DELAY</name>
              <description>Interrupt is active after times. It is only valid when sleep mode is enabled.
16'd0=interrupt is active at the 1st event occurs
16'd1=interrupt is active at the 2nd event occurs …</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER4</name>
      <description>TIMER4 Register block</description>
      <baseAddress>0xA0F80000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x80000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>T4_LOAD_REG</name>
          <description>The initial value of the timer.
Also, the reload value when the timer is in periodic mode.</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T4_VALUE_REG</name>
          <description>The current value of the timer synchronized to the PCLK domain. Note that in cases where PCLK is slow, this value may significantly differ from the actual internal count.</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T4_CONTROL_REG</name>
          <description>t4 control</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PRESCALE</name>
              <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2_to_4</name>
                  <description>0: clock is divided by one
1: clock is divided by 16
2: clock is divided by 256
3: clock is divided by 2
4: clock is divided by 8
5: clock is divided by 32
6: clock is divided by 128
7: clock is divided by 1024</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VALUE</name>
              <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>0: Timer interrupt disable
1: Timer interrupt enable.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MODE</name>
              <description>0: Free running mode
1: Periodic mode.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>0: Free running mode
1: Periodic mode.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENABLE</name>
              <description>0: Timer Disabled
1: Timer Enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0: Timer Disabled
1: Timer Enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INT_STATUS</name>
              <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>Interrupt Status.
0: Timer interrupt is inactive
1: Timer interrupt active.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>T4_CLEAR_REG</name>
          <description>Clear Interrupt – write any value to clear the timer interrupt.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>T4_REPEAT_DELAY_REG</name>
          <description>t4 repeat delay</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>INT_REPEAT_DELAY</name>
              <description>Interrupt is active after times. It is only valid when sleep mode is enabled.
16'd0=interrupt is active at the 1st event occurs
16'd1=interrupt is active at the 2nd event occurs …</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>QSPI0</name>
      <description>QSPI0 Register block</description>
      <baseAddress>0xB0000000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x10000000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>QSPI_TX_REG</name>
          <description>Serial Transmit Data Register</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>QSPI_RX_REG</name>
          <description>Serial Receive Data Register</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>QSPI_CONTROL_REG</name>
          <description>qspi control</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000023</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>contXfer</name>
              <description>Continuous Transfer bit. This is relevant for Master operation only.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Continuous Transfer bit. This is relevant for Master operation only.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>byteSwap</name>
              <description>Byte swap in bitsize = 16/32 bit for TX/RX FIFO.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Byte swap in bitsize = 16/32 bit for TX/RX FIFO.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>msb1st</name>
              <description>MSB/LSB 1=MSB first, 0=LSB first</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>MSB/LSB 1=MSB first, 0=LSB first</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpha</name>
              <description>0:  first bit(s) of sdataOut occur as SS is asserted.
1:  sdataOut occurs on first SPI clock edge after SS.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  first bit(s) of sdataOut occur as SS is asserted.
1:  sdataOut occurs on first SPI clock edge after SS.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cpol</name>
              <description>0:  SPI clock rests low
1:  SPI clock rests high</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>0:  SPI clock rests low
1:  SPI clock rests high</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>master</name>
              <description>SPI port bus master mode of operation;
0: slave mode
1: master mode</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>SPI port bus master mode of operation;
0: slave mode
1: master mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sdata0or1</name>
              <description>In normal SPI mode, set 0 for master and set 1 for slave.
0: SDATA[0]=sdata_out[0], sdata_in[0]=SDATA[1].
1: SDATA[1]=sdata_out[0], sdata_in[0]=SDATA[0].</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>In normal SPI mode, set 0 for master and set 1 for slave.
0: SDATA[0]=sdata_out[0], sdata_in[0]=SDATA[1].
1: SDATA[1]=sdata_out[0], sdata_in[0]=SDATA[0].</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dma</name>
              <description>N/C in the design.</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_10</name>
                  <description>N/C in the design.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mWaitEn</name>
              <description>Inter-transfer delay for Master operation.
0: disable delay (full speed),
1: enable delay.</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_11</name>
                  <description>Inter-transfer delay for Master operation.
0: disable delay (full speed),
1: enable delay.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxWmarkSet</name>
              <description>Sets the Watermark Level for RX FIFO operation, QSPI_FIFO_DEPTH=32
0: QSPI_FIFO_DEPTH/8
1: QSPI_FIFO_DEPTH/4
2: QSPI_FIFO_DEPTH/2
3: QSPI_FIFO_DEPTH/2+QSPI_FIFO_DEPTH/4</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_13</name>
                  <description>Sets the Watermark Level for RX FIFO operation, QSPI_FIFO_DEPTH=32
0: QSPI_FIFO_DEPTH/8
1: QSPI_FIFO_DEPTH/4
2: QSPI_FIFO_DEPTH/2
3: QSPI_FIFO_DEPTH/2+QSPI_FIFO_DEPTH/4</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txWmarkSet</name>
              <description>Sets the Watermark Level for TX FIFO operation, QSPI_FIFO_DEPTH=32
0:  QSPI_FIFO_DEPTH/8
1:  QSPI_FIFO_DEPTH/4
2:  QSPI_FIFO_DEPTH/2
3:  QSPI_FIFO_DEPTH/2+QSPI_FIFO_DEPTH/4</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_14_to_15</name>
                  <description>Sets the Watermark Level for TX FIFO operation, QSPI_FIFO_DEPTH=32
0:  QSPI_FIFO_DEPTH/8
1:  QSPI_FIFO_DEPTH/4
2:  QSPI_FIFO_DEPTH/2
3:  QSPI_FIFO_DEPTH/2+QSPI_FIFO_DEPTH/4</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_AUX_REG</name>
          <description>qspi aux</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000070</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>qmode</name>
              <description>Spi Modes:
0:  Normal SPI
1:  Reserved
2:  Dual SPI
3:  Quad SPI</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_1</name>
                  <description>Spi Modes:
0:  Normal SPI
1:  Reserved
2:  Dual SPI
3:  Quad SPI</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>inhibitDout</name>
              <description>Set to 1 to inhibit the SPI serializers from reading the Transmit FIFO.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Set to 1 to inhibit the SPI serializers from reading the Transmit FIFO.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>inhibitDin</name>
              <description>Set to 1 to inhibit the SPI serializers from writing to the Read Data FIFO.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Set to 1 to inhibit the SPI serializers from writing to the Read Data FIFO.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bitsize</name>
              <description>Bitsize = (#bits in transfer+1)*4. For example:
0: 4 bit serial mode,
1: 8 bit serial mode,
2: 12 bit serial mode,
3: 16 bit serial mode,
4: 20 bit serial mode,
5: 24 bit serial mode,
6: 28 bit serial mode,
7: 32 bit serial mode</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4_to_6</name>
                  <description>Bitsize = (#bits in transfer+1)*4. For example:
0: 4 bit serial mode,
1: 8 bit serial mode,
2: 12 bit serial mode,
3: 16 bit serial mode,
4: 20 bit serial mode,
5: 24 bit serial mode,
6: 28 bit serial mode,
7: 32 bit serial mode</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>contXferExtend</name>
              <description>Continuous Transfer Extend Bit. This is relevant for Master operation
only. Further, this bit has no effect if the contXfer bit is 0. This register
bit is synchronized to the SCLK domain for use there. Note that this
setting also affects the timing of the master output enable signal,
sdataOutEnMN.
Set to 1 to have ssOut[x] remain active even when the TX FIFO is empty.
Set to 0 to have ssOut[x] become inactive when the TX FIFO is empty.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Continuous Transfer Extend Bit. This is relevant for Master operation
only. Further, this bit has no effect if the contXfer bit is 0. This register
bit is synchronized to the SCLK domain for use there. Note that this
setting also affects the timing of the master output enable signal,
sdataOutEnMN.
Set to 1 to have ssOut[x] remain active even when the TX FIFO is empty.
Set to 0 to have ssOut[x] become inactive when the TX FIFO is empty.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_STATUS_REG</name>
          <description>qspi status</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x0000002E</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>xferIP</name>
              <description>Transfer is in progress (ssOut/ssIn is active)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Transfer is in progress (ssOut/ssIn is active)</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>allCmdDone</name>
              <description>txEmpty &amp; !xferIP</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>txEmpty &amp; !xferIP</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txEmpty</name>
              <description>Transmit FIFO empty flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Transmit FIFO empty flag</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txWmark</name>
              <description>Transmit FIFO watermark flag</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Transmit FIFO watermark flag</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>txFull</name>
              <description>Transmit FIFO full flag</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_4</name>
                  <description>Transmit FIFO full flag</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxEmpty</name>
              <description>Receive FIFO empty flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5</name>
                  <description>Receive FIFO empty flag</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxWmark</name>
              <description>Receive FIFO watermark flag</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_6</name>
                  <description>Receive FIFO watermark flag</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rxFull</name>
              <description>Receive FIFO full flag</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>Receive FIFO full flag</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_SLAVE_SEL_REG</name>
          <description>qspi slave sel</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ssout[0]</name>
              <description>0: Do not select slave 0 for TX/RX.
1: Select Slave 0 for TX/RX.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0: Do not select slave 0 for TX/RX.
1: Select Slave 0 for TX/RX.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssout[1]</name>
              <description>0: Do not select slave 1 for TX/RX.
1: Select Slave 1 for TX/RX.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>0: Do not select slave 1 for TX/RX.
1: Select Slave 1 for TX/RX.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssout[2]</name>
              <description>0: Do not select slave 2 for TX/RX.
1: Select Slave 2 for TX/RX.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>0: Do not select slave 2 for TX/RX.
1: Select Slave 2 for TX/RX.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssout[3]</name>
              <description>0: Do not select slave 3 for TX/RX.
1: Select Slave 3 for TX/RX.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0: Do not select slave 3 for TX/RX.
1: Select Slave 3 for TX/RX.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_SLAVE_SEL_POL_REG</name>
          <description>qspi slave sel pol</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>sspol0</name>
              <description>0: ssOut[0] (Master) or ssIn (Slave) is an active low signal
1: ssOut[0] (Master) or ssIn (Slave) is an active high signal</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0: ssOut[0] (Master) or ssIn (Slave) is an active low signal
1: ssOut[0] (Master) or ssIn (Slave) is an active high signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sspol1</name>
              <description>0: ssOut[1] (Master) is an active low signal
1: ssOut[1] (Master) is an active high signal</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>0: ssOut[1] (Master) is an active low signal
1: ssOut[1] (Master) is an active high signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sspol2</name>
              <description>0: ssOut[2] (Master) is an active low signal
1: ssOut[2] (Master) is an active high signal</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>0: ssOut[2] (Master) is an active low signal
1: ssOut[2] (Master) is an active high signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sspol3</name>
              <description>0: ssOut[3] (Master) is an active low signal
1: ssOut[3] (Master) is an active high signal</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0: ssOut[3] (Master) is an active low signal
1: ssOut[3] (Master) is an active high signal</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_INTR_EN_REG</name>
          <description>qspi intr en</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>intrEnable</name>
              <description>Write 1 to enable individual interrupts (see Interrupt Mapping).
A read will return a status of the enabled interrupts.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_5</name>
                  <description>Write 1 to enable individual interrupts (see Interrupt Mapping).
A read will return a status of the enabled interrupts.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_INTR_STATUS_REG</name>
          <description>qspi intr status</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>intrStatus</name>
              <description>Interrupt Status
0:  no interrupt
1:  interrupt source is active, </description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_5</name>
                  <description>Interrupt Status
0:  no interrupt
1:  interrupt source is active, </description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_INTR_CLR_REG</name>
          <description>qspi intr clr</description>
          <addressOffset>0x0028</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>intrClear</name>
              <description>Clear Interrupt
Writing a 1 clears the interrupt bit.
Writing a 0 has no effect.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_5</name>
                  <description>Clear Interrupt
Writing a 1 clears the interrupt bit.
Writing a 0 has no effect.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_TX_FIFO_LVL_REG</name>
          <description>qspi tx fifo lvl</description>
          <addressOffset>0x002C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>tx_FIFO_level</name>
              <description>Read transmit FIFO current level (0-32).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>Read transmit FIFO current level (0-32).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_RX_FIFO_LVL_REG</name>
          <description>qspi rx fifo lvl</description>
          <addressOffset>0x0030</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>rx_FIFO_level</name>
              <description>Read receive FIFO current level (0-32).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_6</name>
                  <description>Read receive FIFO current level (0-32).</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_M_WAIT_REG</name>
          <description>qspi m wait</description>
          <addressOffset>0x0038</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>mWait</name>
              <description>If master (Control Register) is 1, this register sets the inter-transfer delay
for the master serializer. The delay is (mwait+1) SCLK cycles.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>If master (Control Register) is 1, this register sets the inter-transfer delay
for the master serializer. The delay is (mwait+1) SCLK cycles.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_EN_REG</name>
          <description>qspi en</description>
          <addressOffset>0x003C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>enable</name>
              <description>SPI enable
0:  Disable SPI TX and RX;
     reset RX and TX FIFOs on the transition from 1 to 0 of this bit.
1:  Enable SPI TX and RX.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>SPI enable
0:  Disable SPI TX and RX;
     reset RX and TX FIFOs on the transition from 1 to 0 of this bit.
1:  Enable SPI TX and RX.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>QSPI_CLK_DIV_REG</name>
          <description>qspi clk div</description>
          <addressOffset>0x0050</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MstClkDivSel</name>
              <description>Master clock divider select.
The master clock will be 16/(MstClkDivSel+1) MHz</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0_to_7</name>
                  <description>Master clock divider select.
The master clock will be 16/(MstClkDivSel+1) MHz</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MstClkDivEn</name>
              <description>Master clock divider enable
0: Master clock = 32 MHz
1: Master clock = clock selected by MstClkDivSel.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8</name>
                  <description>Master clock divider enable
0: Master clock = 32 MHz
1: Master clock = clock selected by MstClkDivSel.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_RX_START_REG</name>
          <description>DMA RX start address.</description>
          <addressOffset>0x0060</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA_RX_LEN_REG</name>
          <description>dma rx len</description>
          <addressOffset>0x0064</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_RX_Len</name>
              <description>DMA RX length.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_TX_START_REG</name>
          <description>DMA TX start address.</description>
          <addressOffset>0x0068</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA_TX_LEN_REG</name>
          <description>dma tx len</description>
          <addressOffset>0x006C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_TX_Len</name>
              <description>DMA TX length.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_RX_REMAINLEN_REG</name>
          <description>dma rx remainlen</description>
          <addressOffset>0x0070</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_RX_RemainLen</name>
              <description>xDMA transfer byte length remaining for RX</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_TX_REMAINLEN_REG</name>
          <description>dma tx remainlen</description>
          <addressOffset>0x0074</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_TX_RemainLen</name>
              <description>xDMA transfer byte length remaining for TX</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_IER_REG</name>
          <description>dma ier</description>
          <addressOffset>0x0078</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_IER_RX</name>
              <description>Interrupt enable for xDMA RX</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Interrupt enable for xDMA RX</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_IER_TX</name>
              <description>Interrupt enable for xDMA TX</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Interrupt enable for xDMA TX</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_ISR_REG</name>
          <description>dma isr</description>
          <addressOffset>0x007C</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_ISR_RX</name>
              <description>Interrupt status for xDMA RX</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Interrupt status for xDMA RX</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_ISR_TX</name>
              <description>Interrupt status for xDMA TX</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Interrupt status for xDMA TX</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_RX_ENABLE_REG</name>
          <description>dma rx enable</description>
          <addressOffset>0x0080</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_RX_Enable</name>
              <description>DMA rx enable.
0:    Disable UART DMA RX.
1:    Enable UART DMA RX.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>DMA rx enable.
0:    Disable UART DMA RX.
1:    Enable UART DMA RX.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_txDummy_En</name>
              <description>Enable to fill the TX FIFO with dummy data for master RX. Write 0 for completion or abort.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable to fill the TX FIFO with dummy data for master RX. Write 0 for completion or abort.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_RX_High_Pri</name>
              <description>Enable to force both QSPI0 &amp; QSPI1 RX DMA requests having higher priority than TX DMA requests in the AHB arbiter. Note: this bit is only valid at QSPI0 register space.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable to force both QSPI0 &amp; QSPI1 RX DMA requests having higher priority than TX DMA requests in the AHB arbiter. Note: this bit is only valid at QSPI0 register space.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_txDummy_Dat</name>
              <description>Dummy data for “DMA_txDummy_En”</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>Dummy data for “DMA_txDummy_En”</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA_TX_ENABLE_REG</name>
          <description>dma tx enable</description>
          <addressOffset>0x0084</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DMA_TX_Enable</name>
              <description>DMA tx enable.
0:    Disable UART DMA TX.
1:    Enable UART DMA TX.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>DMA tx enable.
0:    Disable UART DMA TX.
1:    Enable UART DMA TX.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMA0</name>
      <description>DMA0 Register block</description>
      <baseAddress>0xC0000000</baseAddress>
      <addressBlock>
        <offset>0x0000</offset>
        <size>0x10000000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DMA0_CH0_CTRL_REG</name>
          <description>dma0 ch0 ctrl</description>
          <addressOffset>0x0000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0A400A20</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>linkListEnable</name>
              <description>0:  use registers; no linked lists
1:  enable the linked list pointers</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0:  use registers; no linked lists
1:  enable the linked list pointers</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>Modes:
0:   Source Memory to Destination Memory
1:   Source Memory to Destination Peripheral
2:   Source Peripheral to Destination Memory
3:   Source Peripheral to Destination Peripheral</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_to_2</name>
                  <description>Modes:
0:   Source Memory to Destination Memory
1:   Source Memory to Destination Peripheral
2:   Source Peripheral to Destination Memory
3:   Source Peripheral to Destination Peripheral</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>repeatEnable</name>
              <description>0:  transfer is not repeated
1:  transfer of XferLength bytes is repeated according to the value in
the RepeatVal register</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  transfer is not repeated
1:  transfer of XferLength bytes is repeated according to the value in
the RepeatVal register</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstProt</name>
              <description>Destination Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
              <bitOffset>5</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_to_8</name>
                  <description>Destination Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstMaxBurst</name>
              <description>Maximum Destination Burst according to AHB signal HBURST:
0:   No bursting, single transfers
1:   Reserved, not supported
2:   4-beat Wrapping Burst
3:   4-beat Incrementing Burst
4:   8-beat Wrapping Burst
5:   8-beat Incrementing Burst
6:   reserved, FIFO size is 8x32
7:   reserved, FIFO size is 8x32</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9_to_11</name>
                  <description>Maximum Destination Burst according to AHB signal HBURST:
0:   No bursting, single transfers
1:   Reserved, not supported
2:   4-beat Wrapping Burst
3:   4-beat Incrementing Burst
4:   8-beat Wrapping Burst
5:   8-beat Incrementing Burst
6:   reserved, FIFO size is 8x32
7:   reserved, FIFO size is 8x32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstWidth</name>
              <description>Width of Destination device in terms of the AHB parameter HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>Width of Destination device in terms of the AHB parameter HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstAutoIncN</name>
              <description>0:  Increment the destination address
1:  Do not increment the destination address</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_15</name>
                  <description>0:  Increment the destination address
1:  Do not increment the destination address</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcReqSel</name>
              <description>Select peripheral source request of RX:
0:  burst request
1:  single request</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_20</name>
                  <description>Select peripheral source request of RX:
0:  burst request
1:  single request</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcProt</name>
              <description>Source Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
              <bitOffset>21</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_21_to_24</name>
                  <description>Source Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcMaxBurst</name>
              <description>Maximum Source Burst according to AHB signal HBURST:
0:  No bursting, single transfers only
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:  reserved, FIFO size is 8x32
7:  reserved, FIFO size is 8x32</description>
              <bitOffset>25</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_25_to_27</name>
                  <description>Maximum Source Burst according to AHB signal HBURST:
0:  No bursting, single transfers only
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:  reserved, FIFO size is 8x32
7:  reserved, FIFO size is 8x32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcWidth</name>
              <description>Width of Source device in terms of the AHB signal HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30</name>
                  <description>Width of Source device in terms of the AHB signal HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcAutoIncrN</name>
              <description>0:  Increment the source address
1:  Do not increment the source addres</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31</name>
                  <description>0:  Increment the source address
1:  Do not increment the source addres</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH0_STATUS_REG</name>
          <description>dma0 ch0 status</description>
          <addressOffset>0x0004</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>xferDone</name>
              <description>Transfer complete; this bit is cleared upon writing a 0 to the Enable
Register to disable the DMA controller operation.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Transfer complete; this bit is cleared upon writing a 0 to the Enable
Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcPerErr</name>
              <description>Source peripheral HRESP=ERROR; this bit is cleared upon writing a 0 to
the Enable Register to disable the DMA controller operation.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Source peripheral HRESP=ERROR; this bit is cleared upon writing a 0 to
the Enable Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstPerErr</name>
              <description>Destination peripheral HRESP=ERROR; this bit is cleared upon writing
a 0 to the Enable Register to disable the DMA controller operation.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Destination peripheral HRESP=ERROR; this bit is cleared upon writing
a 0 to the Enable Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lliElementDone</name>
              <description>0:  the DMA controller has not processed any list elements in LLI
mode since the last DMAStatus Register read
This bit is automatically cleared upon reading the DMAStatus Register
1:  the DMA controller has processed at least one list element in LLI
mode since the last DMAStatus Register read</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  the DMA controller has not processed any list elements in LLI
mode since the last DMAStatus Register read
This bit is automatically cleared upon reading the DMAStatus Register
1:  the DMA controller has processed at least one list element in LLI
mode since the last DMAStatus Register read</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <description>0:  not enabled
1:  enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0:  not enabled
1:  enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lliElementCount</name>
              <description>8-bit rollover counter that tracks the number of completed linked list
transfers. This counter is reset upon a write to the Enable register.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>8-bit rollover counter that tracks the number of completed linked list
transfers. This counter is reset upon a write to the Enable register.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH0_SRC_REG</name>
          <description>Source Address Descriptor
Note: Must agree with srcWidth field of Control Register.
Note: If linkListEnable = 1, this register is interpreted as the initial
linked list pointer.</description>
          <addressOffset>0x0008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH0_DEST_REG</name>
          <description>Destination Address Descriptor
Note: Must agree with dstWidth field of Control Register.</description>
          <addressOffset>0x000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH0_XFER_LEN_REG</name>
          <description>Transfer length in bytes
Note: Must agree with dstWidth field of Control Register.</description>
          <addressOffset>0x0010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH0_CURSRCADDR_REG</name>
          <description>Current source address</description>
          <addressOffset>0x0014</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH0_CURDESTADDR_REG</name>
          <description>Current destination address</description>
          <addressOffset>0x0018</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH0_INTRCTRL_REG</name>
          <description>dma0 ch0 intrctrl</description>
          <addressOffset>0x001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>enaXferDone</name>
              <description>Enable Transfer complete interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Transfer complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaSrcPerErr</name>
              <description>Enable Source peripheral HRESP=ERROR interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Source peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaDstPerErr</name>
              <description>Enable Destination peripheral HRESP=ERROR interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Destination peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaLliElementDone</name>
              <description>Enable linked list element complete interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable linked list element complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH0_INTRCLEAR_REG</name>
          <description>dma0 ch0 intrclear</description>
          <addressOffset>0x0020</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>clrXferDone</name>
              <description>Write 1 to clear Transfer complete interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Write 1 to clear Transfer complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrSrcPerErr</name>
              <description>Write 1 to clear Source peripheral HRESP=ERROR interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Write 1 to clear Source peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrDstPerErr</name>
              <description>Write 1 to clear Destination peripheral HRESP=ERROR interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Write 1 to clear Destination peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrLliElementDone</name>
              <description>Write 1 to clear linked list element complete interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Write 1 to clear linked list element complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH0_ENABLE_REG</name>
          <description>dma0 ch0 enable</description>
          <addressOffset>0x0024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>Enable</name>
              <description>0:  DMA Disable
1:  DMA Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0:  DMA Disable
1:  DMA Enable</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dmaClkGate</name>
              <description>0:  DMA master clock gating Disable
1:  DMA master clock gating Enable
</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>0:  DMA master clock gating Disable
1:  DMA master clock gating Enable
</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH0_LLINEXTPTR_REG</name>
          <description>Displays the current LLI Next Pointer when DMA transfer is under
link-list control (linkListEnable = 1). When link-list control is
disabled, this register is read as 0.</description>
          <addressOffset>0x0028</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH0_REPEATVAL_REG</name>
          <description>dma0 ch0 repeatval</description>
          <addressOffset>0x002C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>repeatVal</name>
              <description>If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines the number of times a given DMA transfer of
XferLength bytes is repeated. repeatVal=0 means that the
requested transfer will execute once, and will not be repeated. A
maximum value of 4095 means that the requested transfer will be
executed 4096 times.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>rptDstAddrIncrMult</name>
              <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the destination address is incremented after
each iteration of the repeated transfer. rptDstAddrIncrMult is
right-shifted by dstWidth to get the increment value. For
example, if dstWidth = 3’b010 and rptDstAddrIncrMult = 4, the
destination address will be incremented by 16 after each
iteration. A value of 0 in this subfield has the effect of not
incrementing the base destination address between iterations.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_20</name>
                  <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the destination address is incremented after
each iteration of the repeated transfer. rptDstAddrIncrMult is
right-shifted by dstWidth to get the increment value. For
example, if dstWidth = 3’b010 and rptDstAddrIncrMult = 4, the
destination address will be incremented by 16 after each
iteration. A value of 0 in this subfield has the effect of not
incrementing the base destination address between iterations.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rptSrcAddrIncrMult</name>
              <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the source address is incremented after each
iteration of the repeated transfer. rptSrcAddrIncrMult is rightshifted
by srcWidth to get the increment value. For example, if
srcWidth = 3’b001 and rptSrcAddrIncrMult = 16, the source
address will be incremented by 32 after each iteration. A value of
0 in this subfield has the effect of not incrementing the base
source address between iterations.</description>
              <bitOffset>24</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_28</name>
                  <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the source address is incremented after each
iteration of the repeated transfer. rptSrcAddrIncrMult is rightshifted
by srcWidth to get the increment value. For example, if
srcWidth = 3’b001 and rptSrcAddrIncrMult = 16, the source
address will be incremented by 32 after each iteration. A value of
0 in this subfield has the effect of not incrementing the base
source address between iterations.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH0_REPEATSTATUS_REG</name>
          <description>dma0 ch0 repeatstatus</description>
          <addressOffset>0x0030</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RepeatStatus</name>
              <description>If the repeatEnable bit (in the DMACtrl register) is 1, this field
represents a current status of the down-counter that keeps track
of the number of times a DMA transfer is repeated. RepeatStatus
will start with the value in RepeatVal and will be decremented by
1 upon completion of the transfer of XferLength bytes until
RepeatStatus is 0.
If the repeatEnable bit is 0, this field has no meaning and can be ignored.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH1_CTRL_REG</name>
          <description>dma0 ch1 ctrl</description>
          <addressOffset>0x0100</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0A400A20</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>linkListEnable</name>
              <description>0:   use registers; no linked lists
1:   enable the linked list pointers</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0:   use registers; no linked lists
1:   enable the linked list pointers</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>Modes:
0:  Source Memory to Destination Memory
1:  Source Memory to Destination Peripheral
2:  Source Peripheral to Destination Memory
3:  Source Peripheral to Destination Peripheral</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_to_2</name>
                  <description>Modes:
0:  Source Memory to Destination Memory
1:  Source Memory to Destination Peripheral
2:  Source Peripheral to Destination Memory
3:  Source Peripheral to Destination Peripheral</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>repeatEnable</name>
              <description>0:  transfer is not repeated
1:  transfer of XferLength bytes is repeated according to the value in
the RepeatVal register</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  transfer is not repeated
1:  transfer of XferLength bytes is repeated according to the value in
the RepeatVal register</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstProt</name>
              <description>Destination Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
              <bitOffset>5</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_to_8</name>
                  <description>Destination Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstMaxBurst</name>
              <description>Maximum Destination Burst according to AHB signal HBURST:
0:  No bursting, single transfers
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:   reserved, FIFO size is 8x32
7:   reserved, FIFO size is 8x32</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9_to_11</name>
                  <description>Maximum Destination Burst according to AHB signal HBURST:
0:  No bursting, single transfers
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:   reserved, FIFO size is 8x32
7:   reserved, FIFO size is 8x32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstWidth</name>
              <description>Width of Destination device in terms of the AHB parameter HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>Width of Destination device in terms of the AHB parameter HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstAutoIncN</name>
              <description>1 = Do not increment the destination address
0 = Increment the destination address</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_15</name>
                  <description>1 = Do not increment the destination address
0 = Increment the destination address</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcProt</name>
              <description>Source Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
              <bitOffset>21</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_21_to_24</name>
                  <description>Source Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcMaxBurst</name>
              <description>Maximum Source Burst according to AHB signal HBURST:
0:  No bursting, single transfers only
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:  reserved, FIFO size is 8x32
7:  reserved, FIFO size is 8x32</description>
              <bitOffset>25</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_25_to_27</name>
                  <description>Maximum Source Burst according to AHB signal HBURST:
0:  No bursting, single transfers only
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:  reserved, FIFO size is 8x32
7:  reserved, FIFO size is 8x32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcWidth</name>
              <description>Width of Source device in terms of the AHB signal HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30</name>
                  <description>Width of Source device in terms of the AHB signal HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcAutoIncrN</name>
              <description>0:  Increment the source address
1:  Do not increment the source addres</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31</name>
                  <description>0:  Increment the source address
1:  Do not increment the source addres</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH1_STATUS_REG</name>
          <description>dma0 ch1 status</description>
          <addressOffset>0x0104</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>xferDone</name>
              <description>Transfer complete; this bit is cleared upon writing a 0 to the Enable
Register to disable the DMA controller operation.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Transfer complete; this bit is cleared upon writing a 0 to the Enable
Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcPerErr</name>
              <description>Source peripheral HRESP=ERROR; this bit is cleared upon writing a 0 to
the Enable Register to disable the DMA controller operation.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Source peripheral HRESP=ERROR; this bit is cleared upon writing a 0 to
the Enable Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstPerErr</name>
              <description>Destination peripheral HRESP=ERROR; this bit is cleared upon writing
a 0 to the Enable Register to disable the DMA controller operation.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Destination peripheral HRESP=ERROR; this bit is cleared upon writing
a 0 to the Enable Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lliElementDone</name>
              <description>0:  the DMA controller has not processed any list elements in LLI
mode since the last DMAStatus Register read
This bit is automatically cleared upon reading the DMAStatus Register
1:  the DMA controller has processed at least one list element in LLI
mode since the last DMAStatus Register read</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  the DMA controller has not processed any list elements in LLI
mode since the last DMAStatus Register read
This bit is automatically cleared upon reading the DMAStatus Register
1:  the DMA controller has processed at least one list element in LLI
mode since the last DMAStatus Register read</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <description>0:  not enabled
1:  enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0:  not enabled
1:  enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lliElementCount</name>
              <description>8-bit rollover counter that tracks the number of completed linked list
transfers. This counter is reset upon a write to the Enable register.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>8-bit rollover counter that tracks the number of completed linked list
transfers. This counter is reset upon a write to the Enable register.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH1_SRC_REG</name>
          <description>Source Address Descriptor
Note: Must agree with srcWidth field of Control Register.
Note: If linkListEnable = 1, this register is interpreted as the initial
linked list pointer.</description>
          <addressOffset>0x0108</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH1_DEST_REG</name>
          <description>Destination Address Descriptor
Note: Must agree with dstWidth field of Control Register.</description>
          <addressOffset>0x010C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH1_XFER_LEN_REG</name>
          <description>Transfer length in bytes
Note: Must agree with dstWidth field of Control Register.</description>
          <addressOffset>0x0110</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH1_CURSRCADDR_REG</name>
          <description>Current source address</description>
          <addressOffset>0x0114</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH1_CURDESTADDR_REG</name>
          <description>Current destination address</description>
          <addressOffset>0x0118</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH1_INTRCTRL_REG</name>
          <description>dma0 ch1 intrctrl</description>
          <addressOffset>0x011C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>enaXferDone</name>
              <description>Enable Transfer complete interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Transfer complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaSrcPerErr</name>
              <description>Enable Source peripheral HRESP=ERROR interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Source peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaDstPerErr</name>
              <description>Enable Destination peripheral HRESP=ERROR interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Destination peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaLliElementDone</name>
              <description>Enable linked list element complete interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable linked list element complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH1_INTRCLEAR_REG</name>
          <description>dma0 ch1 intrclear</description>
          <addressOffset>0x0120</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>clrXferDone</name>
              <description>Write 1 to clear Transfer complete interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Write 1 to clear Transfer complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrSrcPerErr</name>
              <description>Write 1 to clear Source peripheral HRESP=ERROR interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Write 1 to clear Source peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrDstPerErr</name>
              <description>Write 1 to clear Destination peripheral HRESP=ERROR interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Write 1 to clear Destination peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrLliElementDone</name>
              <description>Write 1 to clear linked list element complete interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Write 1 to clear linked list element complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH1_ENABLE_REG</name>
          <description>dma0 ch1 enable</description>
          <addressOffset>0x0124</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>Enable</name>
              <description>0:  DMA Disable
1:  DMA Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0:  DMA Disable
1:  DMA Enable</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH1_LLINEXTPTR_REG</name>
          <description>Displays the current LLI Next Pointer when DMA transfer is under
link-list control (linkListEnable = 1). When link-list control is
disabled, this register is read as 0.</description>
          <addressOffset>0x0128</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH1_REPEATVAL_REG</name>
          <description>dma0 ch1 repeatval</description>
          <addressOffset>0x012C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>repeatVal</name>
              <description>If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines the number of times a given DMA transfer of
XferLength bytes is repeated. repeatVal=0 means that the
requested transfer will execute once, and will not be repeated. A
maximum value of 4095 means that the requested transfer will be
executed 4096 times.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>rptDstAddrIncrMult</name>
              <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the destination address is incremented after
each iteration of the repeated transfer. rptDstAddrIncrMult is
right-shifted by dstWidth to get the increment value. For
example, if dstWidth = 3’b010 and rptDstAddrIncrMult = 4, the
destination address will be incremented by 16 after each
iteration. A value of 0 in this subfield has the effect of not
incrementing the base destination address between iterations.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_20</name>
                  <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the destination address is incremented after
each iteration of the repeated transfer. rptDstAddrIncrMult is
right-shifted by dstWidth to get the increment value. For
example, if dstWidth = 3’b010 and rptDstAddrIncrMult = 4, the
destination address will be incremented by 16 after each
iteration. A value of 0 in this subfield has the effect of not
incrementing the base destination address between iterations.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rptSrcAddrIncrMult</name>
              <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the source address is incremented after each
iteration of the repeated transfer. rptSrcAddrIncrMult is rightshifted
by srcWidth to get the increment value. For example, if
srcWidth = 3’b001 and rptSrcAddrIncrMult = 16, the source
address will be incremented by 32 after each iteration. A value of
0 in this subfield has the effect of not incrementing the base
source address between iterations.</description>
              <bitOffset>24</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_28</name>
                  <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the source address is incremented after each
iteration of the repeated transfer. rptSrcAddrIncrMult is rightshifted
by srcWidth to get the increment value. For example, if
srcWidth = 3’b001 and rptSrcAddrIncrMult = 16, the source
address will be incremented by 32 after each iteration. A value of
0 in this subfield has the effect of not incrementing the base
source address between iterations.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH1_REPEATSTATUS_REG</name>
          <description>dma0 ch1 repeatstatus</description>
          <addressOffset>0x0130</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RepeatStatus</name>
              <description>If the repeatEnable bit (in the DMACtrl register) is 1, this field
represents a current status of the down-counter that keeps track
of the number of times a DMA transfer is repeated. RepeatStatus
will start with the value in RepeatVal and will be decremented by
1 upon completion of the transfer of XferLength bytes until
RepeatStatus is 0.
If the repeatEnable bit is 0, this field has no meaning and can be ignored.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH2_CTRL_REG</name>
          <description>dma0 ch2 ctrl</description>
          <addressOffset>0x0200</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0A400A20</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>linkListEnable</name>
              <description>0:   use registers; no linked lists
1:   enable the linked list pointers</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0:   use registers; no linked lists
1:   enable the linked list pointers</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>Modes:
0:  Source Memory to Destination Memory
1:  Source Memory to Destination Peripheral
2:  Source Peripheral to Destination Memory
3:  Source Peripheral to Destination Peripheral</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_to_2</name>
                  <description>Modes:
0:  Source Memory to Destination Memory
1:  Source Memory to Destination Peripheral
2:  Source Peripheral to Destination Memory
3:  Source Peripheral to Destination Peripheral</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>repeatEnable</name>
              <description>0:  transfer is not repeated
1:  transfer of XferLength bytes is repeated according to the value in
the RepeatVal register</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  transfer is not repeated
1:  transfer of XferLength bytes is repeated according to the value in
the RepeatVal register</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstProt</name>
              <description>Destination Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
              <bitOffset>5</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_to_8</name>
                  <description>Destination Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstMaxBurst</name>
              <description>Maximum Destination Burst according to AHB signal HBURST:
0:  No bursting, single transfers
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:   reserved, FIFO size is 8x32
7:   reserved, FIFO size is 8x32</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9_to_11</name>
                  <description>Maximum Destination Burst according to AHB signal HBURST:
0:  No bursting, single transfers
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:   reserved, FIFO size is 8x32
7:   reserved, FIFO size is 8x32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstWidth</name>
              <description>Width of Destination device in terms of the AHB parameter HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>Width of Destination device in terms of the AHB parameter HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstAutoIncN</name>
              <description>1 = Do not increment the destination address
0 = Increment the destination address</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_15</name>
                  <description>1 = Do not increment the destination address
0 = Increment the destination address</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcProt</name>
              <description>Source Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
              <bitOffset>21</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_21_to_24</name>
                  <description>Source Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcMaxBurst</name>
              <description>Maximum Source Burst according to AHB signal HBURST:
0:  No bursting, single transfers only
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:  reserved, FIFO size is 8x32
7:  reserved, FIFO size is 8x32</description>
              <bitOffset>25</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_25_to_27</name>
                  <description>Maximum Source Burst according to AHB signal HBURST:
0:  No bursting, single transfers only
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:  reserved, FIFO size is 8x32
7:  reserved, FIFO size is 8x32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcWidth</name>
              <description>Width of Source device in terms of the AHB signal HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30</name>
                  <description>Width of Source device in terms of the AHB signal HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcAutoIncrN</name>
              <description>0:  Increment the source address
1:  Do not increment the source addres</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31</name>
                  <description>0:  Increment the source address
1:  Do not increment the source addres</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH2_STATUS_REG</name>
          <description>dma0 ch2 status</description>
          <addressOffset>0x0204</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>xferDone</name>
              <description>Transfer complete; this bit is cleared upon writing a 0 to the Enable
Register to disable the DMA controller operation.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Transfer complete; this bit is cleared upon writing a 0 to the Enable
Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcPerErr</name>
              <description>Source peripheral HRESP=ERROR; this bit is cleared upon writing a 0 to
the Enable Register to disable the DMA controller operation.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Source peripheral HRESP=ERROR; this bit is cleared upon writing a 0 to
the Enable Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstPerErr</name>
              <description>Destination peripheral HRESP=ERROR; this bit is cleared upon writing
a 0 to the Enable Register to disable the DMA controller operation.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Destination peripheral HRESP=ERROR; this bit is cleared upon writing
a 0 to the Enable Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lliElementDone</name>
              <description>0:  the DMA controller has not processed any list elements in LLI
mode since the last DMAStatus Register read
This bit is automatically cleared upon reading the DMAStatus Register
1:  the DMA controller has processed at least one list element in LLI
mode since the last DMAStatus Register read</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  the DMA controller has not processed any list elements in LLI
mode since the last DMAStatus Register read
This bit is automatically cleared upon reading the DMAStatus Register
1:  the DMA controller has processed at least one list element in LLI
mode since the last DMAStatus Register read</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <description>0:  not enabled
1:  enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0:  not enabled
1:  enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lliElementCount</name>
              <description>8-bit rollover counter that tracks the number of completed linked list
transfers. This counter is reset upon a write to the Enable register.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>8-bit rollover counter that tracks the number of completed linked list
transfers. This counter is reset upon a write to the Enable register.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH2_SRC_REG</name>
          <description>Source Address Descriptor
Note: Must agree with srcWidth field of Control Register.
Note: If linkListEnable = 1, this register is interpreted as the initial
linked list pointer.</description>
          <addressOffset>0x0208</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH2_DEST_REG</name>
          <description>Destination Address Descriptor
Note: Must agree with dstWidth field of Control Register.</description>
          <addressOffset>0x020C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH2_XFER_LEN_REG</name>
          <description>Transfer length in bytes
Note: Must agree with dstWidth field of Control Register.</description>
          <addressOffset>0x0210</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH2_CURSRCADDR_REG</name>
          <description>Current source address</description>
          <addressOffset>0x0214</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH2_CURDESTADDR_REG</name>
          <description>Current destination address</description>
          <addressOffset>0x0218</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH2_INTRCTRL_REG</name>
          <description>dma0 ch2 intrctrl</description>
          <addressOffset>0x021C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>enaXferDone</name>
              <description>Enable Transfer complete interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Transfer complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaSrcPerErr</name>
              <description>Enable Source peripheral HRESP=ERROR interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Source peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaDstPerErr</name>
              <description>Enable Destination peripheral HRESP=ERROR interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Destination peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaLliElementDone</name>
              <description>Enable linked list element complete interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable linked list element complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH2_INTRCLEAR_REG</name>
          <description>dma0 ch2 intrclear</description>
          <addressOffset>0x0220</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>clrXferDone</name>
              <description>Write 1 to clear Transfer complete interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Write 1 to clear Transfer complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrSrcPerErr</name>
              <description>Write 1 to clear Source peripheral HRESP=ERROR interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Write 1 to clear Source peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrDstPerErr</name>
              <description>Write 1 to clear Destination peripheral HRESP=ERROR interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Write 1 to clear Destination peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrLliElementDone</name>
              <description>Write 1 to clear linked list element complete interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Write 1 to clear linked list element complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH2_ENABLE_REG</name>
          <description>dma0 ch2 enable</description>
          <addressOffset>0x0224</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>Enable</name>
              <description>0:  DMA Disable
1:  DMA Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0:  DMA Disable
1:  DMA Enable</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH2_LLINEXTPTR_REG</name>
          <description>Displays the current LLI Next Pointer when DMA transfer is under
link-list control (linkListEnable = 1). When link-list control is
disabled, this register is read as 0.</description>
          <addressOffset>0x0228</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH2_REPEATVAL_REG</name>
          <description>dma0 ch2 repeatval</description>
          <addressOffset>0x022C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>repeatVal</name>
              <description>If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines the number of times a given DMA transfer of
XferLength bytes is repeated. repeatVal=0 means that the
requested transfer will execute once, and will not be repeated. A
maximum value of 4095 means that the requested transfer will be
executed 4096 times.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>rptDstAddrIncrMult</name>
              <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the destination address is incremented after
each iteration of the repeated transfer. rptDstAddrIncrMult is
right-shifted by dstWidth to get the increment value. For
example, if dstWidth = 3’b010 and rptDstAddrIncrMult = 4, the
destination address will be incremented by 16 after each
iteration. A value of 0 in this subfield has the effect of not
incrementing the base destination address between iterations.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_20</name>
                  <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the destination address is incremented after
each iteration of the repeated transfer. rptDstAddrIncrMult is
right-shifted by dstWidth to get the increment value. For
example, if dstWidth = 3’b010 and rptDstAddrIncrMult = 4, the
destination address will be incremented by 16 after each
iteration. A value of 0 in this subfield has the effect of not
incrementing the base destination address between iterations.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rptSrcAddrIncrMult</name>
              <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the source address is incremented after each
iteration of the repeated transfer. rptSrcAddrIncrMult is rightshifted
by srcWidth to get the increment value. For example, if
srcWidth = 3’b001 and rptSrcAddrIncrMult = 16, the source
address will be incremented by 32 after each iteration. A value of
0 in this subfield has the effect of not incrementing the base
source address between iterations.</description>
              <bitOffset>24</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_28</name>
                  <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the source address is incremented after each
iteration of the repeated transfer. rptSrcAddrIncrMult is rightshifted
by srcWidth to get the increment value. For example, if
srcWidth = 3’b001 and rptSrcAddrIncrMult = 16, the source
address will be incremented by 32 after each iteration. A value of
0 in this subfield has the effect of not incrementing the base
source address between iterations.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH2_REPEATSTATUS_REG</name>
          <description>dma0 ch2 repeatstatus</description>
          <addressOffset>0x0230</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RepeatStatus</name>
              <description>If the repeatEnable bit (in the DMACtrl register) is 1, this field
represents a current status of the down-counter that keeps track
of the number of times a DMA transfer is repeated. RepeatStatus
will start with the value in RepeatVal and will be decremented by
1 upon completion of the transfer of XferLength bytes until
RepeatStatus is 0.
If the repeatEnable bit is 0, this field has no meaning and can be ignored.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH3_CTRL_REG</name>
          <description>dma0 ch3 ctrl</description>
          <addressOffset>0x0300</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0A400A20</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>linkListEnable</name>
              <description>0:   use registers; no linked lists
1:   enable the linked list pointers</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0:   use registers; no linked lists
1:   enable the linked list pointers</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>Modes:
0:  Source Memory to Destination Memory
1:  Source Memory to Destination Peripheral
2:  Source Peripheral to Destination Memory
3:  Source Peripheral to Destination Peripheral</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1_to_2</name>
                  <description>Modes:
0:  Source Memory to Destination Memory
1:  Source Memory to Destination Peripheral
2:  Source Peripheral to Destination Memory
3:  Source Peripheral to Destination Peripheral</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>repeatEnable</name>
              <description>0:  transfer is not repeated
1:  transfer of XferLength bytes is repeated according to the value in
the RepeatVal register</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  transfer is not repeated
1:  transfer of XferLength bytes is repeated according to the value in
the RepeatVal register</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstProt</name>
              <description>Destination Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
              <bitOffset>5</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_5_to_8</name>
                  <description>Destination Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstMaxBurst</name>
              <description>Maximum Destination Burst according to AHB signal HBURST:
0:  No bursting, single transfers
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:   reserved, FIFO size is 8x32
7:   reserved, FIFO size is 8x32</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_9_to_11</name>
                  <description>Maximum Destination Burst according to AHB signal HBURST:
0:  No bursting, single transfers
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:   reserved, FIFO size is 8x32
7:   reserved, FIFO size is 8x32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstWidth</name>
              <description>Width of Destination device in terms of the AHB parameter HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_12_to_14</name>
                  <description>Width of Destination device in terms of the AHB parameter HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstAutoIncN</name>
              <description>1 = Do not increment the destination address
0 = Increment the destination address</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_15</name>
                  <description>1 = Do not increment the destination address
0 = Increment the destination address</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcProt</name>
              <description>Source Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
              <bitOffset>21</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_21_to_24</name>
                  <description>Source Protection coding according to AHB signal HPROT:
HPROT[3]: 1 = cacheable, 0 = non-cacheable
HPROT[2]: 1 = bufferable, 0 = non-bufferable
HPROT[1]: 1 = Priveleged Access, 0 = User Access
HPROT[0]: 1 = Opcode Fetch, 0 = Data Access</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcMaxBurst</name>
              <description>Maximum Source Burst according to AHB signal HBURST:
0:  No bursting, single transfers only
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:  reserved, FIFO size is 8x32
7:  reserved, FIFO size is 8x32</description>
              <bitOffset>25</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_25_to_27</name>
                  <description>Maximum Source Burst according to AHB signal HBURST:
0:  No bursting, single transfers only
1:  Reserved, not supported
2:  4-beat Wrapping Burst
3:  4-beat Incrementing Burst
4:  8-beat Wrapping Burst
5:  8-beat Incrementing Burst
6:  reserved, FIFO size is 8x32
7:  reserved, FIFO size is 8x32</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcWidth</name>
              <description>Width of Source device in terms of the AHB signal HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
              <bitOffset>28</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_28_to_30</name>
                  <description>Width of Source device in terms of the AHB signal HSIZE:
0:  8-bit device
1:  16-bit device
2:  32-bit device
All others reserved.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcAutoIncrN</name>
              <description>0:  Increment the source address
1:  Do not increment the source addres</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_31</name>
                  <description>0:  Increment the source address
1:  Do not increment the source addres</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH3_STATUS_REG</name>
          <description>dma0 ch3 status</description>
          <addressOffset>0x0304</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>xferDone</name>
              <description>Transfer complete; this bit is cleared upon writing a 0 to the Enable
Register to disable the DMA controller operation.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Transfer complete; this bit is cleared upon writing a 0 to the Enable
Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>srcPerErr</name>
              <description>Source peripheral HRESP=ERROR; this bit is cleared upon writing a 0 to
the Enable Register to disable the DMA controller operation.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Source peripheral HRESP=ERROR; this bit is cleared upon writing a 0 to
the Enable Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dstPerErr</name>
              <description>Destination peripheral HRESP=ERROR; this bit is cleared upon writing
a 0 to the Enable Register to disable the DMA controller operation.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Destination peripheral HRESP=ERROR; this bit is cleared upon writing
a 0 to the Enable Register to disable the DMA controller operation.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lliElementDone</name>
              <description>0:  the DMA controller has not processed any list elements in LLI
mode since the last DMAStatus Register read
This bit is automatically cleared upon reading the DMAStatus Register
1:  the DMA controller has processed at least one list element in LLI
mode since the last DMAStatus Register read</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>0:  the DMA controller has not processed any list elements in LLI
mode since the last DMAStatus Register read
This bit is automatically cleared upon reading the DMAStatus Register
1:  the DMA controller has processed at least one list element in LLI
mode since the last DMAStatus Register read</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enable</name>
              <description>0:  not enabled
1:  enabled</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_7</name>
                  <description>0:  not enabled
1:  enabled</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lliElementCount</name>
              <description>8-bit rollover counter that tracks the number of completed linked list
transfers. This counter is reset upon a write to the Enable register.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_8_to_15</name>
                  <description>8-bit rollover counter that tracks the number of completed linked list
transfers. This counter is reset upon a write to the Enable register.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH3_SRC_REG</name>
          <description>Source Address Descriptor
Note: Must agree with srcWidth field of Control Register.
Note: If linkListEnable = 1, this register is interpreted as the initial
linked list pointer.</description>
          <addressOffset>0x0308</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH3_DEST_REG</name>
          <description>Destination Address Descriptor
Note: Must agree with dstWidth field of Control Register.</description>
          <addressOffset>0x030C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH3_XFER_LEN_REG</name>
          <description>Transfer length in bytes
Note: Must agree with dstWidth field of Control Register.</description>
          <addressOffset>0x0310</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH3_CURSRCADDR_REG</name>
          <description>Current source address</description>
          <addressOffset>0x0314</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH3_CURDESTADDR_REG</name>
          <description>Current destination address</description>
          <addressOffset>0x0318</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH3_INTRCTRL_REG</name>
          <description>dma0 ch3 intrctrl</description>
          <addressOffset>0x031C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>enaXferDone</name>
              <description>Enable Transfer complete interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Enable Transfer complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaSrcPerErr</name>
              <description>Enable Source peripheral HRESP=ERROR interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Enable Source peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaDstPerErr</name>
              <description>Enable Destination peripheral HRESP=ERROR interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Enable Destination peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>enaLliElementDone</name>
              <description>Enable linked list element complete interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Enable linked list element complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH3_INTRCLEAR_REG</name>
          <description>dma0 ch3 intrclear</description>
          <addressOffset>0x0320</addressOffset>
          <size>32</size>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>clrXferDone</name>
              <description>Write 1 to clear Transfer complete interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>Write 1 to clear Transfer complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrSrcPerErr</name>
              <description>Write 1 to clear Source peripheral HRESP=ERROR interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_1</name>
                  <description>Write 1 to clear Source peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrDstPerErr</name>
              <description>Write 1 to clear Destination peripheral HRESP=ERROR interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_2</name>
                  <description>Write 1 to clear Destination peripheral HRESP=ERROR interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clrLliElementDone</name>
              <description>Write 1 to clear linked list element complete interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_3</name>
                  <description>Write 1 to clear linked list element complete interrupt</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH3_ENABLE_REG</name>
          <description>dma0 ch3 enable</description>
          <addressOffset>0x0324</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>Enable</name>
              <description>0:  DMA Disable
1:  DMA Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_0</name>
                  <description>0:  DMA Disable
1:  DMA Enable</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH3_LLINEXTPTR_REG</name>
          <description>Displays the current LLI Next Pointer when DMA transfer is under
link-list control (linkListEnable = 1). When link-list control is
disabled, this register is read as 0.</description>
          <addressOffset>0x0328</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DMA0_CH3_REPEATVAL_REG</name>
          <description>dma0 ch3 repeatval</description>
          <addressOffset>0x032C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>repeatVal</name>
              <description>If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines the number of times a given DMA transfer of
XferLength bytes is repeated. repeatVal=0 means that the
requested transfer will execute once, and will not be repeated. A
maximum value of 4095 means that the requested transfer will be
executed 4096 times.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>rptDstAddrIncrMult</name>
              <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the destination address is incremented after
each iteration of the repeated transfer. rptDstAddrIncrMult is
right-shifted by dstWidth to get the increment value. For
example, if dstWidth = 3’b010 and rptDstAddrIncrMult = 4, the
destination address will be incremented by 16 after each
iteration. A value of 0 in this subfield has the effect of not
incrementing the base destination address between iterations.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_16_to_20</name>
                  <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the destination address is incremented after
each iteration of the repeated transfer. rptDstAddrIncrMult is
right-shifted by dstWidth to get the increment value. For
example, if dstWidth = 3’b010 and rptDstAddrIncrMult = 4, the
destination address will be incremented by 16 after each
iteration. A value of 0 in this subfield has the effect of not
incrementing the base destination address between iterations.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rptSrcAddrIncrMult</name>
              <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the source address is incremented after each
iteration of the repeated transfer. rptSrcAddrIncrMult is rightshifted
by srcWidth to get the increment value. For example, if
srcWidth = 3’b001 and rptSrcAddrIncrMult = 16, the source
address will be incremented by 32 after each iteration. A value of
0 in this subfield has the effect of not incrementing the base
source address between iterations.</description>
              <bitOffset>24</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>B_24_to_28</name>
                  <description>Allowed values: 0, 1, 2, 4, 8, 16
If the repeatEnable bit (in the DMACtrl register) is 1, this subfield
determines how the source address is incremented after each
iteration of the repeated transfer. rptSrcAddrIncrMult is rightshifted
by srcWidth to get the increment value. For example, if
srcWidth = 3’b001 and rptSrcAddrIncrMult = 16, the source
address will be incremented by 32 after each iteration. A value of
0 in this subfield has the effect of not incrementing the base
source address between iterations.</description>
                  <value>0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DMA0_CH3_REPEATSTATUS_REG</name>
          <description>dma0 ch3 repeatstatus</description>
          <addressOffset>0x0330</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RepeatStatus</name>
              <description>If the repeatEnable bit (in the DMACtrl register) is 1, this field
represents a current status of the down-counter that keeps track
of the number of times a DMA transfer is repeated. RepeatStatus
will start with the value in RepeatVal and will be decremented by
1 upon completion of the transfer of XferLength bytes until
RepeatStatus is 0.
If the repeatEnable bit is 0, this field has no meaning and can be ignored.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>
