cocci_test_suite() {
	u32 *cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 42 */;
	u32 cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 41 */;
	struct output *cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 41 */;
	unsigned int cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 41 */;
	enum{HOST1X_OPCODE_EXTEND_ACQUIRE_MLOCK=0x00, HOST1X_OPCODE_EXTEND_RELEASE_MLOCK=0x01,} cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 34 */;
	const struct host1x_debug_ops cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 237 */;
	struct host1x_job_gather *cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 206 */;
	struct host1x_job *cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 195 */;
	struct host1x_cdma *cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 193 */;
	void cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 193 */;
	enum{HOST1X_OPCODE_SETCLASS=0x00, HOST1X_OPCODE_INCR=0x01, HOST1X_OPCODE_NONINCR=0x02, HOST1X_OPCODE_MASK=0x03, HOST1X_OPCODE_IMM=0x04, HOST1X_OPCODE_RESTART=0x05, HOST1X_OPCODE_GATHER=0x06, HOST1X_OPCODE_SETSTRMID=0x07, HOST1X_OPCODE_SETAPPID=0x08, HOST1X_OPCODE_SETPYLD=0x09, HOST1X_OPCODE_INCR_W=0x0a, HOST1X_OPCODE_NONINCR_W=0x0b, HOST1X_OPCODE_GATHER_W=0x0c, HOST1X_OPCODE_RESTART_W=0x0d, HOST1X_OPCODE_EXTEND=0x0e,} cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 16 */;
	phys_addr_t cocci_id/* drivers/gpu/host1x/hw/debug_hw.c 159 */;
}
