Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_7 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 2 for 'std_logic_vector_93' array [C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:65]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 2 for 'std_logic_vector_93' array [C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:67]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 2 for 'std_logic_vector_93' array [C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:72]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 2 for 'std_logic_vector_93' array [C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:74]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 2 for 'std_logic_vector_93' array [C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:79]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 2 for 'std_logic_vector_93' array [C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:81]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 2 for 'std_logic_vector_93' array [C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:86]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 4 is different from right argument length 2 for 'std_logic_vector_93' array [C:/Users/arous/Bureau/APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd:88]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
