// Seed: 3290062766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    output tri1  id_2,
    output wor   id_3,
    input  tri   id_4
    , id_15,
    input  tri1  id_5,
    output uwire id_6,
    input  tri   id_7,
    output wor   id_8
    , id_16,
    input  tri0  id_9,
    input  tri   id_10,
    input  tri1  id_11,
    input  tri1  id_12,
    input  wire  id_13
);
  always @(id_0 or posedge id_7);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15,
      id_16,
      id_15,
      id_17,
      id_16
  );
  assign id_2 = 1;
endmodule
