
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.04

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_i (input port clocked by core_clock)
Endpoint: ack_o$_DFF_PN0_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10 ^ input external delay
     1    1.58    0.00    0.00    0.10 ^ rst_i (in)
                                         rst_i (net)
                  0.00    0.00    0.10 ^ input9/A (BUF_X1)
     2    4.44    0.01    0.03    0.13 ^ input9/Z (BUF_X1)
                                         net14 (net)
                  0.01    0.00    0.13 ^ hold4/A (CLKBUF_X1)
     1    0.88    0.01    0.03    0.15 ^ hold4/Z (CLKBUF_X1)
                                         net4 (net)
                  0.01    0.00    0.15 ^ hold2/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.18 ^ hold2/Z (CLKBUF_X1)
                                         net2 (net)
                  0.01    0.00    0.18 ^ hold5/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.20 ^ hold5/Z (CLKBUF_X1)
                                         net5 (net)
                  0.01    0.00    0.20 ^ hold1/A (CLKBUF_X1)
     1    6.67    0.02    0.04    0.24 ^ hold1/Z (CLKBUF_X1)
                                         net1 (net)
                  0.02    0.00    0.24 ^ hold3/A (BUF_X8)
    24   56.56    0.02    0.04    0.28 ^ hold3/Z (BUF_X8)
                                         net3 (net)
                  0.02    0.00    0.28 ^ ack_o$_DFF_PN0_/RN (DFFR_X1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ack_o$_DFF_PN0_/CK (DFFR_X1)
                          0.20    0.20   library removal time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: spcr[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wfre$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ spcr[6]$_DFFE_PN0P_/CK (DFFR_X2)
     4   11.36    0.02    0.09    0.09 ^ spcr[6]$_DFFE_PN0P_/QN (DFFR_X2)
                                         _0005_ (net)
                  0.02    0.00    0.09 ^ _1068_/A1 (NOR3_X1)
     1    1.30    0.01    0.01    0.10 v _1068_/ZN (NOR3_X1)
                                         _0129_ (net)
                  0.01    0.00    0.10 v wfre$_SDFF_PN0_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ wfre$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_i (input port clocked by core_clock)
Endpoint: sper[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10 ^ input external delay
     1    1.58    0.00    0.00    0.10 ^ rst_i (in)
                                         rst_i (net)
                  0.00    0.00    0.10 ^ input9/A (BUF_X1)
     2    4.44    0.01    0.03    0.13 ^ input9/Z (BUF_X1)
                                         net14 (net)
                  0.01    0.00    0.13 ^ hold4/A (CLKBUF_X1)
     1    0.88    0.01    0.03    0.15 ^ hold4/Z (CLKBUF_X1)
                                         net4 (net)
                  0.01    0.00    0.15 ^ hold2/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.18 ^ hold2/Z (CLKBUF_X1)
                                         net2 (net)
                  0.01    0.00    0.18 ^ hold5/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.20 ^ hold5/Z (CLKBUF_X1)
                                         net5 (net)
                  0.01    0.00    0.20 ^ hold1/A (CLKBUF_X1)
     1    6.67    0.02    0.04    0.24 ^ hold1/Z (CLKBUF_X1)
                                         net1 (net)
                  0.02    0.00    0.24 ^ hold3/A (BUF_X8)
    24   56.56    0.02    0.04    0.28 ^ hold3/Z (BUF_X8)
                                         net3 (net)
                  0.02    0.01    0.29 ^ sper[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.29   data arrival time

                  0.00    0.50    0.50   clock core_clock (rise edge)
                          0.00    0.50   clock network delay (ideal)
                          0.00    0.50   clock reconvergence pessimism
                                  0.50 ^ sper[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.05    0.55   library recovery time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: clkcnt[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: treg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clkcnt[4]$_DFFE_PP_/CK (DFF_X1)
     1    1.66    0.01    0.08    0.08 v clkcnt[4]$_DFFE_PP_/Q (DFF_X1)
                                         clkcnt[4] (net)
                  0.01    0.00    0.08 v _0698_/A (BUF_X2)
     4   11.72    0.01    0.03    0.11 v _0698_/Z (BUF_X2)
                                         _0203_ (net)
                  0.01    0.00    0.11 v _0699_/A4 (NOR4_X4)
     7   14.17    0.06    0.10    0.21 ^ _0699_/ZN (NOR4_X4)
                                         _0204_ (net)
                  0.06    0.00    0.21 ^ _0713_/A1 (AND2_X2)
     7   17.72    0.02    0.06    0.27 ^ _0713_/ZN (AND2_X2)
                                         _0217_ (net)
                  0.02    0.00    0.27 ^ _0997_/A2 (AND3_X2)
     7   11.83    0.02    0.06    0.33 ^ _0997_/ZN (AND3_X2)
                                         _0392_ (net)
                  0.02    0.00    0.33 ^ _0998_/A (BUF_X4)
    10   16.09    0.01    0.03    0.36 ^ _0998_/Z (BUF_X4)
                                         _0393_ (net)
                  0.01    0.00    0.36 ^ _1010_/A2 (OR3_X1)
     1    1.10    0.01    0.03    0.39 ^ _1010_/ZN (OR3_X1)
                                         _0404_ (net)
                  0.01    0.00    0.39 ^ _1011_/A3 (AND3_X1)
     1    1.38    0.01    0.04    0.43 ^ _1011_/ZN (AND3_X1)
                                         _0084_ (net)
                  0.01    0.00    0.43 ^ treg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.43   data arrival time

                  0.00    0.50    0.50   clock core_clock (rise edge)
                          0.00    0.50   clock network delay (ideal)
                          0.00    0.50   clock reconvergence pessimism
                                  0.50 ^ treg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.47   library setup time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_i (input port clocked by core_clock)
Endpoint: sper[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10 ^ input external delay
     1    1.58    0.00    0.00    0.10 ^ rst_i (in)
                                         rst_i (net)
                  0.00    0.00    0.10 ^ input9/A (BUF_X1)
     2    4.44    0.01    0.03    0.13 ^ input9/Z (BUF_X1)
                                         net14 (net)
                  0.01    0.00    0.13 ^ hold4/A (CLKBUF_X1)
     1    0.88    0.01    0.03    0.15 ^ hold4/Z (CLKBUF_X1)
                                         net4 (net)
                  0.01    0.00    0.15 ^ hold2/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.18 ^ hold2/Z (CLKBUF_X1)
                                         net2 (net)
                  0.01    0.00    0.18 ^ hold5/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.20 ^ hold5/Z (CLKBUF_X1)
                                         net5 (net)
                  0.01    0.00    0.20 ^ hold1/A (CLKBUF_X1)
     1    6.67    0.02    0.04    0.24 ^ hold1/Z (CLKBUF_X1)
                                         net1 (net)
                  0.02    0.00    0.24 ^ hold3/A (BUF_X8)
    24   56.56    0.02    0.04    0.28 ^ hold3/Z (BUF_X8)
                                         net3 (net)
                  0.02    0.01    0.29 ^ sper[0]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.29   data arrival time

                  0.00    0.50    0.50   clock core_clock (rise edge)
                          0.00    0.50   clock network delay (ideal)
                          0.00    0.50   clock reconvergence pessimism
                                  0.50 ^ sper[0]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.05    0.55   library recovery time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: clkcnt[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: treg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ clkcnt[4]$_DFFE_PP_/CK (DFF_X1)
     1    1.66    0.01    0.08    0.08 v clkcnt[4]$_DFFE_PP_/Q (DFF_X1)
                                         clkcnt[4] (net)
                  0.01    0.00    0.08 v _0698_/A (BUF_X2)
     4   11.72    0.01    0.03    0.11 v _0698_/Z (BUF_X2)
                                         _0203_ (net)
                  0.01    0.00    0.11 v _0699_/A4 (NOR4_X4)
     7   14.17    0.06    0.10    0.21 ^ _0699_/ZN (NOR4_X4)
                                         _0204_ (net)
                  0.06    0.00    0.21 ^ _0713_/A1 (AND2_X2)
     7   17.72    0.02    0.06    0.27 ^ _0713_/ZN (AND2_X2)
                                         _0217_ (net)
                  0.02    0.00    0.27 ^ _0997_/A2 (AND3_X2)
     7   11.83    0.02    0.06    0.33 ^ _0997_/ZN (AND3_X2)
                                         _0392_ (net)
                  0.02    0.00    0.33 ^ _0998_/A (BUF_X4)
    10   16.09    0.01    0.03    0.36 ^ _0998_/Z (BUF_X4)
                                         _0393_ (net)
                  0.01    0.00    0.36 ^ _1010_/A2 (OR3_X1)
     1    1.10    0.01    0.03    0.39 ^ _1010_/ZN (OR3_X1)
                                         _0404_ (net)
                  0.01    0.00    0.39 ^ _1011_/A3 (AND3_X1)
     1    1.38    0.01    0.04    0.43 ^ _1011_/ZN (AND3_X1)
                                         _0084_ (net)
                  0.01    0.00    0.43 ^ treg[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.43   data arrival time

                  0.00    0.50    0.50   clock core_clock (rise edge)
                          0.00    0.50   clock network delay (ideal)
                          0.00    0.50   clock reconvergence pessimism
                                  0.50 ^ treg[1]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.47   library setup time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.13856780529022217

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6980

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
9.20316219329834

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8789

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clkcnt[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: treg[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ clkcnt[4]$_DFFE_PP_/CK (DFF_X1)
   0.08    0.08 v clkcnt[4]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.11 v _0698_/Z (BUF_X2)
   0.10    0.21 ^ _0699_/ZN (NOR4_X4)
   0.06    0.27 ^ _0713_/ZN (AND2_X2)
   0.06    0.33 ^ _0997_/ZN (AND3_X2)
   0.03    0.36 ^ _0998_/Z (BUF_X4)
   0.03    0.39 ^ _1010_/ZN (OR3_X1)
   0.04    0.43 ^ _1011_/ZN (AND3_X1)
   0.00    0.43 ^ treg[1]$_SDFFE_PN0P_/D (DFF_X1)
           0.43   data arrival time

   0.50    0.50   clock core_clock (rise edge)
   0.00    0.50   clock network delay (ideal)
   0.00    0.50   clock reconvergence pessimism
           0.50 ^ treg[1]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.03    0.47   library setup time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.43   data arrival time
---------------------------------------------------------
           0.04   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: spcr[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wfre$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ spcr[6]$_DFFE_PN0P_/CK (DFFR_X2)
   0.09    0.09 ^ spcr[6]$_DFFE_PN0P_/QN (DFFR_X2)
   0.01    0.10 v _1068_/ZN (NOR3_X1)
   0.00    0.10 v wfre$_SDFF_PN0_/D (DFF_X1)
           0.10   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ wfre$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.10   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4282

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0401

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
9.364783

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.63e-03   3.47e-04   1.08e-05   2.99e-03  52.9%
Combinational          1.48e-03   1.16e-03   1.54e-05   2.66e-03  47.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-03   1.50e-03   2.62e-05   5.64e-03 100.0%
                          72.9%      26.7%       0.5%
