-- generated by newgenasym Wed Sep 09 18:55:19 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity vg_4501ca_61p44m is
    port (    
	GND:       INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	OE:        INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	VC:        INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC);
end vg_4501ca_61p44m;
