 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:39:53 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.17
  Critical Path Slack:           0.01
  Critical Path Clk Period:      1.26
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1596
  Buf/Inv Cell Count:             203
  Buf Cell Count:                   1
  Inv Cell Count:                 202
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1401
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3034.479358
  Noncombinational Area:  1290.797418
  Buf/Inv Area:            267.867777
  Total Buffer Area:             3.81
  Total Inverter Area:         264.06
  Macro/Black Box Area:      0.000000
  Net Area:               1085.277296
  -----------------------------------
  Cell Area:              4325.276775
  Design Area:            5410.554071


  Design Rules
  -----------------------------------
  Total Number of Nets:          1845
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.26
  Logic Optimization:                  5.54
  Mapping Optimization:               24.32
  -----------------------------------------
  Overall Compile Time:               55.87
  Overall Compile Wall Clock Time:    57.60

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
