$version Generated by VerilatedVcd $end
$date Thu Oct 24 12:35:13 2024
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 k$ clk $end
  $var wire 16 5% d_out [15:0] $end
  $var wire  1 %% done $end
  $var wire 16 -% instr [15:0] $end
  $var wire  1 s$ reset $end
  $var wire  1 {$ run $end
  $scope module bigger $end
   $var wire  4 =% S0 [3:0] $end
   $var wire  4 E% S1 [3:0] $end
   $var wire  4 M% S2 [3:0] $end
   $var wire  4 U% S3 [3:0] $end
   $var wire  4 ]% S4 [3:0] $end
   $var wire  4 e% S5 [3:0] $end
   $var wire  4 m% S6 [3:0] $end
   $var wire  4 u% S7 [3:0] $end
   $var wire  4 }% S8 [3:0] $end
   $var wire  4 '& S9 [3:0] $end
   $var wire  8 A# addr [7:0] $end
   $var wire  1 k$ clk $end
   $var wire  4 )# cur_state [3:0] $end
   $var wire 16 5% d_out [15:0] $end
   $var wire  1 %% done $end
   $var wire 16 -% instr [15:0] $end
   $var wire 16 9# mem_out [15:0] $end
   $var wire  8 + new_pc [7:0] $end
   $var wire  4 # next_state [3:0] $end
   $var wire  1 s$ reset $end
   $var wire  1 {$ run $end
   $var wire  1 1# run_bitty $end
   $scope module instance1 $end
    $var wire  1 k$ clk $end
    $var wire  8 + d_in [7:0] $end
    $var wire  8 A# d_out [7:0] $end
    $var wire  1 %% en_pc $end
    $var wire  1 s$ reset $end
   $upscope $end
   $scope module instance2 $end
    $var wire  8 A# addr [7:0] $end
    $var wire  1 k$ clk $end
    $var wire 16 9# out [15:0] $end
   $upscope $end
   $scope module instance3 $end
    $var wire 16 -! alu_out [15:0] $end
    $var wire  3 M! alu_sel [2:0] $end
    $var wire  1 k$ clk $end
    $var wire 16 9# d_instr [15:0] $end
    $var wire 16 5% d_out [15:0] $end
    $var wire  1 %% done $end
    $var wire  8 ; en [7:0] $end
    $var wire  1 =! en_c $end
    $var wire  1 E! en_inst $end
    $var wire  1 5! en_s $end
    $var wire 16 U! im_d [15:0] $end
    $var wire 16 a# instruction [15:0] $end
    $var wire  4 3 mux_sel [3:0] $end
    $var wire 16 C out(0) [15:0] $end
    $var wire 16 D out(1) [15:0] $end
    $var wire 16 E out(2) [15:0] $end
    $var wire 16 F out(3) [15:0] $end
    $var wire 16 G out(4) [15:0] $end
    $var wire 16 H out(5) [15:0] $end
    $var wire 16 I out(6) [15:0] $end
    $var wire 16 J out(7) [15:0] $end
    $var wire 16 %! out_mux [15:0] $end
    $var wire 16 q# regc [15:0] $end
    $var wire 16 i# regs [15:0] $end
    $var wire  1 s$ reset $end
    $var wire  1 1# run $end
    $scope module alu_inst $end
     $var wire  3 G& ADD [2:0] $end
     $var wire  3 W& AND [2:0] $end
     $var wire  3 !' CMP [2:0] $end
     $var wire  3 _& OR [2:0] $end
     $var wire  3 o& SHL [2:0] $end
     $var wire  3 w& SHR [2:0] $end
     $var wire  3 O& SUB [2:0] $end
     $var wire  3 g& XOR [2:0] $end
     $var wire 16 -! alu_out [15:0] $end
     $var wire 16 i# in_a [15:0] $end
     $var wire 16 %! in_b [15:0] $end
     $var wire 16 -! res [15:0] $end
     $var wire  3 M! select [2:0] $end
    $upscope $end
    $scope module cpu_inst $end
     $var wire  2 /& S0 [1:0] $end
     $var wire  2 7& S1 [1:0] $end
     $var wire  2 ?& S2 [1:0] $end
     $var wire  1 k$ clk $end
     $var wire  2 y# cur_state [1:0] $end
     $var wire 16 a# d_inst [15:0] $end
     $var wire  1 %% done $end
     $var wire  8 ; en [7:0] $end
     $var wire  1 =! en_c $end
     $var wire  1 E! en_inst $end
     $var wire  1 5! en_s $end
     $var wire  2 #$ format [1:0] $end
     $var wire 16 U! im_d [15:0] $end
     $var wire  4 3 mux_sel [3:0] $end
     $var wire  2 ]! next_state [1:0] $end
     $var wire  1 s$ reset $end
     $var wire  1 1# run $end
     $var wire  3 M! sel [2:0] $end
    $upscope $end
    $scope module gen_dff(0) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 q# d_in [15:0] $end
      $var wire  1 G" en $end
      $var wire 16 +$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 )' starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module gen_dff(1) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 q# d_in [15:0] $end
      $var wire  1 O" en $end
      $var wire 16 3$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 )' starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module gen_dff(2) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 q# d_in [15:0] $end
      $var wire  1 W" en $end
      $var wire 16 ;$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 )' starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module gen_dff(3) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 q# d_in [15:0] $end
      $var wire  1 _" en $end
      $var wire 16 C$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 )' starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module gen_dff(4) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 q# d_in [15:0] $end
      $var wire  1 g" en $end
      $var wire 16 K$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 )' starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module gen_dff(5) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 q# d_in [15:0] $end
      $var wire  1 o" en $end
      $var wire 16 S$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 )' starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module gen_dff(6) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 q# d_in [15:0] $end
      $var wire  1 w" en $end
      $var wire 16 [$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 )' starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module gen_dff(7) $end
     $scope module reg_out $end
      $var wire  1 k$ clk $end
      $var wire 16 q# d_in [15:0] $end
      $var wire  1 !# en $end
      $var wire 16 c$ mux_out [15:0] $end
      $var wire  1 s$ reset $end
      $var wire 16 )' starting [15:0] $end
     $upscope $end
    $upscope $end
    $scope module mux_inst $end
     $var wire 16 )' def_val [15:0] $end
     $var wire 16 U! im_d [15:0] $end
     $var wire 16 %! mux_out [15:0] $end
     $var wire  4 3 mux_sel [3:0] $end
     $var wire 16 e! reg0 [15:0] $end
     $var wire 16 m! reg1 [15:0] $end
     $var wire 16 u! reg2 [15:0] $end
     $var wire 16 }! reg3 [15:0] $end
     $var wire 16 '" reg4 [15:0] $end
     $var wire 16 /" reg5 [15:0] $end
     $var wire 16 7" reg6 [15:0] $end
     $var wire 16 ?" reg7 [15:0] $end
    $upscope $end
    $scope module reg_c $end
     $var wire  1 k$ clk $end
     $var wire 16 -! d_in [15:0] $end
     $var wire  1 =! en $end
     $var wire 16 q# mux_out [15:0] $end
     $var wire  1 s$ reset $end
     $var wire 16 )' starting [15:0] $end
    $upscope $end
    $scope module reg_inst $end
     $var wire  1 k$ clk $end
     $var wire 16 9# d_in [15:0] $end
     $var wire  1 E! en $end
     $var wire 16 a# mux_out [15:0] $end
     $var wire  1 s$ reset $end
     $var wire 16 )' starting [15:0] $end
    $upscope $end
    $scope module reg_s $end
     $var wire  1 k$ clk $end
     $var wire 16 %! d_in [15:0] $end
     $var wire  1 5! en $end
     $var wire 16 i# mux_out [15:0] $end
     $var wire  1 s$ reset $end
     $var wire 16 )' starting [15:0] $end
    $upscope $end
   $upscope $end
   $scope module instance4 $end
    $var wire  8 A# address [7:0] $end
    $var wire  2 I# branch_cond [1:0] $end
    $var wire  2 Y# format [1:0] $end
    $var wire  8 Q# immediate [7:0] $end
    $var wire 16 9# instruction [15:0] $end
    $var wire 16 5% last_alu_result [15:0] $end
    $var wire  8 + new_pc [7:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0001 #
b00000001 +
b0000 3
b00000000 ;
b0000000000000000 C
b0000000000000000 D
b0000000000000000 E
b0000000000000000 F
b0000000000000000 G
b0000000000000000 H
b0000000000000000 I
b0000000000000000 J
b0000000000000000 %!
b0000000000000000 -!
15!
0=!
1E!
b000 M!
b0000000000000000 U!
b00 ]!
b0000000000000000 e!
b0000000000000000 m!
b0000000000000000 u!
b0000000000000000 }!
b0000000000000000 '"
b0000000000000000 /"
b0000000000000000 7"
b0000000000000000 ?"
0G"
0O"
0W"
0_"
0g"
0o"
0w"
0!#
b0000 )#
01#
b0010001000100001 9#
b00000000 A#
b00 I#
b00100010 Q#
b01 Y#
b0000000000000000 a#
b0000000000000000 i#
b0000000000000000 q#
b00 y#
b00 #$
b0000000000000000 +$
b0000000000000000 3$
b0000000000000000 ;$
b0000000000000000 C$
b0000000000000000 K$
b0000000000000000 S$
b0000000000000000 [$
b0000000000000000 c$
1k$
1s$
1{$
0%%
b0010001000100001 -%
b0000000000000000 5%
b0000 =%
b0001 E%
b0010 M%
b0011 U%
b0100 ]%
b0101 e%
b0110 m%
b0111 u%
b1000 }%
b1001 '&
b00 /&
b01 7&
b10 ?&
b000 G&
b001 O&
b010 W&
b011 _&
b100 g&
b101 o&
b110 w&
b111 !'
b0000000000000000 )'
#1
0k$
0s$
#2
b0010 #
b0001 3
b0000000000010001 U!
b0001 )#
b0010001000100001 a#
b01 #$
1k$
#3
0k$
#4
b0011 #
b0010 )#
1k$
#5
0k$
#6
b01 ]!
b0011 )#
11#
1k$
#7
0k$
#8
b1000 3
b0000000000010001 %!
b0000000000010001 -!
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#9
0k$
#10
b0000 #
b1001 3
b00000010 ;
b0000000000000000 %!
b0000000000000000 -!
0=!
1E!
b00 ]!
1O"
b0000000000010001 q#
b10 y#
1k$
0{$
1%%
b0000000000010001 5%
#11
0k$
1{$
#12
b0001 #
b00000010 +
b0001 3
b00000000 ;
b0000000000010001 D
b0000000000010001 %!
b0000000000010001 -!
15!
b0000000000010001 m!
0O"
b0000 )#
01#
b00000001 A#
b00 y#
b0000000000010001 3$
1k$
0%%
#13
0k$
#14
b0010 #
b0000000000100010 -!
b0001 )#
b1010000101000001 9#
b00010100 Q#
b0000000000010001 i#
1k$
b1010000101000001 -%
#15
0k$
#16
b0011 #
b0101 3
b0000000000000000 %!
b0000000000010001 -!
b0000000000001010 U!
b0010 )#
b1010000101000001 a#
1k$
#17
0k$
#18
b0000000000000000 -!
b01 ]!
b0011 )#
11#
b0000000000000000 i#
1k$
#19
0k$
#20
b1000 3
b0000000000001010 %!
b0000000000001010 -!
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#21
0k$
#22
b0000 #
b1001 3
b00100000 ;
b0000000000000000 %!
b0000000000000000 -!
0=!
1E!
b00 ]!
1o"
b0000000000001010 q#
b10 y#
1k$
0{$
1%%
b0000000000001010 5%
#23
0k$
1{$
#24
b0001 #
b00000011 +
b0101 3
b00000000 ;
b0000000000001010 H
b0000000000001010 %!
b0000000000001010 -!
15!
b0000000000001010 /"
0o"
b0000 )#
01#
b00000010 A#
b00 y#
b0000000000001010 S$
1k$
0%%
#25
0k$
#26
b0010 #
b0000000000010100 -!
b0001 )#
b0100001001000001 9#
b00100100 Q#
b0000000000001010 i#
1k$
b0100001001000001 -%
#27
0k$
#28
b0011 #
b0010 3
b0000000000000000 %!
b0000000000001010 -!
b0000000000010010 U!
b0010 )#
b0100001001000001 a#
1k$
#29
0k$
#30
b0000000000000000 -!
b01 ]!
b0011 )#
11#
b0000000000000000 i#
1k$
#31
0k$
#32
b1000 3
b0000000000010010 %!
b0000000000010010 -!
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#33
0k$
#34
b0000 #
b1001 3
b00000100 ;
b0000000000000000 %!
b0000000000000000 -!
0=!
1E!
b00 ]!
1W"
b0000000000010010 q#
b10 y#
1k$
0{$
1%%
b0000000000010010 5%
#35
0k$
1{$
#36
b0001 #
b00000100 +
b0010 3
b00000000 ;
b0000000000010010 E
b0000000000010010 %!
b0000000000010010 -!
15!
b0000000000010010 u!
0W"
b0000 )#
01#
b00000011 A#
b00 y#
b0000000000010010 ;$
1k$
0%%
#37
0k$
#38
b0010 #
b0000000000100100 -!
b0001 )#
b0000010000000011 9#
b01000000 Q#
b11 Y#
b0000000000010010 i#
1k$
b0000010000000011 -%
#39
0k$
#40
b0011 #
b0000 3
b0000000000000000 %!
b0000000000010010 -!
b0000000000100000 U!
b0010 )#
b0000010000000011 a#
b11 #$
1k$
#41
0k$
#42
b0000000000000000 -!
b01 ]!
b0011 )#
11#
b0000000000000000 i#
1k$
#43
0k$
#44
b1001 3
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#45
0k$
#46
b0000 #
b00000001 ;
0=!
1E!
b00 ]!
1G"
b0000000000000000 q#
b10 y#
1k$
0{$
1%%
b0000000000000000 5%
#47
0k$
1{$
#48
b0001 #
b00000101 +
b0000 3
b00000000 ;
15!
0G"
b0000 )#
01#
b00000100 A#
b00 y#
1k$
0%%
#49
0k$
#50
b0010 #
b0001 )#
b1010100000000111 9#
b01 I#
b10000000 Q#
1k$
b1010100000000111 -%
#51
0k$
#52
b0011 #
b0101 3
b0000000000001010 %!
b0000000000001010 -!
b0000000001000000 U!
b0010 )#
b1010100000000111 a#
1k$
#53
0k$
#54
b0000000000010100 -!
b01 ]!
b0011 )#
11#
b0000000000001010 i#
1k$
#55
0k$
#56
b1001 3
b0000000000000000 %!
b0000000000001010 -!
05!
1=!
0E!
b001 M!
b10 ]!
b01 y#
1k$
#57
0k$
#58
b0000 #
b00100000 ;
0=!
1E!
b000 M!
b00 ]!
1o"
b0000000000001010 q#
b10 y#
1k$
0{$
1%%
b0000000000001010 5%
#59
0k$
1{$
#60
b0001 #
b00000110 +
b0101 3
b00000000 ;
b0000000000001010 %!
b0000000000010100 -!
15!
0o"
b0000 )#
01#
b00000101 A#
b00 y#
1k$
0%%
#61
0k$
#62
b0010 #
b0001 )#
b0000000000000001 9#
b00 I#
b00000000 Q#
b01 Y#
1k$
b0000000000000001 -%
#63
0k$
#64
b0011 #
b0000 3
b0000000000000000 %!
b0000000000001010 -!
b0000000000000000 U!
b0010 )#
b0000000000000001 a#
b01 #$
1k$
#65
0k$
#66
b0000000000000000 -!
b01 ]!
b0011 )#
11#
b0000000000000000 i#
1k$
#67
0k$
#68
b1000 3
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#69
0k$
#70
b0000 #
b1001 3
b00000001 ;
0=!
1E!
b00 ]!
1G"
b0000000000000000 q#
b10 y#
1k$
0{$
1%%
b0000000000000000 5%
#71
0k$
1{$
#72
b0001 #
b00000111 +
b0000 3
b00000000 ;
15!
0G"
b0000 )#
01#
b00000110 A#
b00 y#
1k$
0%%
#73
0k$
#74
b0010 #
b0001 )#
1k$
#75
0k$
#76
b0011 #
b0010 )#
1k$
#77
0k$
#78
b01 ]!
b0011 )#
11#
1k$
#79
0k$
#80
b1000 3
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#81
0k$
#82
b0000 #
b1001 3
b00000001 ;
0=!
1E!
b00 ]!
1G"
b10 y#
1k$
0{$
1%%
#83
0k$
1{$
#84
b0001 #
b00001000 +
b0000 3
b00000000 ;
15!
0G"
b0000 )#
01#
b00000111 A#
b00 y#
1k$
0%%
#85
0k$
#86
b0010 #
b0001 )#
b0000000000000000 9#
b00 Y#
1k$
b0000000000000000 -%
#87
0k$
#88
b0011 #
b0010 )#
b0000000000000000 a#
b00 #$
1k$
#89
0k$
#90
b01 ]!
b0011 )#
11#
1k$
#91
0k$
#92
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#93
0k$
#94
b0000 #
b1001 3
b00000001 ;
0=!
1E!
b00 ]!
1G"
b10 y#
1k$
0{$
1%%
#95
0k$
1{$
#96
b0001 #
b00001001 +
b0000 3
b00000000 ;
15!
0G"
b0000 )#
01#
b00001000 A#
b00 y#
1k$
0%%
#97
0k$
#98
b0010 #
b0001 )#
1k$
#99
0k$
#100
b0011 #
b0010 )#
1k$
#101
0k$
#102
b01 ]!
b0011 )#
11#
1k$
#103
0k$
#104
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#105
0k$
#106
b0000 #
b1001 3
b00000001 ;
0=!
1E!
b00 ]!
1G"
b10 y#
1k$
0{$
1%%
#107
0k$
1{$
#108
b0001 #
b00001010 +
b0000 3
b00000000 ;
15!
0G"
b0000 )#
01#
b00001001 A#
b00 y#
1k$
0%%
#109
0k$
#110
b0010 #
b0001 )#
1k$
#111
0k$
#112
b0011 #
b0010 )#
1k$
#113
0k$
#114
b01 ]!
b0011 )#
11#
1k$
#115
0k$
#116
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#117
0k$
#118
b0000 #
b1001 3
b00000001 ;
0=!
1E!
b00 ]!
1G"
b10 y#
1k$
0{$
1%%
#119
0k$
1{$
#120
b0001 #
b00001011 +
b0000 3
b00000000 ;
15!
0G"
b0000 )#
01#
b00001010 A#
b00 y#
1k$
0%%
#121
0k$
#122
b0010 #
b0001 )#
1k$
#123
0k$
#124
b0011 #
b0010 )#
1k$
#125
0k$
#126
b01 ]!
b0011 )#
11#
1k$
#127
0k$
#128
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#129
0k$
#130
b0000 #
b1001 3
b00000001 ;
0=!
1E!
b00 ]!
1G"
b10 y#
1k$
0{$
1%%
#131
0k$
1{$
#132
b0001 #
b00001100 +
b0000 3
b00000000 ;
15!
0G"
b0000 )#
01#
b00001011 A#
b00 y#
1k$
0%%
#133
0k$
#134
b0010 #
b0001 )#
1k$
#135
0k$
#136
b0011 #
b0010 )#
1k$
#137
0k$
#138
b01 ]!
b0011 )#
11#
1k$
#139
0k$
#140
05!
1=!
0E!
b10 ]!
b01 y#
1k$
#141
0k$
#142
b0000 #
b1001 3
b00000001 ;
0=!
1E!
b00 ]!
1G"
b10 y#
1k$
0{$
1%%
#143
0k$
1{$
#144
b0001 #
b00001101 +
b0000 3
b00000000 ;
15!
0G"
b0000 )#
01#
b00001100 A#
b00 y#
1k$
0%%
#145
0k$
#146
b0010 #
b0001 )#
1k$
#147
0k$
#148
b0011 #
b0010 )#
1k$
#149
0k$
#150
b01 ]!
b0011 )#
11#
1k$
