<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 257</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:16px;font-family:Times;color:#0860a8;}
	.ft06{font-size:18px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page257-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a257.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:775px;white-space:nowrap" class="ft00">Vol. 1&#160;11-3</p>
<p style="position:absolute;top:47px;left:401px;white-space:nowrap" class="ft01">PROGRAMMING&#160;WITH INTEL® STREAMING SIMD EXTENSIONS 2&#160;(INTEL® SSE2)</p>
<p style="position:absolute;top:100px;left:94px;white-space:nowrap" class="ft07">information on the&#160;functions of these flags see&#160;<a href="o_7281d5ea06a5b67a-241.html">Section&#160;10.2.3.4, “Denormals-Are-Zeros,”&#160;an</a><a href="o_7281d5ea06a5b67a-240.html">d Section&#160;10.2.3.3,&#160;<br/>“Flush-To-Zero.”</a></p>
<p style="position:absolute;top:139px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:139px;left:95px;white-space:nowrap" class="ft07"><b>MMX&#160;registers&#160;—</b>&#160;These&#160;eight&#160;registers (see<a href="o_7281d5ea06a5b67a-227.html">&#160;Figure&#160;9-2)&#160;</a>are used&#160;to&#160;perform operations on 64-bit&#160;packed&#160;<br/>integer data.&#160;They are&#160;also used to&#160;hold&#160;operands&#160;for&#160;some operations performed between MMX and&#160;XMM&#160;<br/>registers. MMX&#160;registers are&#160;referenced by the names MM0&#160;through&#160;MM7.</p>
<p style="position:absolute;top:194px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:195px;left:95px;white-space:nowrap" class="ft07"><b>General-purpose registers&#160;—</b>&#160;The eight general-purpose registers&#160;(see&#160;<a href="o_7281d5ea06a5b67a-72.html">Figure&#160;3-5</a>)&#160;are&#160;used&#160;along&#160;with&#160;the&#160;<br/>existing IA-32 addressing&#160;modes&#160;to address&#160;operands in&#160;memory.&#160;MMX and XMM&#160;registers cannot be used to&#160;<br/>address&#160;memory. The&#160;general-purpose&#160;registers are&#160;also&#160;used&#160;to hold&#160;operands&#160;for some&#160;SSE2&#160;instructions.&#160;<br/>These&#160;registers are&#160;referenced by&#160;the names EAX,&#160;EBX,&#160;ECX,&#160;EDX,&#160;EBP,&#160;ESI, EDI, and&#160;ESP.</p>
<p style="position:absolute;top:266px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:267px;left:95px;white-space:nowrap" class="ft07"><b>EFLAGS&#160;register&#160;—</b>&#160;This 32-bit&#160;register&#160;(see<a href="o_7281d5ea06a5b67a-76.html">&#160;Figure&#160;3-8) is</a>&#160;used&#160;to record&#160;the&#160;results&#160;of&#160;some&#160;compare&#160;<br/>operations.</p>
<p style="position:absolute;top:334px;left:69px;white-space:nowrap" class="ft05">11.2.1&#160;</p>
<p style="position:absolute;top:334px;left:149px;white-space:nowrap" class="ft05">SSE2 in 64-Bit Mode and Compatibility Mode</p>
<p style="position:absolute;top:364px;left:69px;white-space:nowrap" class="ft07">In compatibility mode, SSE2&#160;extensions function like&#160;they&#160;do in protected mode. In&#160;64-bit mode, eight additional&#160;<br/>XMM&#160;registers are accessible.&#160;Registers XMM8-XMM15 are&#160;accessed&#160;by&#160;using REX prefixes.&#160;<br/>Memory operands&#160;are specified&#160;using the&#160;ModR/M, SIB encoding describ<a href="o_7281d5ea06a5b67a-82.html">ed in&#160;Section&#160;3.7.5.<br/></a>Some&#160;SSE2 instructions may be&#160;used&#160;to operate&#160;on general-purpose registers.&#160;Use&#160;the REX.W&#160;prefix to&#160;access&#160;64-<br/>bit general-purpose registers. Note&#160;that if&#160;a REX&#160;prefix&#160;is used&#160;when it&#160;has no meaning, the&#160;prefix is&#160;ignored.</p>
<p style="position:absolute;top:496px;left:69px;white-space:nowrap" class="ft05">11.2.2&#160;</p>
<p style="position:absolute;top:496px;left:149px;white-space:nowrap" class="ft05">Compatibility of&#160;SSE2 Extensions with SSE, MMX</p>
<p style="position:absolute;top:517px;left:149px;white-space:nowrap" class="ft05">Technology and x87 FPU Programming Environment</p>
<p style="position:absolute;top:547px;left:69px;white-space:nowrap" class="ft07">SSE2 extensions&#160;do&#160;not&#160;introduce any new state&#160;to the&#160;IA-32 execution&#160;environment beyond&#160;that of SSE. SSE2&#160;<br/>extensions&#160;represent an&#160;enhancement of SSE&#160;extensions; they are fully compatible and&#160;share&#160;the same&#160;state&#160;infor-<br/>mation. SSE&#160;and SSE2 instructions can be&#160;executed&#160;together in the&#160;same instruction stream without&#160;the need to&#160;<br/>save&#160;state when&#160;switching between instruction sets.<br/>XMM registers&#160;are independent of the x87&#160;FPU&#160;and&#160;MMX&#160;registers;&#160;so&#160;SSE&#160;and&#160;SSE2 operations performed on&#160;XMM&#160;<br/>registers can be&#160;performed in parallel with x87 FPU&#160;or MMX&#160;technology operations (see&#160;<a href="o_7281d5ea06a5b67a-275.html">Section 11.6.7, “Interaction&#160;<br/>of SSE/SSE2 Instructions with&#160;x87&#160;FPU and&#160;MMX&#160;Instructions”).<br/></a>The FXSAVE and&#160;FXRSTOR&#160;instructions save and restore&#160;the SSE and SSE2&#160;states along with the x87 FPU and MMX&#160;<br/>states.</p>
<p style="position:absolute;top:745px;left:69px;white-space:nowrap" class="ft05">11.2.3 Denormals-Are-Zeros&#160;</p>
<p style="position:absolute;top:745px;left:324px;white-space:nowrap" class="ft05">Flag</p>
<p style="position:absolute;top:775px;left:69px;white-space:nowrap" class="ft07">The&#160;denormals-are-zeros flag&#160;(bit&#160;6 in&#160;the MXCSR&#160;register)&#160;was introduced into&#160;the IA-32 architecture&#160;with&#160;the&#160;<br/>SSE2&#160;extensions.&#160;S<a href="o_7281d5ea06a5b67a-241.html">ee Section 10.2.3.4, “Denormals-Are-Zeros,”</a>&#160;for a&#160;description&#160;of this flag.</p>
<p style="position:absolute;top:847px;left:69px;white-space:nowrap" class="ft06">11.3 SSE2&#160;</p>
<p style="position:absolute;top:847px;left:201px;white-space:nowrap" class="ft06">DATA&#160;</p>
<p style="position:absolute;top:847px;left:259px;white-space:nowrap" class="ft06">TYPES</p>
<p style="position:absolute;top:883px;left:69px;white-space:nowrap" class="ft07">SSE2 extensions introduced&#160;one 128-bit packed floating-point data type&#160;and four&#160;128-bit SIMD&#160;integer data&#160;types&#160;<br/>to&#160;the IA-32 architecture&#160;(s<a href="o_7281d5ea06a5b67a-258.html">ee Figure&#160;11-2)</a>.&#160;</p>
<p style="position:absolute;top:922px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:922px;left:95px;white-space:nowrap" class="ft07"><b>Packed double-precision floating-point —</b>&#160;This&#160;128-bit data type consists&#160;of&#160;two&#160;IEEE 64-bit&#160;double-<br/>precision&#160;floating-point values&#160;packed into a&#160;double&#160;quadword. (See<a href="o_7281d5ea06a5b67a-87.html">&#160;Figure&#160;4-3 fo</a>r the&#160;layout of a&#160;64-bit&#160;<br/>double-precision&#160;floating-point&#160;value; refer&#160;<a href="o_7281d5ea06a5b67a-88.html">to Section 4.2.2,&#160;“Floating-Point Data Types,”&#160;</a>for&#160;a detailed&#160;<br/>description of&#160;double-precision floating-point&#160;values.)</p>
<p style="position:absolute;top:994px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:994px;left:95px;white-space:nowrap" class="ft07"><b>128-bit packed&#160;integers —</b>&#160;The four&#160;128-bit&#160;packed&#160;integer data types can contain 16&#160;byte integers, 8 word&#160;<br/>integers, 4 doubleword integers,&#160;or 2&#160;quadword&#160;integers.&#160;(Ref<a href="o_7281d5ea06a5b67a-92.html">er to Section 4.6.2,&#160;“128-Bit&#160;Packed&#160;SIMD&#160;Data&#160;<br/>Types,” for a&#160;</a>detailed&#160;description of the&#160;128-bit packed&#160;integers.)</p>
</div>
</body>
</html>
