// Seed: 2922725628
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  reg id_3;
  assign id_3 = 1;
  always
    if (1'd0 && id_1) begin
      id_3 <= 1'h0;
    end
  assign id_3 = 1;
endmodule
macromodule module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8
);
  wire  id_10;
  uwire id_11;
  assign id_1  = id_10;
  assign id_11 = 1;
  module_0(
      id_11, id_11
  );
  wire id_12;
endmodule
