--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7a100t,fgg484,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    7.192(F)|      SLOW  |    1.681(F)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock clk_s
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    3.776(R)|      SLOW  |    0.402(R)|      SLOW  |clk_s_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_s to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |         9.782(R)|      SLOW  |         3.932(R)|      FAST  |clk_s_BUFGP       |   0.000|
an<1>       |         8.285(R)|      SLOW  |         3.086(R)|      FAST  |clk_s_BUFGP       |   0.000|
an<2>       |         8.535(R)|      SLOW  |         3.248(R)|      FAST  |clk_s_BUFGP       |   0.000|
seg<1>      |        10.904(R)|      SLOW  |         3.899(R)|      FAST  |clk_s_BUFGP       |   0.000|
seg<2>      |        10.590(R)|      SLOW  |         3.987(R)|      FAST  |clk_s_BUFGP       |   0.000|
seg<3>      |        10.563(R)|      SLOW  |         3.941(R)|      FAST  |clk_s_BUFGP       |   0.000|
seg<4>      |        10.927(R)|      SLOW  |         4.074(R)|      FAST  |clk_s_BUFGP       |   0.000|
seg<5>      |        10.825(R)|      SLOW  |         4.075(R)|      FAST  |clk_s_BUFGP       |   0.000|
seg<6>      |        11.270(R)|      SLOW  |         4.058(R)|      FAST  |clk_s_BUFGP       |   0.000|
seg<7>      |        11.321(R)|      SLOW  |         4.275(R)|      FAST  |clk_s_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    2.175|   11.703|    9.750|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.224|   12.163|         |         |
clk_s          |    3.498|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 17 21:46:35 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4962 MB



