// Seed: 1330457981
module module_0 (
    output supply0 id_0,
    output wand id_1,
    output tri1 id_2
);
  assign module_1.type_2 = 0;
  wor id_4;
  assign id_2 = id_4;
  wire id_5;
  wire id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 id_6
);
  supply1 id_8 = {id_2, 1};
  nor primCall (id_4, id_6, id_0, id_1, id_2, id_8);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_4
  );
endmodule
module module_2;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    input supply1 id_0,
    input wand id_1,
    input wand id_2
);
  wire id_4;
  module_2 modCall_1 ();
endmodule
