{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 10:35:28 2016 " "Info: Processing started: Tue Dec 13 10:35:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 11Counter -c 11Counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 11Counter -c 11Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11Counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 11Counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 11Counter " "Info: Found entity 1: 11Counter" {  } { { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "11Counter " "Info: Elaborating entity \"11Counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst1 " "Info: Elaborating entity \"7448\" for hierarchy \"7448:inst1\"" {  } { { "11Counter.bdf" "inst1" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 24 576 696 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst1 " "Info: Elaborated megafunction instantiation \"7448:inst1\"" {  } { { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 24 576 696 184 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "PlainCounter.v 1 1 " "Warning: Using design file PlainCounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PlainCounter " "Info: Found entity 1: PlainCounter" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlainCounter PlainCounter:inst " "Info: Elaborating entity \"PlainCounter\" for hierarchy \"PlainCounter:inst\"" {  } { { "11Counter.bdf" "inst" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 72 192 288 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlainCounter.v(9) " "Warning (10230): Verilog HDL assignment warning at PlainCounter.v(9): truncated value with size 32 to match size of target (4)" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlainCounter.v(14) " "Warning (10230): Verilog HDL assignment warning at PlainCounter.v(14): truncated value with size 32 to match size of target (4)" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "qH\[3\] GND " "Warning (13410): Pin \"qH\[3\]\" is stuck at GND" {  } { { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qH\[2\] GND " "Warning (13410): Pin \"qH\[2\]\" is stuck at GND" {  } { { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "qH\[1\] GND " "Warning (13410): Pin \"qH\[1\]\" is stuck at GND" {  } { { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Info: Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Info: Implemented 14 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 10:35:32 2016 " "Info: Processing ended: Tue Dec 13 10:35:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 10:35:34 2016 " "Info: Processing started: Tue Dec 13 10:35:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "11Counter EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"11Counter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Info: Pin a not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { a } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 40 736 912 56 "a" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qL\[3\] " "Info: Pin qL\[3\] not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qL[3] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 336 512 112 "qL\[3..0\]" "" } { 32 520 576 48 "qL\[0\]" "" } { 24 488 504 64 "qL\[1\]" "" } { 0 464 480 80 "qL\[2\]" "" } { 32 376 392 88 "qL\[3\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qL[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qL\[2\] " "Info: Pin qL\[2\] not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qL[2] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 336 512 112 "qL\[3..0\]" "" } { 32 520 576 48 "qL\[0\]" "" } { 24 488 504 64 "qL\[1\]" "" } { 0 464 480 80 "qL\[2\]" "" } { 32 376 392 88 "qL\[3\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qL[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qL\[1\] " "Info: Pin qL\[1\] not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qL[1] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 336 512 112 "qL\[3..0\]" "" } { 32 520 576 48 "qL\[0\]" "" } { 24 488 504 64 "qL\[1\]" "" } { 0 464 480 80 "qL\[2\]" "" } { 32 376 392 88 "qL\[3\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qL[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qL\[0\] " "Info: Pin qL\[0\] not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qL[0] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 336 512 112 "qL\[3..0\]" "" } { 32 520 576 48 "qL\[0\]" "" } { 24 488 504 64 "qL\[1\]" "" } { 0 464 480 80 "qL\[2\]" "" } { 32 376 392 88 "qL\[3\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qL[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Info: Pin b not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { b } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 56 736 912 72 "b" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c " "Info: Pin c not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { c } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 72 736 912 88 "c" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d " "Info: Pin d not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { d } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 88 736 912 104 "d" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e " "Info: Pin e not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { e } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 104 736 912 120 "e" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { e } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "f " "Info: Pin f not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { f } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 120 736 912 136 "f" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { f } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "g " "Info: Pin g not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { g } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 136 736 912 152 "g" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout " "Info: Pin cout not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { cout } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 128 336 512 144 "cout" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cout } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qH\[3\] " "Info: Pin qH\[3\] not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qH[3] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qH\[2\] " "Info: Pin qH\[2\] not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qH[2] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qH\[1\] " "Info: Pin qH\[1\] not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qH[1] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "qH\[0\] " "Info: Pin qH\[0\] not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qH[0] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { clk } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 1 16 0 " "Info: Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 1 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 20 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.989 ns register register " "Info: Estimated most critical path is register to register delay of 0.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PlainCounter:inst\|qL\[2\] 1 REG LAB_X33_Y10 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y10; Fanout = 12; REG Node = 'PlainCounter:inst\|qL\[2\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qL[2] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns PlainCounter:inst\|qL~7 2 COMB LAB_X33_Y10 1 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = LAB_X33_Y10; Fanout = 1; COMB Node = 'PlainCounter:inst\|qL~7'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { PlainCounter:inst|qL[2] PlainCounter:inst|qL~7 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.989 ns PlainCounter:inst\|qL\[0\] 3 REG LAB_X33_Y10 13 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.989 ns; Loc. = LAB_X33_Y10; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PlainCounter:inst|qL~7 PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 31.75 % ) " "Info: Total cell delay = 0.314 ns ( 31.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 68.25 % ) " "Info: Total interconnect delay = 0.675 ns ( 68.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PlainCounter:inst|qL[2] PlainCounter:inst|qL~7 PlainCounter:inst|qL[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a 0 " "Info: Pin \"a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qL\[3\] 0 " "Info: Pin \"qL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qL\[2\] 0 " "Info: Pin \"qL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qL\[1\] 0 " "Info: Pin \"qL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qL\[0\] 0 " "Info: Pin \"qL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b 0 " "Info: Pin \"b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "c 0 " "Info: Pin \"c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d 0 " "Info: Pin \"d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "e 0 " "Info: Pin \"e\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f 0 " "Info: Pin \"f\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g 0 " "Info: Pin \"g\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cout 0 " "Info: Pin \"cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qH\[3\] 0 " "Info: Pin \"qH\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qH\[2\] 0 " "Info: Pin \"qH\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qH\[1\] 0 " "Info: Pin \"qH\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "qH\[0\] 0 " "Info: Pin \"qH\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qH\[3\] GND " "Info: Pin qH\[3\] has GND driving its datain port" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qH[3] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qH\[2\] GND " "Info: Pin qH\[2\] has GND driving its datain port" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qH[2] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "qH\[1\] GND " "Info: Pin qH\[1\] has GND driving its datain port" {  } { { "g:/quartlss2/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartlss2/quartus/bin/pin_planner.ppl" { qH[1] } } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 112 336 512 128 "qH\[3..0\]" "" } } } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { qH[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 10:35:39 2016 " "Info: Processing ended: Tue Dec 13 10:35:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 10:35:40 2016 " "Info: Processing started: Tue Dec 13 10:35:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 10:35:46 2016 " "Info: Processing ended: Tue Dec 13 10:35:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 10:35:49 2016 " "Info: Processing started: Tue Dec 13 10:35:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 11Counter -c 11Counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } } { "g:/quartlss2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartlss2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "PlainCounter:inst\|Equal0 " "Info: Detected gated clock \"PlainCounter:inst\|Equal0\" as buffer" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 5 -1 0 } } { "g:/quartlss2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartlss2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PlainCounter:inst\|qL\[2\] " "Info: Detected ripple clock \"PlainCounter:inst\|qL\[2\]\" as buffer" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } } { "g:/quartlss2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartlss2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|qL\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PlainCounter:inst\|qL\[0\] " "Info: Detected ripple clock \"PlainCounter:inst\|qL\[0\]\" as buffer" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } } { "g:/quartlss2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartlss2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|qL\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PlainCounter:inst\|qL\[3\] " "Info: Detected ripple clock \"PlainCounter:inst\|qL\[3\]\" as buffer" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } } { "g:/quartlss2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartlss2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|qL\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PlainCounter:inst\|qL\[1\] " "Info: Detected ripple clock \"PlainCounter:inst\|qL\[1\]\" as buffer" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } } { "g:/quartlss2/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartlss2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PlainCounter:inst\|qL\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register PlainCounter:inst\|qL\[0\] PlainCounter:inst\|qL\[3\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"PlainCounter:inst\|qL\[0\]\" and destination register \"PlainCounter:inst\|qL\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.503 ns + Longest register register " "Info: + Longest register to register delay is 1.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PlainCounter:inst\|qL\[0\] 1 REG LCFF_X33_Y10_N23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.604 ns) 1.395 ns PlainCounter:inst\|qL~5 2 COMB LCCOMB_X33_Y10_N12 1 " "Info: 2: + IC(0.791 ns) + CELL(0.604 ns) = 1.395 ns; Loc. = LCCOMB_X33_Y10_N12; Fanout = 1; COMB Node = 'PlainCounter:inst\|qL~5'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { PlainCounter:inst|qL[0] PlainCounter:inst|qL~5 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.503 ns PlainCounter:inst\|qL\[3\] 3 REG LCFF_X33_Y10_N13 11 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.503 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst\|qL\[3\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PlainCounter:inst|qL~5 PlainCounter:inst|qL[3] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.712 ns ( 47.37 % ) " "Info: Total cell delay = 0.712 ns ( 47.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.791 ns ( 52.63 % ) " "Info: Total interconnect delay = 0.791 ns ( 52.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { PlainCounter:inst|qL[0] PlainCounter:inst|qL~5 PlainCounter:inst|qL[3] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "1.503 ns" { PlainCounter:inst|qL[0] {} PlainCounter:inst|qL~5 {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.791ns 0.000ns } { 0.000ns 0.604ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.248 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.666 ns) 2.248 ns PlainCounter:inst\|qL\[3\] 2 REG LCFF_X33_Y10_N13 11 " "Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst\|qL\[3\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 79.00 % ) " "Info: Total cell delay = 1.776 ns ( 79.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.472 ns ( 21.00 % ) " "Info: Total interconnect delay = 0.472 ns ( 21.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.248 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.666 ns) 2.248 ns PlainCounter:inst\|qL\[0\] 2 REG LCFF_X33_Y10_N23 13 " "Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 79.00 % ) " "Info: Total cell delay = 1.776 ns ( 79.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.472 ns ( 21.00 % ) " "Info: Total interconnect delay = 0.472 ns ( 21.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { PlainCounter:inst|qL[0] PlainCounter:inst|qL~5 PlainCounter:inst|qL[3] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "1.503 ns" { PlainCounter:inst|qL[0] {} PlainCounter:inst|qL~5 {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.791ns 0.000ns } { 0.000ns 0.604ns 0.108ns } "" } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qL[3] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { PlainCounter:inst|qL[3] {} } {  } {  } "" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PlainCounter:inst\|qH\[0\] PlainCounter:inst\|qH\[0\] clk 280 ps " "Info: Found hold time violation between source  pin or register \"PlainCounter:inst\|qH\[0\]\" and destination pin or register \"PlainCounter:inst\|qH\[0\]\" for clock \"clk\" (Hold time is 280 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.779 ns + Largest " "Info: + Largest clock skew is 0.779 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.280 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.970 ns) 2.552 ns PlainCounter:inst\|qL\[0\] 2 REG LCFF_X33_Y10_N23 13 " "Info: 2: + IC(0.472 ns) + CELL(0.970 ns) = 2.552 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.651 ns) 3.994 ns PlainCounter:inst\|Equal0 3 COMB LCCOMB_X33_Y10_N4 2 " "Info: 3: + IC(0.791 ns) + CELL(0.651 ns) = 3.994 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 2; COMB Node = 'PlainCounter:inst\|Equal0'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { PlainCounter:inst|qL[0] PlainCounter:inst|Equal0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.666 ns) 5.280 ns PlainCounter:inst\|qH\[0\] 4 REG LCFF_X33_Y10_N27 3 " "Info: 4: + IC(0.620 ns) + CELL(0.666 ns) = 5.280 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst\|qH\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 64.34 % ) " "Info: Total cell delay = 3.397 ns ( 64.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.883 ns ( 35.66 % ) " "Info: Total interconnect delay = 1.883 ns ( 35.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { clk PlainCounter:inst|qL[0] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "5.280 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.791ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.501 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.970 ns) 2.552 ns PlainCounter:inst\|qL\[3\] 2 REG LCFF_X33_Y10_N13 11 " "Info: 2: + IC(0.472 ns) + CELL(0.970 ns) = 2.552 ns; Loc. = LCFF_X33_Y10_N13; Fanout = 11; REG Node = 'PlainCounter:inst\|qL\[3\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { clk PlainCounter:inst|qL[3] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.206 ns) 3.215 ns PlainCounter:inst\|Equal0 3 COMB LCCOMB_X33_Y10_N4 2 " "Info: 3: + IC(0.457 ns) + CELL(0.206 ns) = 3.215 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 2; COMB Node = 'PlainCounter:inst\|Equal0'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { PlainCounter:inst|qL[3] PlainCounter:inst|Equal0 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.666 ns) 4.501 ns PlainCounter:inst\|qH\[0\] 4 REG LCFF_X33_Y10_N27 3 " "Info: 4: + IC(0.620 ns) + CELL(0.666 ns) = 4.501 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst\|qH\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.952 ns ( 65.59 % ) " "Info: Total cell delay = 2.952 ns ( 65.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 34.41 % ) " "Info: Total interconnect delay = 1.549 ns ( 34.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "4.501 ns" { clk PlainCounter:inst|qL[3] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "4.501 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.457ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { clk PlainCounter:inst|qL[0] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "5.280 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.791ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.666ns } "" } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "4.501 ns" { clk PlainCounter:inst|qL[3] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "4.501 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.457ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PlainCounter:inst\|qH\[0\] 1 REG LCFF_X33_Y10_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst\|qH\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns PlainCounter:inst\|qH\[0\]~4 2 COMB LCCOMB_X33_Y10_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'PlainCounter:inst\|qH\[0\]~4'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { PlainCounter:inst|qH[0] PlainCounter:inst|qH[0]~4 } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns PlainCounter:inst\|qH\[0\] 3 REG LCFF_X33_Y10_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 3; REG Node = 'PlainCounter:inst\|qH\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { PlainCounter:inst|qH[0]~4 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { PlainCounter:inst|qH[0] PlainCounter:inst|qH[0]~4 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { PlainCounter:inst|qH[0] {} PlainCounter:inst|qH[0]~4 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "5.280 ns" { clk PlainCounter:inst|qL[0] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "5.280 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.791ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.651ns 0.666ns } "" } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "4.501 ns" { clk PlainCounter:inst|qL[3] PlainCounter:inst|Equal0 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "4.501 ns" { clk {} clk~combout {} PlainCounter:inst|qL[3] {} PlainCounter:inst|Equal0 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.472ns 0.457ns 0.620ns } { 0.000ns 1.110ns 0.970ns 0.206ns 0.666ns } "" } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { PlainCounter:inst|qH[0] PlainCounter:inst|qH[0]~4 PlainCounter:inst|qH[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { PlainCounter:inst|qH[0] {} PlainCounter:inst|qH[0]~4 {} PlainCounter:inst|qH[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk a PlainCounter:inst\|qL\[0\] 11.625 ns register " "Info: tco from clock \"clk\" to destination pin \"a\" through register \"PlainCounter:inst\|qL\[0\]\" is 11.625 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.248 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 4 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 4; CLK Node = 'clk'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 96 -8 160 112 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.666 ns) 2.248 ns PlainCounter:inst\|qL\[0\] 2 REG LCFF_X33_Y10_N23 13 " "Info: 2: + IC(0.472 ns) + CELL(0.666 ns) = 2.248 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 79.00 % ) " "Info: Total cell delay = 1.776 ns ( 79.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.472 ns ( 21.00 % ) " "Info: Total interconnect delay = 0.472 ns ( 21.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.073 ns + Longest register pin " "Info: + Longest register to pin delay is 9.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PlainCounter:inst\|qL\[0\] 1 REG LCFF_X33_Y10_N23 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N23; Fanout = 13; REG Node = 'PlainCounter:inst\|qL\[0\]'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PlainCounter:inst|qL[0] } "NODE_NAME" } } { "PlainCounter.v" "" { Text "F:/ZWQshudian/PlainCounter.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.647 ns) 2.547 ns 7448:inst1\|69~0 2 COMB LCCOMB_X33_Y10_N8 1 " "Info: 2: + IC(1.900 ns) + CELL(0.647 ns) = 2.547 ns; Loc. = LCCOMB_X33_Y10_N8; Fanout = 1; COMB Node = '7448:inst1\|69~0'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { PlainCounter:inst|qL[0] 7448:inst1|69~0 } "NODE_NAME" } } { "7448.bdf" "" { Schematic "g:/quartlss2/quartus/libraries/others/maxplus2/7448.bdf" { { 96 688 752 136 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.470 ns) + CELL(3.056 ns) 9.073 ns a 3 PIN PIN_24 0 " "Info: 3: + IC(3.470 ns) + CELL(3.056 ns) = 9.073 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'a'" {  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { 7448:inst1|69~0 a } "NODE_NAME" } } { "11Counter.bdf" "" { Schematic "F:/ZWQshudian/11Counter.bdf" { { 40 736 912 56 "a" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.703 ns ( 40.81 % ) " "Info: Total cell delay = 3.703 ns ( 40.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.370 ns ( 59.19 % ) " "Info: Total interconnect delay = 5.370 ns ( 59.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { PlainCounter:inst|qL[0] 7448:inst1|69~0 a } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { PlainCounter:inst|qL[0] {} 7448:inst1|69~0 {} a {} } { 0.000ns 1.900ns 3.470ns } { 0.000ns 0.647ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "2.248 ns" { clk PlainCounter:inst|qL[0] } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "2.248 ns" { clk {} clk~combout {} PlainCounter:inst|qL[0] {} } { 0.000ns 0.000ns 0.472ns } { 0.000ns 1.110ns 0.666ns } "" } } { "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartlss2/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { PlainCounter:inst|qL[0] 7448:inst1|69~0 a } "NODE_NAME" } } { "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartlss2/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { PlainCounter:inst|qL[0] {} 7448:inst1|69~0 {} a {} } { 0.000ns 1.900ns 3.470ns } { 0.000ns 0.647ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 10:35:56 2016 " "Info: Processing ended: Tue Dec 13 10:35:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
