// Seed: 1210926691
module module_0 ();
  always id_1 = 1;
  module_2(
      id_1, id_1, id_1
  );
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output uwire id_2,
    output supply1 id_3,
    input wire id_4,
    output tri1 id_5,
    input tri0 id_6,
    output wand id_7,
    output supply1 id_8,
    output wand id_9,
    input tri id_10,
    input supply0 id_11
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
