module top_module(
	input a, 
	input b,
	output out
);
	
	// Define the AND gate functionality
	assign out = a & b;
	
endmodule
