INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xlinx-projects/FIFO_IP_design/FIFO_IP_design.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xlinx-projects/FIFO_IP_design/FIFO_IP_design.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
