
*** Running vivado
    with args -log pfm_dynamic_gemm0_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_gemm0_1_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_gemm0_1_0.tcl -notrace
INFO: Dispatch client connection id - 39201
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/int/xo/ip_repo/xilinx_com_hls_gemm0_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top pfm_dynamic_gemm0_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31439
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3357.707 ; gain = 202.719 ; free physical = 163746 ; free virtual = 370730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_gemm0_1_0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_gemm0_1_0/synth/pfm_dynamic_gemm0_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'gemm0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0.v:12]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage10 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage11 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage12 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage13 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage14 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage15 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state269 bound to: 42'b100000000000000000000000000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM0_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM0_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM0_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM0_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM0_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM0_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_GMEM1_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM1_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM1_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM1_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM1_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM1_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_GMEM2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM2_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM2_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_GMEM3_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM3_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_GMEM3_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM3_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_GMEM3_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_GMEM3_CACHE_VALUE bound to: 4'b0011 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM0_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_GMEM1_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM2_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM3_WSTRB_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_control_s_axi' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_A_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_A_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_A_CTRL bound to: 7'b0011000 
	Parameter ADDR_B_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_B_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_B_CTRL bound to: 7'b0100100 
	Parameter ADDR_C_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_C_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_C_CTRL bound to: 7'b0110000 
	Parameter ADDR_C_OUT_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_C_OUT_DATA_1 bound to: 7'b0111000 
	Parameter ADDR_C_OUT_CTRL bound to: 7'b0111100 
	Parameter ADDR_ALPHA_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_ALPHA_CTRL bound to: 7'b1000100 
	Parameter ADDR_BETA_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_BETA_CTRL bound to: 7'b1001100 
	Parameter ADDR_A_SIZE_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_A_SIZE_CTRL bound to: 7'b1010100 
	Parameter ADDR_OUT_OFFSET_DATA_0 bound to: 7'b1011000 
	Parameter ADDR_OUT_OFFSET_CTRL bound to: 7'b1011100 
	Parameter ADDR_MAX_BLOCK_DATA_0 bound to: 7'b1100000 
	Parameter ADDR_MAX_BLOCK_CTRL bound to: 7'b1100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_control_s_axi.v:263]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_control_s_axi' (1#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_write' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_fifo' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_fifo' (2#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_reg_slice' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_reg_slice' (3#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized0' (3#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_buffer' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_buffer' (4#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized1' (4#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized2' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized2' (4#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_write' (5#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_read' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_buffer__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_buffer__parameterized0' (5#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_reg_slice__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_reg_slice__parameterized0' (5#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_read' (6#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_throttle' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_reg_slice__parameterized1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_reg_slice__parameterized1' (6#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized3' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized3' (6#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized4' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_fifo__parameterized4' (6#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi_throttle' (7#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem0_m_axi' (8#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_write' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_fifo' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_fifo' (9#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_reg_slice' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_reg_slice' (10#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized0' (10#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_buffer' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_buffer' (11#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized1' (11#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized2' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized2' (11#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_write' (12#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_read' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_buffer__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_buffer__parameterized0' (12#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_reg_slice__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_reg_slice__parameterized0' (12#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_read' (13#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_throttle' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_reg_slice__parameterized1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_reg_slice__parameterized1' (13#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized3' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized3' (13#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized4' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_fifo__parameterized4' (13#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi_throttle' (14#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem1_m_axi' (15#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_write' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_fifo' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_fifo' (16#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_reg_slice' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_reg_slice' (17#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized0' (17#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_buffer' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_buffer' (18#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized1' (18#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized2' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized2' (18#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_write' (19#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_read' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_buffer__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_buffer__parameterized0' (19#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_reg_slice__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_reg_slice__parameterized0' (19#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_read' (20#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_throttle' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_reg_slice__parameterized1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_reg_slice__parameterized1' (20#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized3' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized3' (20#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized4' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_fifo__parameterized4' (20#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi_throttle' (21#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem2_m_axi' (22#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_write' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:1729]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_fifo' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_fifo' (23#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_reg_slice' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_reg_slice' (24#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized0' (24#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_buffer' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 576 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_buffer' (25#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized1' (25#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized2' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 69 - type: integer 
	Parameter DEPTH_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized2' (25#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_write' (26#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:1729]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_read' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:932]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 512 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 69 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter USER_DATA_BYTES bound to: 64 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 64 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 6 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_buffer__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:529]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 515 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:582]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_buffer__parameterized0' (26#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:529]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_reg_slice__parameterized0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:314]
	Parameter N bound to: 514 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_reg_slice__parameterized0' (26#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_read' (27#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:932]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_throttle' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:710]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_reg_slice__parameterized1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:314]
	Parameter N bound to: 72 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_reg_slice__parameterized1' (27#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized3' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 72 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized3' (27#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized4' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
	Parameter DATA_BITS bound to: 577 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_fifo__parameterized4' (27#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi_throttle' (28#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:710]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_gmem3_m_axi' (29#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'gemm0_c_block_0_0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_c_block_0_0.v:48]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_c_block_0_0_ram' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_c_block_0_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_c_block_0_0_ram' (30#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_c_block_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_c_block_0_0' (31#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_c_block_0_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'gemm0_a_block_0_0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_a_block_0_0.v:50]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_a_block_0_0_ram' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_a_block_0_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_a_block_0_0_ram' (32#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_a_block_0_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_a_block_0_0' (33#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_a_block_0_0.v:50]
INFO: [Synth 8-6157] synthesizing module 'gemm0_local_gemm' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_local_gemm.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state29 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'gemm0_fadd_32ns_32ns_32_5_full_dsp_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_ap_fadd_3_full_dsp_32' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/ip/gemm0_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (34#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_ap_fadd_3_full_dsp_32' (53#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/ip/gemm0_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_fadd_32ns_32ns_32_5_full_dsp_1' (54#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'gemm0_fmul_32ns_32ns_32_4_max_dsp_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_ap_fmul_2_max_dsp_32' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/ip/gemm0_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_ap_fmul_2_max_dsp_32' (62#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/ip/gemm0_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_fmul_32ns_32ns_32_4_max_dsp_1' (63#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_local_gemm' (64#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_local_gemm.v:10]
INFO: [Synth 8-6157] synthesizing module 'gemm0_mux_83_32_1_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mux_83_32_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mux_83_32_1_1' (65#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mux_83_32_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'gemm0_mul_32ns_32ns_64_1_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32ns_32ns_64_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_mul_32ns_32ns_64_1_1_Multiplier_0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32ns_32ns_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mul_32ns_32ns_64_1_1_Multiplier_0' (66#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32ns_32ns_64_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mul_32ns_32ns_64_1_1' (67#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32ns_32ns_64_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'gemm0_mul_32s_32s_32_1_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32s_32s_32_1_1.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_mul_32s_32s_32_1_1_Multiplier_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32s_32s_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mul_32s_32s_32_1_1_Multiplier_1' (68#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32s_32s_32_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mul_32s_32s_32_1_1' (69#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32s_32s_32_1_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'gemm0_mul_mul_16s_16s_16_4_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_mul_16s_16s_16_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_mul_mul_16s_16s_16_4_1_DSP48_0' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_mul_16s_16s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mul_mul_16s_16s_16_4_1_DSP48_0' (70#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_mul_16s_16s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mul_mul_16s_16s_16_4_1' (71#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_mul_16s_16s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'gemm0_mul_mul_8ns_24s_24_4_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_mul_8ns_24s_24_4_1.v:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_mul_8ns_24s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1' (72#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_mul_8ns_24s_24_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gemm0_mul_mul_8ns_24s_24_4_1' (73#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_mul_8ns_24s_24_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'gemm0' (74#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_gemm0_1_0' (75#1) [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_gemm0_1_0/synth/pfm_dynamic_gemm0_1_0.v:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3937.574 ; gain = 782.586 ; free physical = 185334 ; free virtual = 392328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3943.512 ; gain = 788.523 ; free physical = 184339 ; free virtual = 391327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 3943.512 ; gain = 788.523 ; free physical = 184339 ; free virtual = 391327
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 6196.410 ; gain = 106.000 ; free physical = 210491 ; free virtual = 417499
INFO: [Netlist 29-17] Analyzing 56320 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 26 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_gemm0_1_0/constraints/gemm0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_gemm0_1_0/constraints/gemm0_ooc.xdc] for cell 'inst'
Parsing XDC File [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_gemm0_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_gemm0_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.92 . Memory (MB): peak = 10137.066 ; gain = 0.000 ; free physical = 211793 ; free virtual = 419053
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4096 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2560 instances
  FDE => FDRE: 1536 instances

write_xdc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 10323.066 ; gain = 186.000 ; free physical = 211831 ; free virtual = 419162
Constraint Validation Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 10323.066 ; gain = 186.000 ; free physical = 211773 ; free virtual = 419163
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:39 ; elapsed = 00:04:57 . Memory (MB): peak = 10323.066 ; gain = 7168.078 ; free physical = 235555 ; free virtual = 442662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'gemm0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'gemm0_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'gemm0_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'gemm0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'gemm0_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'gemm0_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0_c_block_0_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0_c_block_0_0_ram:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0_a_block_0_0_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0_a_block_0_0_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0_a_block_0_0_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:13 ; elapsed = 00:05:33 . Memory (MB): peak = 10339.074 ; gain = 7184.086 ; free physical = 232301 ; free virtual = 436169
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'gemm0_fadd_32ns_32ns_32_5_full_dsp_1:/gemm0_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'gemm0_fadd_32ns_32ns_32_5_full_dsp_1:/gemm0_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'gemm0_fadd_32ns_32ns_32_5_full_dsp_1:/gemm0_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gemm0_fadd_32ns_32ns_32_5_full_dsp_1:/gemm0_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gemm0_fadd_32ns_32ns_32_5_full_dsp_1:/gemm0_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gemm0_fadd_32ns_32ns_32_5_full_dsp_1:/gemm0_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gemm0_fmul_32ns_32ns_32_4_max_dsp_1:/gemm0_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gemm0_fmul_32ns_32ns_32_4_max_dsp_1:/gemm0_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'gemm0_fmul_32ns_32ns_32_4_max_dsp_1:/gemm0_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'gemm0_fmul_32ns_32ns_32_4_max_dsp_1:/gemm0_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U870/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U362/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U363/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U364/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U769/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U774/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U774/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U870/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U210/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U146/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U768/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U768/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U774/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U148/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U150/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U859/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U152/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U154/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U871/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U871/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U859/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U247/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U218/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U858/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U858/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U870/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U763/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U763/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U769/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U763/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U859/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U762/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U762/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U774/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U762/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U858/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U470/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U553/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U775/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U775/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U769/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U775/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U871/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U469/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U555/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U555/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U553/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U22/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U21/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U361/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U220/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U217/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U216/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U214/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U213/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U250/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U918/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U966/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U966/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U918/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U967/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U158/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U486/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U487/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U874/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U919/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U919/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U967/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U367/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U370/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U277/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U502/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U282/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U395/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U876/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U863/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U780/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U780/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U876/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U864/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U864/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U876/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U396/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U397/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U398/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U427/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__75.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__75.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__76.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__76.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__77.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__77.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__78.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__78.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__79.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__79.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__80.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__80.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__230.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__230.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__231.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__231.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__232.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__232.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__233.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__233.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__234.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__234.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__235.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__235.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__236.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__236.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__237.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__237.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__238.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__238.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__239.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__239.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__240.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__240.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__241.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__241.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__242.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__242.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__243.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__243.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__244.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__244.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__245.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__245.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__246.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__246.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__247.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__247.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__248.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__248.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__249.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__249.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__250.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__250.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__251.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__251.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__252.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__252.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U391/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U388/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U387/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U375/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U450/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U451/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U452/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U482/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U484/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U803/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U804/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U805/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U839/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U840/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U841/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U206/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U205/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U198/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U197/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U174/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fadd_32ns_32ns_32_5_full_dsp_1_U173/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fadd_32ns_32ns_32_5_full_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U851/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U851/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U839/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U851/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U803/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U852/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U852/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U840/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U852/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U804/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U853/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U853/din0_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U841/din0_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:52]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U853/din1_buf1_reg[31:0]' into 'fmul_32ns_32ns_32_4_max_dsp_1_U805/din1_buf1_reg[31:0]' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:54]
INFO: [Synth 8-4471] merging register 'fmul_32ns_32ns_32_4_max_dsp_1_U877/ce_r_reg' into 'fadd_32ns_32ns_32_5_full_dsp_1_U392/ce_r_reg' [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_fmul_32ns_32ns_32_4_max_dsp_1.v:50]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__480.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__480.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__481.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__481.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__482.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__482.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__483.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__483.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__484.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__484.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__485.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__485.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__486.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__486.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__487.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__487.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__488.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__488.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__489.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__489.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__490.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__490.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__491.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__491.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__492.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__492.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__493.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__493.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__494.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__494.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__495.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__495.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_11_viv__496.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_11_viv__496.
warning: Removed RAM buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/28ec/hdl/verilog/gemm0_mul_32ns_32ns_64_1_1.v:13]
DSP Report: Generating DSP mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register empty_33_reg_64852_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1288/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP shl_ln307_reg_64958_reg, operation Mode is: (A2*B)'.
DSP Report: register select_ln307_1_reg_64947_reg is absorbed into DSP shl_ln307_reg_64958_reg.
DSP Report: register shl_ln307_reg_64958_reg is absorbed into DSP shl_ln307_reg_64958_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1285/gemm0_mul_32s_32s_32_1_1_Multiplier_1_U/p is absorbed into DSP shl_ln307_reg_64958_reg.
DSP Report: Generating DSP mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register empty_34_reg_64858_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_16_4_1_U1286/gemm0_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register empty_33_reg_64852_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_tmp_reg is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_tmp0 is absorbed into DSP mul_mul_8ns_24s_24_4_1_U1287/gemm0_mul_mul_8ns_24s_24_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p, operation Mode is: A*B2.
DSP Report: register sub_ln307_reg_64863_reg is absorbed into DSP mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p.
DSP Report: operator mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p.
DSP Report: operator mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP bound_reg_64928_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sub_ln307_reg_64863_reg is absorbed into DSP bound_reg_64928_reg.
DSP Report: register bound_reg_64928_reg is absorbed into DSP bound_reg_64928_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP bound_reg_64928_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP bound_reg_64928_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p.
DSP Report: operator mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p.
DSP Report: operator mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p.
DSP Report: Generating DSP bound_reg_64928_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bound_reg_64928_reg is absorbed into DSP bound_reg_64928_reg.
DSP Report: register bound_reg_64928_reg is absorbed into DSP bound_reg_64928_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP bound_reg_64928_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U1284/gemm0_mul_32ns_32ns_64_1_1_Multiplier_0_U/p is absorbed into DSP bound_reg_64928_reg.
RAM ("gemm0__GCB6/c_block_0_1_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_0_1_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_0_1_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_0_4_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_0_4_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_0_4_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_0_5_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_0_5_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_0_5_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_0_7_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_0_7_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_0_7_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_1_1_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_1_1_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_1_1_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_1_4_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_1_4_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_1_4_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_1_5_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_1_5_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_1_5_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_7_7_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_7_7_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_7_7_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_7_5_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_7_5_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_7_5_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_7_4_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_7_4_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_7_4_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_7_1_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_7_1_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_7_1_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_6_7_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_6_7_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_6_7_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_6_5_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_6_5_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_6_5_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_6_4_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_6_4_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_6_4_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_6_1_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_6_1_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_6_1_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_5_7_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_5_7_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_5_7_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_5_5_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_5_5_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_5_5_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_5_4_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_5_4_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_5_4_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_5_1_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_5_1_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_5_1_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_4_7_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_4_7_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_4_7_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_4_5_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_4_5_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_4_5_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_4_4_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_4_4_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_4_4_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_4_1_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_4_1_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_4_1_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_3_7_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_3_7_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_3_7_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_3_5_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_3_5_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_3_5_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_3_4_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_3_4_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_3_4_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_3_1_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_3_1_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_3_1_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_2_7_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_2_7_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_2_7_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_2_5_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_2_5_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_2_5_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_2_4_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_2_4_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_2_4_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_2_1_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_2_1_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_2_1_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB6/c_block_1_7_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB6/c_block_1_7_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB6/c_block_1_7_U/gemm0_c_block_0_0_ram_U/ram_reg"
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_11_viv__parameterized1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module gemm0_fmul_32ns_32ns_32_4_max_dsp_1__504 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tvalid in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[5] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[4] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[3] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_11_viv__parameterized1__503 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("gemm0__GCB8/c_block_0_0_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_0_0_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_0_0_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_0_2_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_0_2_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_0_2_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_0_3_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_0_3_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_0_3_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_0_6_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_0_6_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_0_6_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_1_0_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_1_0_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_1_0_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_1_2_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_1_2_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_1_2_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_1_3_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_1_3_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_1_3_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_1_6_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_1_6_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_1_6_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_2_0_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_2_0_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_2_0_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_2_2_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_2_2_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_2_2_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_2_3_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_2_3_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_2_3_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_2_6_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_2_6_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_2_6_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_3_0_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_3_0_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_3_0_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_3_2_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_3_2_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_3_2_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_3_3_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_3_3_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_3_3_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_3_6_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_3_6_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_3_6_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_4_0_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_4_0_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_4_0_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_4_2_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_4_2_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_4_2_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_4_3_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_4_3_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_4_3_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_4_6_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_4_6_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_4_6_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_5_0_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_5_0_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_5_0_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_5_2_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_5_2_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_5_2_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_5_3_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_5_3_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_5_3_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_5_6_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_5_6_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_5_6_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_6_0_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_6_0_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_6_0_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_6_2_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_6_2_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_6_2_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_6_3_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_6_3_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_6_3_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_6_6_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_6_6_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_6_6_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_7_0_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_7_0_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_7_0_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_7_2_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_7_2_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_7_2_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_7_3_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_7_3_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_7_3_U/gemm0_c_block_0_0_ram_U/ram_reg"
RAM ("gemm0__GCB8/c_block_7_6_U/gemm0_c_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB8/c_block_7_6_U/gemm0_c_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB8/c_block_7_6_U/gemm0_c_block_0_0_ram_U/ram_reg"
warning: Removed RAM buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
RAM ("gemm0__GCB12/a_block_0_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_0_0_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_0_0_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_0_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_0_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_0_1_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_0_1_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_0_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_0_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_0_2_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_0_2_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_0_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_0_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_0_3_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_0_3_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_0_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_0_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_0_4_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_0_4_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_0_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_0_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_0_5_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_0_5_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_0_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_0_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_0_6_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_0_6_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_0_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_0_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_0_7_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_0_7_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_0_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_1_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_1_0_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_1_0_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_1_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_1_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_1_1_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_1_1_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_1_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_1_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_1_2_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_1_2_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_1_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_1_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_1_3_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_1_3_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_1_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_1_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_1_4_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_1_4_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_1_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_1_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_1_5_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_1_5_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_1_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_1_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_1_6_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_1_6_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_1_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_1_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_1_7_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_1_7_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_1_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_2_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_2_0_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_2_0_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_2_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_2_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_2_1_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_2_1_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_2_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_2_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_2_2_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_2_2_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_2_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_2_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_2_3_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_2_3_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_2_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_2_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_2_4_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_2_4_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_2_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_2_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_2_5_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_2_5_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_2_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_2_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_2_6_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_2_6_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_2_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_2_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_2_7_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_2_7_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_2_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_3_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_3_0_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_3_0_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_3_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_3_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_3_1_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_3_1_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_3_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_3_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_3_2_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_3_2_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_3_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_3_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_3_3_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_3_3_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_3_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_3_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_3_4_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_3_4_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_3_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_3_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_3_5_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_3_5_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_3_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_3_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_3_6_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_3_6_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_3_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_3_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_3_7_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_3_7_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_3_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_4_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_4_0_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_4_0_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_4_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_4_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"gemm0__GCB12/a_block_4_1_U/gemm0_a_block_0_0_ram_U/ram_reg"'.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "gemm0__GCB12/a_block_4_1_U/gemm0_a_block_0_0_ram_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_4_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_4_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_4_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_4_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_4_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_4_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_4_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_4_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_4_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_4_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_4_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_4_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_4_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_5_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_5_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_5_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_5_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_5_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_5_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_5_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_5_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_5_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_5_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_5_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_5_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_5_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_5_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_5_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_5_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_6_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_6_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_6_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_6_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_6_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_6_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_6_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_6_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_6_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_6_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_6_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_6_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_6_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_6_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_6_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_6_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_7_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_7_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_7_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_7_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_7_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_7_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_7_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_7_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_7_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_7_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_7_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_7_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_7_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_7_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB12/a_block_7_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB12/a_block_7_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[94]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[93]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[92]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[91]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[90]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[89]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[88]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[87]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[86]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[85]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[84]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[83]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[82]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[81]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[80]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[79]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[78]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[77]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[76]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[75]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[74]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[73]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[72]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[71]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[70]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[69]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/bus_read/\rs_rreq/data_p2_reg[68] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[67]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[66]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[65]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[64]' (FDE) to 'gmem0_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/bus_write/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\buff_wdata/q_tmp_reg[512] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[512]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\buff_wdata/q_tmp_reg[513] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[513]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\buff_wdata/q_tmp_reg[514] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[514]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\buff_wdata/q_tmp_reg[515] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[515]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\buff_wdata/q_tmp_reg[516] )
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[516]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\buff_wdata/q_tmp_reg[517] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[517]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[518]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[519]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[520]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[521]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[522]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[523]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[524]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[525]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[526]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[527]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[528]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[529]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[530]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[531]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[532]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[533]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[534]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[535]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[536]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[537]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[538]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[539]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[540]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[541]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[542]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[543]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[544]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[545]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[546]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[547]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[548]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[549]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[550]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[551]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[552]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[553]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[554]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[555]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[556]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[557]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[558]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[559]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[560]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[561]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[562]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[563]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[564]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[565]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[566]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[567]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[568]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[569]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[570]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[571]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[572]' (FD) to 'gmem0_m_axi_U/bus_write/i_5/buff_wdata/q_buf_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module gemm0_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module gemm0_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module gemm0_gmem0_m_axi_throttle.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module gemm0_gmem0_m_axi_throttle.
warning: Removed RAM buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
RAM ("gemm0__GCB15/b_block_7_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_7_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_7_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_7_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_7_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_7_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_7_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_7_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_7_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_7_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_7_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_7_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_7_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_7_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_7_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_7_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_6_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_6_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_6_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_6_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_6_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_6_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_6_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_6_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_6_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_6_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_6_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_6_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_6_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_6_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_6_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_6_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_5_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_5_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_5_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_5_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_5_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_5_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_5_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_5_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_5_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_5_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_5_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_5_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_5_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_5_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_5_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_5_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_4_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_4_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_4_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_4_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_4_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_4_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_4_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_4_4_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_4_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_4_3_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_4_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_4_2_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_4_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_4_1_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_4_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_4_0_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_3_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_3_7_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_3_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_3_6_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("gemm0__GCB15/b_block_3_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-3971] The signal "gemm0__GCB15/b_block_3_5_U/gemm0_a_block_0_0_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("gemm0__GCB15/b_block_3_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("gemm0__GCB15/b_block_3_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_3_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_3_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_3_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_2_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_2_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_2_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_2_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_2_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_2_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_2_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_2_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_1_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_1_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_1_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_1_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_1_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_1_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_1_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_1_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_0_7_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_0_6_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_0_5_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_0_4_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_0_3_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_0_2_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_0_1_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
RAM ("gemm0__GCB15/b_block_0_0_U/gemm0_a_block_0_0_ram_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module gemm0_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module gemm0_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module gemm0_gmem1_m_axi_throttle.
WARNING: [Synth 8-3332] Sequential element (rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module gemm0_gmem1_m_axi_throttle.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:58 ; elapsed = 00:16:25 . Memory (MB): peak = 10351.000 ; gain = 7196.012 ; free physical = 242233 ; free virtual = 432937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:42 ; elapsed = 00:17:18 . Memory (MB): peak = 10351.000 ; gain = 7196.012 ; free physical = 239726 ; free virtual = 431382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:19:17 ; elapsed = 00:19:55 . Memory (MB): peak = 10351.000 ; gain = 7196.012 ; free physical = 238261 ; free virtual = 430461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_0_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_0_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_0_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_0_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_0_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_0_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_0_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_0_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_1_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_1_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_1_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_1_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_1_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_1_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_7_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_7_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_7_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_7_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_7_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_7_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_7_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_7_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_6_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_6_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_6_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_6_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_6_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_6_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_6_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_6_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_5_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_5_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_5_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_5_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_5_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_5_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_5_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_5_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_4_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_4_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_4_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_4_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_4_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_4_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_4_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_4_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_3_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_3_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_3_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_3_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_3_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_3_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_3_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_3_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_2_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_2_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_2_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_2_5_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_2_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_2_4_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_2_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_2_1_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_1_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/c_block_1_7_U/gemm0_c_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_0_0_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_0_1_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_0_2_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_0_3_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_0_4_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_0_5_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_0_6_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_0_7_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_1_0_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_1_1_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_1_2_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_1_3_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_1_4_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_1_5_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_1_6_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_1_7_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_2_0_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_2_1_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_2_2_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_2_3_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_2_4_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_2_5_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_2_6_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_2_7_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_3_0_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_3_1_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_3_2_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_12/a_block_3_3_U/gemm0_a_block_0_0_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:26:18 ; elapsed = 00:27:21 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 149200 ; free virtual = 344002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:27:36 ; elapsed = 00:28:48 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 192841 ; free virtual = 388358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:27:37 ; elapsed = 00:28:49 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 193089 ; free virtual = 388607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:29:32 ; elapsed = 00:30:46 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 201133 ; free virtual = 396840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:29:34 ; elapsed = 00:30:49 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 201119 ; free virtual = 396844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:29:59 ; elapsed = 00:31:14 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 209846 ; free virtual = 405499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:30:02 ; elapsed = 00:31:17 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 212837 ; free virtual = 408448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |CARRY8          |    214|
|2     |DSP48E1         |   2560|
|3     |DSP_ALU         |      8|
|5     |DSP_A_B_DATA    |      8|
|9     |DSP_C_DATA      |      8|
|11    |DSP_MULTIPLIER  |      8|
|12    |DSP_M_DATA      |      8|
|14    |DSP_OUTPUT      |      8|
|16    |DSP_PREADD      |      8|
|17    |DSP_PREADD_DATA |      8|
|18    |LUT1            |    570|
|19    |LUT2            |  19036|
|20    |LUT3            |  55964|
|21    |LUT4            |  36607|
|22    |LUT5            |  40818|
|23    |LUT6            |  49150|
|24    |MUXCY           |  37888|
|25    |MUXF7           |    752|
|26    |RAMB18E2        |      3|
|27    |RAMB36E2        |    221|
|31    |SRL16E          |   8915|
|32    |SRLC32E         |    720|
|33    |XORCY           |  12800|
|34    |FDE             |   1536|
|35    |FDRE            | 190882|
|36    |FDSE            |    267|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:30:03 ; elapsed = 00:31:18 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 214232 ; free virtual = 409899
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:26:09 ; elapsed = 00:27:15 . Memory (MB): peak = 10359.004 ; gain = 824.461 ; free physical = 218496 ; free virtual = 414100
Synthesis Optimization Complete : Time (s): cpu = 00:30:08 ; elapsed = 00:31:23 . Memory (MB): peak = 10359.004 ; gain = 7204.016 ; free physical = 218561 ; free virtual = 414105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 10359.004 ; gain = 0.000 ; free physical = 213957 ; free virtual = 409792
INFO: [Netlist 29-17] Analyzing 55758 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 22 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 10359.004 ; gain = 0.000 ; free physical = 214840 ; free virtual = 410924
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10760 instances were transformed.
  (CARRY4) => CARRY8: 6656 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2560 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  FDE => FDRE: 1536 instances

INFO: [Common 17-83] Releasing license: Synthesis
1138 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:32:57 ; elapsed = 00:34:21 . Memory (MB): peak = 10359.004 ; gain = 7924.375 ; free physical = 216460 ; free virtual = 412557
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_gemm0_1_0_synth_1/pfm_dynamic_gemm0_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:16 ; elapsed = 00:02:24 . Memory (MB): peak = 10359.004 ; gain = 0.000 ; free physical = 222407 ; free virtual = 418893
write_verilog: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 10359.004 ; gain = 0.000 ; free physical = 221705 ; free virtual = 418461
write_vhdl: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 10359.004 ; gain = 0.000 ; free physical = 221016 ; free virtual = 419082
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_gemm0_1_0, cache-ID = 571be7516a8d61fd
INFO: [Coretcl 2-1174] Renamed 52159 cell refs.
INFO: [Common 17-1381] The checkpoint '/dev/shm/meyermar_synth/gemm/build/u280/Xilinx_Alveo_U280.cmake/src/device/_x/link/vivado/vpl/prj/prj.runs/pfm_dynamic_gemm0_1_0_synth_1/pfm_dynamic_gemm0_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:16 ; elapsed = 00:02:24 . Memory (MB): peak = 10359.004 ; gain = 0.000 ; free physical = 219119 ; free virtual = 418134
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_gemm0_1_0_utilization_synth.rpt -pb pfm_dynamic_gemm0_1_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 10359.004 ; gain = 0.000 ; free physical = 218390 ; free virtual = 418225
write_vhdl: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 10359.004 ; gain = 0.000 ; free physical = 218815 ; free virtual = 418093
INFO: [Common 17-206] Exiting Vivado at Mon Nov  8 17:14:41 2021...
