$date
	Mon May 26 00:53:13 2025
$end

$version
	Synopsys VCS version R-2020.12-SP2_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 12a094558b69e6c4 $end


$scope module universal_register_4bit_tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # enable $end
$var reg 2 $ mode [1:0] $end
$var reg 1 % load $end
$var reg 1 & serial_in $end
$var reg 4 ' parallel_in [3:0] $end
$var reg 1 ( serial_out $end
$var reg 4 ) parallel_out [3:0] $end

$scope module dut $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var wire 1 , enable $end
$var wire 1 - load $end
$var wire 1 . serial_in $end
$var wire 2 / mode [1:0] $end
$var wire 4 0 parallel_in [3:0] $end
$var wire 1 1 serial_out $end
$var wire 4 2 parallel_out [3:0] $end
$var wire 4 3 parallel_out_1 [3:0] $end
$var wire 4 4 parallel_out_2 [3:0] $end
$var wire 4 5 parallel_out_3 [3:0] $end
$var wire 1 6 serial_out_1 $end
$var wire 1 7 serial_out_2 $end
$var wire 1 8 serial_out_3 $end
$var wire 1 9 fault_3 $end
$var wire 1 : fault_1 $end
$var wire 1 ; fault_2 $end

$scope module voter_inst $end
$var wire 4 3 parallel_out_1 [3:0] $end
$var wire 4 4 parallel_out_2 [3:0] $end
$var wire 4 5 parallel_out_3 [3:0] $end
$var wire 1 6 serial_out_1 $end
$var wire 1 7 serial_out_2 $end
$var wire 1 8 serial_out_3 $end
$var wire 4 2 parallel_out_voted [3:0] $end
$var wire 1 1 serial_out_voted $end
$var wire 1 < ctmn_36 $end
$var wire 1 = ctmn_37 $end
$var wire 1 > ctmn_38 $end
$var wire 1 ? ctmn_39 $end
$var wire 1 @ ctmn_35 $end

$scope module ctmi_42 $end
$var wire 1 A A $end
$var wire 1 B B $end
$var wire 1 C C $end
$var wire 1 < ZN $end
$var wire 1 D AB $end
$var wire 1 E AC $end
$var wire 1 F BC $end
$upscope $end


$scope module ctmi_44 $end
$var wire 1 G A $end
$var wire 1 H B $end
$var wire 1 I C $end
$var wire 1 = ZN $end
$var wire 1 J AB $end
$var wire 1 K AC $end
$var wire 1 L BC $end
$upscope $end


$scope module ctmi_46 $end
$var wire 1 M A $end
$var wire 1 N B $end
$var wire 1 O C $end
$var wire 1 > ZN $end
$var wire 1 P AB $end
$var wire 1 Q AC $end
$var wire 1 R BC $end
$upscope $end


$scope module ctmi_48 $end
$var wire 1 8 A $end
$var wire 1 7 B $end
$var wire 1 6 C $end
$var wire 1 ? ZN $end
$var wire 1 S AB $end
$var wire 1 T AC $end
$var wire 1 U BC $end
$upscope $end


$scope module ctmi_43 $end
$var wire 1 < I $end
$var wire 1 V ZN $end
$upscope $end


$scope module ctmi_45 $end
$var wire 1 = I $end
$var wire 1 W ZN $end
$upscope $end


$scope module ctmi_47 $end
$var wire 1 > I $end
$var wire 1 X ZN $end
$upscope $end


$scope module ctmi_49 $end
$var wire 1 ? I $end
$var wire 1 Y ZN $end
$upscope $end


$scope module ctmi_40 $end
$var wire 1 Z A $end
$var wire 1 [ B $end
$var wire 1 \ C $end
$var wire 1 @ ZN $end
$var wire 1 ] AB $end
$var wire 1 ^ AC $end
$var wire 1 _ BC $end
$upscope $end


$scope module ctmi_41 $end
$var wire 1 @ I $end
$var wire 1 ` ZN $end
$upscope $end

$upscope $end


$scope module ne_32 $end
$var wire 4 5 A [3:0] $end
$var wire 4 2 B [3:0] $end
$var wire 1 a TC $end
$var wire 1 b LT $end
$var wire 1 c GT $end
$var wire 1 d EQ $end
$var wire 1 e LE $end
$var wire 1 f GE $end
$var wire 1 9 NE $end
$var wire 1 g ctmn_31 $end
$var wire 1 h ctmn_32 $end
$var wire 1 i ctmn_33 $end
$var wire 1 j ctmn_34 $end

$scope module ctmi_38 $end
$var wire 1 g A1 $end
$var wire 1 h A2 $end
$var wire 1 i A3 $end
$var wire 1 j A4 $end
$var wire 1 k ZN $end
$upscope $end


$scope module ctmi_39 $end
$var wire 1 l A1 $end
$var wire 1 M A2 $end
$var wire 1 l B1 $end
$var wire 1 M B2 $end
$var wire 1 g ZN $end
$var wire 1 m A $end
$var wire 1 n B $end
$upscope $end


$scope module ctmi_40 $end
$var wire 1 o A1 $end
$var wire 1 A A2 $end
$var wire 1 o B1 $end
$var wire 1 A B2 $end
$var wire 1 h ZN $end
$var wire 1 p A $end
$var wire 1 q B $end
$upscope $end


$scope module ctmi_41 $end
$var wire 1 r A1 $end
$var wire 1 Z A2 $end
$var wire 1 r B1 $end
$var wire 1 Z B2 $end
$var wire 1 i ZN $end
$var wire 1 s A $end
$var wire 1 t B $end
$upscope $end


$scope module ctmi_42 $end
$var wire 1 u A1 $end
$var wire 1 G A2 $end
$var wire 1 u B1 $end
$var wire 1 G B2 $end
$var wire 1 j ZN $end
$var wire 1 v A $end
$var wire 1 w B $end
$upscope $end

$upscope $end


$scope module ne_30 $end
$var wire 4 3 A [3:0] $end
$var wire 4 2 B [3:0] $end
$var wire 1 x TC $end
$var wire 1 y LT $end
$var wire 1 z GT $end
$var wire 1 { EQ $end
$var wire 1 | LE $end
$var wire 1 } GE $end
$var wire 1 : NE $end
$var wire 1 ~ ctmn_35 $end
$var wire 1 "! ctmn_36 $end
$var wire 1 "" ctmn_37 $end
$var wire 1 "# ctmn_38 $end

$scope module ctmi_43 $end
$var wire 1 ~ A1 $end
$var wire 1 "! A2 $end
$var wire 1 "" A3 $end
$var wire 1 "# A4 $end
$var wire 1 "$ ZN $end
$upscope $end


$scope module ctmi_44 $end
$var wire 1 l A1 $end
$var wire 1 O A2 $end
$var wire 1 l B1 $end
$var wire 1 O B2 $end
$var wire 1 ~ ZN $end
$var wire 1 "% A $end
$var wire 1 "& B $end
$upscope $end


$scope module ctmi_45 $end
$var wire 1 o A1 $end
$var wire 1 C A2 $end
$var wire 1 o B1 $end
$var wire 1 C B2 $end
$var wire 1 "! ZN $end
$var wire 1 "' A $end
$var wire 1 "( B $end
$upscope $end


$scope module ctmi_46 $end
$var wire 1 r A1 $end
$var wire 1 \ A2 $end
$var wire 1 r B1 $end
$var wire 1 \ B2 $end
$var wire 1 "" ZN $end
$var wire 1 ") A $end
$var wire 1 "* B $end
$upscope $end


$scope module ctmi_47 $end
$var wire 1 u A1 $end
$var wire 1 I A2 $end
$var wire 1 u B1 $end
$var wire 1 I B2 $end
$var wire 1 "# ZN $end
$var wire 1 "+ A $end
$var wire 1 ", B $end
$upscope $end

$upscope $end


$scope module register_1 $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var wire 1 , enable $end
$var wire 1 - load $end
$var wire 1 . serial_in $end
$var wire 2 / mode [1:0] $end
$var wire 4 0 parallel_in [3:0] $end
$var wire 1 : fault $end
$var wire 4 2 corrected_data [3:0] $end
$var wire 1 6 serial_out $end
$var wire 4 3 parallel_out [3:0] $end
$var wire 4 "- reg_data_next [3:0] $end
$var wire 1 ". ctmn_76 $end
$var wire 1 "/ ctmn_75 $end
$var wire 1 "0 ctmn_78 $end
$var wire 1 "1 ctmn_79 $end
$var wire 1 "2 ctmn_82 $end
$var wire 1 "3 ctmn_74 $end
$var wire 1 "4 ctmn_86 $end
$var wire 1 "5 ctmn_84 $end
$var wire 1 "6 ctmn_83 $end
$var wire 1 "7 ctmn_88 $end
$var wire 1 "8 ctmn_73 $end
$var wire 1 "9 ctmn_81 $end
$var wire 1 ": register_3/clk_clock_gate_reg_data_reg  $end
$var wire 1 "; ctmn_77 $end
$var wire 1 "< ctmn_87 $end
$var wire 1 "= ctmn_85 $end
$var wire 1 "> ctmn_80 $end
$var wire 1 "? clkgt_enable_net_0 $end

$scope module ctmi_81 $end
$var wire 1 ". A1 $end
$var wire 1 "/ A2 $end
$var wire 1 "0 B1 $end
$var wire 1 "1 B2 $end
$var wire 1 "2 C $end
$var wire 1 "@ ZN $end
$var wire 1 "A A $end
$var wire 1 "B B $end
$upscope $end


$scope module ctmi_98 $end
$var wire 1 "3 A1 $end
$var wire 1 "C A2 $end
$var wire 1 "D B1 $end
$var wire 1 "E B2 $end
$var wire 1 "F Z $end
$var wire 1 "G A $end
$var wire 1 "H B $end
$upscope $end


$scope module ctmi_96 $end
$var wire 1 "4 A1 $end
$var wire 1 "/ A2 $end
$var wire 1 "5 B1 $end
$var wire 1 "6 B2 $end
$var wire 1 "7 C $end
$var wire 1 "I ZN $end
$var wire 1 "J A $end
$var wire 1 "K B $end
$upscope $end


$scope module ctmi_97 $end
$var wire 1 "8 A1 $end
$var wire 1 "3 A2 $end
$var wire 1 . A3 $end
$var wire 1 "9 B1 $end
$var wire 1 "L B2 $end
$var wire 1 "M ZN $end
$var wire 1 "N A $end
$var wire 1 "O B $end
$upscope $end


$scope module reg_data_reg[2]  $end
$var wire 1 "P SI $end
$var wire 1 "Q D $end
$var wire 1 "R SE $end
$var wire 1 ": CP $end
$var wire 1 + CDN $end
$var wire 1 "S Q $end
$var reg 1 "T notifier $end
$var wire 1 "U CDN_i $end
$var wire 1 "V SDN $end
$var wire 1 "W D_i $end
$var wire 1 "X Q_buf $end
$var wire 1 "Y SD $end
$var wire 1 "Z SI_check $end
$var wire 1 "[ D_check $end
$var wire 1 "\ SE1 $end
$var wire 1 "] SE_check $end
$var wire 1 "^ xSI_check $end
$var wire 1 "_ xD_check $end
$var wire 1 "` xCDN_i $end
$upscope $end


$scope module reg_data_reg[1]  $end
$var wire 1 "a SI $end
$var wire 1 "b D $end
$var wire 1 "c SE $end
$var wire 1 ": CP $end
$var wire 1 + CDN $end
$var wire 1 "d Q $end
$var reg 1 "e notifier $end
$var wire 1 "f CDN_i $end
$var wire 1 "g SDN $end
$var wire 1 "h D_i $end
$var wire 1 "i Q_buf $end
$var wire 1 "j SD $end
$var wire 1 "k SI_check $end
$var wire 1 "l D_check $end
$var wire 1 "m SE1 $end
$var wire 1 "n SE_check $end
$var wire 1 "o xSI_check $end
$var wire 1 "p xD_check $end
$var wire 1 "q xCDN_i $end
$upscope $end


$scope module reg_data_reg[0]  $end
$var wire 1 "r SI $end
$var wire 1 "s D $end
$var wire 1 "t SE $end
$var wire 1 ": CP $end
$var wire 1 + CDN $end
$var wire 1 "u Q $end
$var reg 1 "v notifier $end
$var wire 1 "w CDN_i $end
$var wire 1 "x SDN $end
$var wire 1 "y D_i $end
$var wire 1 "z Q_buf $end
$var wire 1 "{ SD $end
$var wire 1 "| SI_check $end
$var wire 1 "} D_check $end
$var wire 1 "~ SE1 $end
$var wire 1 #! SE_check $end
$var wire 1 #" xSI_check $end
$var wire 1 ## xD_check $end
$var wire 1 #$ xCDN_i $end
$upscope $end


$scope module ctmi_83 $end
$var wire 1 "3 A1 $end
$var wire 1 "; A2 $end
$var wire 1 #% ZN $end
$upscope $end


$scope module ctmi_93 $end
$var wire 1 "6 A1 $end
$var wire 1 "/ A2 $end
$var wire 1 "5 B1 $end
$var wire 1 "1 B2 $end
$var wire 1 "< C $end
$var wire 1 #& ZN $end
$var wire 1 #' A $end
$var wire 1 #( B $end
$upscope $end


$scope module ctmi_89 $end
$var wire 1 "1 A1 $end
$var wire 1 "/ A2 $end
$var wire 1 "0 B1 $end
$var wire 1 "6 B2 $end
$var wire 1 "= C $end
$var wire 1 #) ZN $end
$var wire 1 #* A $end
$var wire 1 #+ B $end
$upscope $end


$scope module ctmi_90 $end
$var wire 1 C I0 $end
$var wire 1 o I1 $end
$var wire 1 : S $end
$var wire 1 "6 ZN $end
$var wire 1 #, I0_out $end
$upscope $end


$scope module ctmi_91 $end
$var wire 1 #- A1 $end
$var wire 1 "9 A2 $end
$var wire 1 "5 B1 $end
$var wire 1 ". B2 $end
$var wire 1 "= ZN $end
$var wire 1 #. A $end
$var wire 1 #/ B $end
$upscope $end


$scope module ctmi_92 $end
$var wire 1 "> I $end
$var wire 1 #0 ZN $end
$upscope $end


$scope module ctmi_94 $end
$var wire 1 "9 A1 $end
$var wire 1 #1 A2 $end
$var wire 1 "0 B1 $end
$var wire 1 "4 B2 $end
$var wire 1 "< ZN $end
$var wire 1 #2 A $end
$var wire 1 #3 B $end
$upscope $end


$scope module ctmi_95 $end
$var wire 1 \ I0 $end
$var wire 1 r I1 $end
$var wire 1 : S $end
$var wire 1 "4 ZN $end
$var wire 1 #4 I0_out $end
$upscope $end


$scope module ctmi_82 $end
$var wire 1 O I0 $end
$var wire 1 l I1 $end
$var wire 1 : S $end
$var wire 1 ". ZN $end
$var wire 1 #5 I0_out $end
$upscope $end


$scope module reg_data_reg[3]  $end
$var wire 1 #6 SI $end
$var wire 1 #7 D $end
$var wire 1 #8 SE $end
$var wire 1 ": CP $end
$var wire 1 + CDN $end
$var wire 1 #9 Q $end
$var reg 1 #: notifier $end
$var wire 1 #; CDN_i $end
$var wire 1 #< SDN $end
$var wire 1 #= D_i $end
$var wire 1 #> Q_buf $end
$var wire 1 #? SD $end
$var wire 1 #@ SI_check $end
$var wire 1 #A D_check $end
$var wire 1 #B SE1 $end
$var wire 1 #C SE_check $end
$var wire 1 #D xSI_check $end
$var wire 1 #E xD_check $end
$var wire 1 #F xCDN_i $end
$upscope $end


$scope module ctmi_77 $end
$var wire 1 "/ A1 $end
$var wire 1 : A2 $end
$var wire 1 , B $end
$var wire 1 #G Z $end
$var wire 1 #H A $end
$upscope $end


$scope module ctmi_78 $end
$var wire 1 - A1 $end
$var wire 1 "8 A2 $end
$var wire 1 "3 A3 $end
$var wire 1 #I Z $end
$upscope $end


$scope module ctmi_79 $end
$var wire 1 #J I $end
$var wire 1 #K ZN $end
$upscope $end


$scope module ctmi_80 $end
$var wire 1 #L I $end
$var wire 1 #M ZN $end
$upscope $end


$scope module ctmi_84 $end
$var wire 1 #N A1 $end
$var wire 1 - A2 $end
$var wire 1 #O ZN $end
$upscope $end


$scope module ctmi_85 $end
$var wire 1 I I0 $end
$var wire 1 u I1 $end
$var wire 1 : S $end
$var wire 1 "1 ZN $end
$var wire 1 #P I0_out $end
$upscope $end


$scope module ctmi_86 $end
$var wire 1 "> A1 $end
$var wire 1 . A2 $end
$var wire 1 "9 B1 $end
$var wire 1 #Q B2 $end
$var wire 1 #R ZN $end
$var wire 1 #S A $end
$var wire 1 #T B $end
$upscope $end


$scope module ctmi_87 $end
$var wire 1 "3 A1 $end
$var wire 1 #U A2 $end
$var wire 1 #V ZN $end
$upscope $end


$scope module clock_gate_reg_data_reg $end
$var wire 1 #W TE $end
$var wire 1 "? E $end
$var wire 1 * CP $end
$var wire 1 #X Q $end
$var reg 1 #Y notifier $end
$var wire 1 #Z CDN $end
$var wire 1 #[ SDN $end
$var wire 1 #\ D_i $end
$var wire 1 #] CPB $end
$var wire 1 #^ Q_buf $end
$var wire 1 #_ E_bar_b $end
$var wire 1 #` TE_bar_b $end
$var wire 1 #a E_bar $end
$var wire 1 #b TE_bar $end
$upscope $end


$scope module ctmi_88 $end
$var wire 1 "; I $end
$var wire 1 #c ZN $end
$upscope $end

$upscope $end


$scope module register_2 $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var wire 1 , enable $end
$var wire 1 - load $end
$var wire 1 . serial_in $end
$var wire 2 / mode [1:0] $end
$var wire 4 0 parallel_in [3:0] $end
$var wire 1 ; fault $end
$var wire 4 2 corrected_data [3:0] $end
$var wire 1 7 serial_out $end
$var wire 4 4 parallel_out [3:0] $end
$var wire 4 #d reg_data_next [3:0] $end
$var wire 1 #e ctmn_76 $end
$var wire 1 #f ctmn_75 $end
$var wire 1 #g ctmn_78 $end
$var wire 1 #h ctmn_79 $end
$var wire 1 #i ctmn_82 $end
$var wire 1 #j ctmn_74 $end
$var wire 1 #k ctmn_86 $end
$var wire 1 #l ctmn_84 $end
$var wire 1 #m ctmn_83 $end
$var wire 1 #n ctmn_88 $end
$var wire 1 #o ctmn_73 $end
$var wire 1 #p ctmn_81 $end
$var wire 1 #q register_3/clk_clock_gate_reg_data_reg  $end
$var wire 1 #r ctmn_77 $end
$var wire 1 #s ctmn_87 $end
$var wire 1 #t ctmn_85 $end
$var wire 1 #u ctmn_80 $end
$var wire 1 #v clkgt_enable_net_0 $end

$scope module ctmi_81 $end
$var wire 1 #e A1 $end
$var wire 1 #f A2 $end
$var wire 1 #g B1 $end
$var wire 1 #h B2 $end
$var wire 1 #i C $end
$var wire 1 #w ZN $end
$var wire 1 #x A $end
$var wire 1 #y B $end
$upscope $end


$scope module ctmi_98 $end
$var wire 1 #j A1 $end
$var wire 1 #z A2 $end
$var wire 1 #{ B1 $end
$var wire 1 #| B2 $end
$var wire 1 #} Z $end
$var wire 1 #~ A $end
$var wire 1 $! B $end
$upscope $end


$scope module ctmi_96 $end
$var wire 1 #k A1 $end
$var wire 1 #f A2 $end
$var wire 1 #l B1 $end
$var wire 1 #m B2 $end
$var wire 1 #n C $end
$var wire 1 $" ZN $end
$var wire 1 $# A $end
$var wire 1 $$ B $end
$upscope $end


$scope module ctmi_97 $end
$var wire 1 #o A1 $end
$var wire 1 #j A2 $end
$var wire 1 . A3 $end
$var wire 1 #p B1 $end
$var wire 1 $% B2 $end
$var wire 1 $& ZN $end
$var wire 1 $' A $end
$var wire 1 $( B $end
$upscope $end


$scope module reg_data_reg[2]  $end
$var wire 1 $) SI $end
$var wire 1 $* D $end
$var wire 1 $+ SE $end
$var wire 1 #q CP $end
$var wire 1 + CDN $end
$var wire 1 $, Q $end
$var reg 1 $- notifier $end
$var wire 1 $. CDN_i $end
$var wire 1 $/ SDN $end
$var wire 1 $0 D_i $end
$var wire 1 $1 Q_buf $end
$var wire 1 $2 SD $end
$var wire 1 $3 SI_check $end
$var wire 1 $4 D_check $end
$var wire 1 $5 SE1 $end
$var wire 1 $6 SE_check $end
$var wire 1 $7 xSI_check $end
$var wire 1 $8 xD_check $end
$var wire 1 $9 xCDN_i $end
$upscope $end


$scope module reg_data_reg[1]  $end
$var wire 1 $: SI $end
$var wire 1 $; D $end
$var wire 1 $< SE $end
$var wire 1 #q CP $end
$var wire 1 + CDN $end
$var wire 1 $= Q $end
$var reg 1 $> notifier $end
$var wire 1 $? CDN_i $end
$var wire 1 $@ SDN $end
$var wire 1 $A D_i $end
$var wire 1 $B Q_buf $end
$var wire 1 $C SD $end
$var wire 1 $D SI_check $end
$var wire 1 $E D_check $end
$var wire 1 $F SE1 $end
$var wire 1 $G SE_check $end
$var wire 1 $H xSI_check $end
$var wire 1 $I xD_check $end
$var wire 1 $J xCDN_i $end
$upscope $end


$scope module reg_data_reg[0]  $end
$var wire 1 $K SI $end
$var wire 1 $L D $end
$var wire 1 $M SE $end
$var wire 1 #q CP $end
$var wire 1 + CDN $end
$var wire 1 $N Q $end
$var reg 1 $O notifier $end
$var wire 1 $P CDN_i $end
$var wire 1 $Q SDN $end
$var wire 1 $R D_i $end
$var wire 1 $S Q_buf $end
$var wire 1 $T SD $end
$var wire 1 $U SI_check $end
$var wire 1 $V D_check $end
$var wire 1 $W SE1 $end
$var wire 1 $X SE_check $end
$var wire 1 $Y xSI_check $end
$var wire 1 $Z xD_check $end
$var wire 1 $[ xCDN_i $end
$upscope $end


$scope module ctmi_83 $end
$var wire 1 #j A1 $end
$var wire 1 #r A2 $end
$var wire 1 $\ ZN $end
$upscope $end


$scope module ctmi_93 $end
$var wire 1 #m A1 $end
$var wire 1 #f A2 $end
$var wire 1 #l B1 $end
$var wire 1 #h B2 $end
$var wire 1 #s C $end
$var wire 1 $] ZN $end
$var wire 1 $^ A $end
$var wire 1 $_ B $end
$upscope $end


$scope module ctmi_89 $end
$var wire 1 #h A1 $end
$var wire 1 #f A2 $end
$var wire 1 #g B1 $end
$var wire 1 #m B2 $end
$var wire 1 #t C $end
$var wire 1 $` ZN $end
$var wire 1 $a A $end
$var wire 1 $b B $end
$upscope $end


$scope module ctmi_90 $end
$var wire 1 B I0 $end
$var wire 1 o I1 $end
$var wire 1 ; S $end
$var wire 1 #m ZN $end
$var wire 1 $c I0_out $end
$upscope $end


$scope module ctmi_91 $end
$var wire 1 #- A1 $end
$var wire 1 #p A2 $end
$var wire 1 #l B1 $end
$var wire 1 #e B2 $end
$var wire 1 #t ZN $end
$var wire 1 $d A $end
$var wire 1 $e B $end
$upscope $end


$scope module ctmi_92 $end
$var wire 1 #u I $end
$var wire 1 $f ZN $end
$upscope $end


$scope module ctmi_94 $end
$var wire 1 #p A1 $end
$var wire 1 #1 A2 $end
$var wire 1 #g B1 $end
$var wire 1 #k B2 $end
$var wire 1 #s ZN $end
$var wire 1 $g A $end
$var wire 1 $h B $end
$upscope $end


$scope module ctmi_95 $end
$var wire 1 [ I0 $end
$var wire 1 r I1 $end
$var wire 1 ; S $end
$var wire 1 #k ZN $end
$var wire 1 $i I0_out $end
$upscope $end


$scope module ctmi_82 $end
$var wire 1 N I0 $end
$var wire 1 l I1 $end
$var wire 1 ; S $end
$var wire 1 #e ZN $end
$var wire 1 $j I0_out $end
$upscope $end


$scope module reg_data_reg[3]  $end
$var wire 1 $k SI $end
$var wire 1 $l D $end
$var wire 1 $m SE $end
$var wire 1 #q CP $end
$var wire 1 + CDN $end
$var wire 1 $n Q $end
$var reg 1 $o notifier $end
$var wire 1 $p CDN_i $end
$var wire 1 $q SDN $end
$var wire 1 $r D_i $end
$var wire 1 $s Q_buf $end
$var wire 1 $t SD $end
$var wire 1 $u SI_check $end
$var wire 1 $v D_check $end
$var wire 1 $w SE1 $end
$var wire 1 $x SE_check $end
$var wire 1 $y xSI_check $end
$var wire 1 $z xD_check $end
$var wire 1 ${ xCDN_i $end
$upscope $end


$scope module ctmi_77 $end
$var wire 1 #f A1 $end
$var wire 1 ; A2 $end
$var wire 1 , B $end
$var wire 1 $| Z $end
$var wire 1 $} A $end
$upscope $end


$scope module ctmi_78 $end
$var wire 1 - A1 $end
$var wire 1 #o A2 $end
$var wire 1 #j A3 $end
$var wire 1 $~ Z $end
$upscope $end


$scope module ctmi_79 $end
$var wire 1 %! I $end
$var wire 1 %" ZN $end
$upscope $end


$scope module ctmi_80 $end
$var wire 1 %# I $end
$var wire 1 %$ ZN $end
$upscope $end


$scope module ctmi_84 $end
$var wire 1 %% A1 $end
$var wire 1 - A2 $end
$var wire 1 %& ZN $end
$upscope $end


$scope module ctmi_85 $end
$var wire 1 H I0 $end
$var wire 1 u I1 $end
$var wire 1 ; S $end
$var wire 1 #h ZN $end
$var wire 1 %' I0_out $end
$upscope $end


$scope module ctmi_86 $end
$var wire 1 #u A1 $end
$var wire 1 . A2 $end
$var wire 1 #p B1 $end
$var wire 1 %( B2 $end
$var wire 1 %) ZN $end
$var wire 1 %* A $end
$var wire 1 %+ B $end
$upscope $end


$scope module ctmi_87 $end
$var wire 1 #j A1 $end
$var wire 1 %, A2 $end
$var wire 1 %- ZN $end
$upscope $end


$scope module clock_gate_reg_data_reg $end
$var wire 1 %. TE $end
$var wire 1 #v E $end
$var wire 1 * CP $end
$var wire 1 %/ Q $end
$var reg 1 %0 notifier $end
$var wire 1 %1 CDN $end
$var wire 1 %2 SDN $end
$var wire 1 %3 D_i $end
$var wire 1 %4 CPB $end
$var wire 1 %5 Q_buf $end
$var wire 1 %6 E_bar_b $end
$var wire 1 %7 TE_bar_b $end
$var wire 1 %8 E_bar $end
$var wire 1 %9 TE_bar $end
$upscope $end


$scope module ctmi_88 $end
$var wire 1 #r I $end
$var wire 1 %: ZN $end
$upscope $end

$upscope $end


$scope module register_3 $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var wire 1 , enable $end
$var wire 1 - load $end
$var wire 1 . serial_in $end
$var wire 2 / mode [1:0] $end
$var wire 4 0 parallel_in [3:0] $end
$var wire 1 9 fault $end
$var wire 4 2 corrected_data [3:0] $end
$var wire 1 8 serial_out $end
$var wire 4 5 parallel_out [3:0] $end
$var wire 4 %; reg_data_next [3:0] $end
$var wire 1 %< ctmn_76 $end
$var wire 1 %= ctmn_75 $end
$var wire 1 %> ctmn_78 $end
$var wire 1 %? ctmn_79 $end
$var wire 1 %@ ctmn_82 $end
$var wire 1 %A ctmn_74 $end
$var wire 1 %B ctmn_86 $end
$var wire 1 %C ctmn_84 $end
$var wire 1 %D ctmn_83 $end
$var wire 1 %E ctmn_88 $end
$var wire 1 %F ctmn_73 $end
$var wire 1 %G ctmn_81 $end
$var wire 1 %H register_3/clk_clock_gate_reg_data_reg  $end
$var wire 1 %I ctmn_77 $end
$var wire 1 %J ctmn_87 $end
$var wire 1 %K ctmn_85 $end
$var wire 1 %L ctmn_80 $end
$var wire 1 %M clkgt_enable_net_0 $end

$scope module ctmi_81 $end
$var wire 1 %< A1 $end
$var wire 1 %= A2 $end
$var wire 1 %> B1 $end
$var wire 1 %? B2 $end
$var wire 1 %@ C $end
$var wire 1 %N ZN $end
$var wire 1 %O A $end
$var wire 1 %P B $end
$upscope $end


$scope module ctmi_98 $end
$var wire 1 %A A1 $end
$var wire 1 %Q A2 $end
$var wire 1 %R B1 $end
$var wire 1 %S B2 $end
$var wire 1 %T Z $end
$var wire 1 %U A $end
$var wire 1 %V B $end
$upscope $end


$scope module ctmi_96 $end
$var wire 1 %B A1 $end
$var wire 1 %= A2 $end
$var wire 1 %C B1 $end
$var wire 1 %D B2 $end
$var wire 1 %E C $end
$var wire 1 %W ZN $end
$var wire 1 %X A $end
$var wire 1 %Y B $end
$upscope $end


$scope module ctmi_97 $end
$var wire 1 %F A1 $end
$var wire 1 %A A2 $end
$var wire 1 . A3 $end
$var wire 1 %G B1 $end
$var wire 1 %Z B2 $end
$var wire 1 %[ ZN $end
$var wire 1 %\ A $end
$var wire 1 %] B $end
$upscope $end


$scope module reg_data_reg[2]  $end
$var wire 1 %^ SI $end
$var wire 1 %_ D $end
$var wire 1 %` SE $end
$var wire 1 %H CP $end
$var wire 1 + CDN $end
$var wire 1 %a Q $end
$var reg 1 %b notifier $end
$var wire 1 %c CDN_i $end
$var wire 1 %d SDN $end
$var wire 1 %e D_i $end
$var wire 1 %f Q_buf $end
$var wire 1 %g SD $end
$var wire 1 %h SI_check $end
$var wire 1 %i D_check $end
$var wire 1 %j SE1 $end
$var wire 1 %k SE_check $end
$var wire 1 %l xSI_check $end
$var wire 1 %m xD_check $end
$var wire 1 %n xCDN_i $end
$upscope $end


$scope module reg_data_reg[1]  $end
$var wire 1 %o SI $end
$var wire 1 %p D $end
$var wire 1 %q SE $end
$var wire 1 %H CP $end
$var wire 1 + CDN $end
$var wire 1 %r Q $end
$var reg 1 %s notifier $end
$var wire 1 %t CDN_i $end
$var wire 1 %u SDN $end
$var wire 1 %v D_i $end
$var wire 1 %w Q_buf $end
$var wire 1 %x SD $end
$var wire 1 %y SI_check $end
$var wire 1 %z D_check $end
$var wire 1 %{ SE1 $end
$var wire 1 %| SE_check $end
$var wire 1 %} xSI_check $end
$var wire 1 %~ xD_check $end
$var wire 1 &! xCDN_i $end
$upscope $end


$scope module reg_data_reg[0]  $end
$var wire 1 &" SI $end
$var wire 1 &# D $end
$var wire 1 &$ SE $end
$var wire 1 %H CP $end
$var wire 1 + CDN $end
$var wire 1 &% Q $end
$var reg 1 && notifier $end
$var wire 1 &' CDN_i $end
$var wire 1 &( SDN $end
$var wire 1 &) D_i $end
$var wire 1 &* Q_buf $end
$var wire 1 &+ SD $end
$var wire 1 &, SI_check $end
$var wire 1 &- D_check $end
$var wire 1 &. SE1 $end
$var wire 1 &/ SE_check $end
$var wire 1 &0 xSI_check $end
$var wire 1 &1 xD_check $end
$var wire 1 &2 xCDN_i $end
$upscope $end


$scope module ctmi_83 $end
$var wire 1 %A A1 $end
$var wire 1 %I A2 $end
$var wire 1 &3 ZN $end
$upscope $end


$scope module ctmi_93 $end
$var wire 1 %D A1 $end
$var wire 1 %= A2 $end
$var wire 1 %C B1 $end
$var wire 1 %? B2 $end
$var wire 1 %J C $end
$var wire 1 &4 ZN $end
$var wire 1 &5 A $end
$var wire 1 &6 B $end
$upscope $end


$scope module ctmi_89 $end
$var wire 1 %? A1 $end
$var wire 1 %= A2 $end
$var wire 1 %> B1 $end
$var wire 1 %D B2 $end
$var wire 1 %K C $end
$var wire 1 &7 ZN $end
$var wire 1 &8 A $end
$var wire 1 &9 B $end
$upscope $end


$scope module ctmi_90 $end
$var wire 1 A I0 $end
$var wire 1 o I1 $end
$var wire 1 9 S $end
$var wire 1 %D ZN $end
$var wire 1 &: I0_out $end
$upscope $end


$scope module ctmi_91 $end
$var wire 1 #- A1 $end
$var wire 1 %G A2 $end
$var wire 1 %C B1 $end
$var wire 1 %< B2 $end
$var wire 1 %K ZN $end
$var wire 1 &; A $end
$var wire 1 &< B $end
$upscope $end


$scope module ctmi_92 $end
$var wire 1 %L I $end
$var wire 1 &= ZN $end
$upscope $end


$scope module ctmi_94 $end
$var wire 1 %G A1 $end
$var wire 1 #1 A2 $end
$var wire 1 %> B1 $end
$var wire 1 %B B2 $end
$var wire 1 %J ZN $end
$var wire 1 &> A $end
$var wire 1 &? B $end
$upscope $end


$scope module ctmi_95 $end
$var wire 1 Z I0 $end
$var wire 1 r I1 $end
$var wire 1 9 S $end
$var wire 1 %B ZN $end
$var wire 1 &@ I0_out $end
$upscope $end


$scope module ctmi_82 $end
$var wire 1 M I0 $end
$var wire 1 l I1 $end
$var wire 1 9 S $end
$var wire 1 %< ZN $end
$var wire 1 &A I0_out $end
$upscope $end


$scope module reg_data_reg[3]  $end
$var wire 1 &B SI $end
$var wire 1 &C D $end
$var wire 1 &D SE $end
$var wire 1 %H CP $end
$var wire 1 + CDN $end
$var wire 1 &E Q $end
$var reg 1 &F notifier $end
$var wire 1 &G CDN_i $end
$var wire 1 &H SDN $end
$var wire 1 &I D_i $end
$var wire 1 &J Q_buf $end
$var wire 1 &K SD $end
$var wire 1 &L SI_check $end
$var wire 1 &M D_check $end
$var wire 1 &N SE1 $end
$var wire 1 &O SE_check $end
$var wire 1 &P xSI_check $end
$var wire 1 &Q xD_check $end
$var wire 1 &R xCDN_i $end
$upscope $end


$scope module ctmi_77 $end
$var wire 1 %= A1 $end
$var wire 1 9 A2 $end
$var wire 1 , B $end
$var wire 1 &S Z $end
$var wire 1 &T A $end
$upscope $end


$scope module ctmi_78 $end
$var wire 1 - A1 $end
$var wire 1 %F A2 $end
$var wire 1 %A A3 $end
$var wire 1 &U Z $end
$upscope $end


$scope module ctmi_79 $end
$var wire 1 &V I $end
$var wire 1 &W ZN $end
$upscope $end


$scope module ctmi_80 $end
$var wire 1 &X I $end
$var wire 1 &Y ZN $end
$upscope $end


$scope module ctmi_84 $end
$var wire 1 &Z A1 $end
$var wire 1 - A2 $end
$var wire 1 &[ ZN $end
$upscope $end


$scope module ctmi_85 $end
$var wire 1 G I0 $end
$var wire 1 u I1 $end
$var wire 1 9 S $end
$var wire 1 %? ZN $end
$var wire 1 &\ I0_out $end
$upscope $end


$scope module ctmi_86 $end
$var wire 1 %L A1 $end
$var wire 1 . A2 $end
$var wire 1 %G B1 $end
$var wire 1 &] B2 $end
$var wire 1 &^ ZN $end
$var wire 1 &_ A $end
$var wire 1 &` B $end
$upscope $end


$scope module ctmi_87 $end
$var wire 1 %A A1 $end
$var wire 1 &a A2 $end
$var wire 1 &b ZN $end
$upscope $end


$scope module clock_gate_reg_data_reg $end
$var wire 1 &c TE $end
$var wire 1 %M E $end
$var wire 1 * CP $end
$var wire 1 &d Q $end
$var reg 1 &e notifier $end
$var wire 1 &f CDN $end
$var wire 1 &g SDN $end
$var wire 1 &h D_i $end
$var wire 1 &i CPB $end
$var wire 1 &j Q_buf $end
$var wire 1 &k E_bar_b $end
$var wire 1 &l TE_bar_b $end
$var wire 1 &m E_bar $end
$var wire 1 &n TE_bar $end
$upscope $end


$scope module ctmi_88 $end
$var wire 1 %I I $end
$var wire 1 &o ZN $end
$upscope $end

$upscope $end


$scope module ne_31 $end
$var wire 4 4 A [3:0] $end
$var wire 4 2 B [3:0] $end
$var wire 1 &p TC $end
$var wire 1 &q LT $end
$var wire 1 &r GT $end
$var wire 1 &s EQ $end
$var wire 1 &t LE $end
$var wire 1 &u GE $end
$var wire 1 ; NE $end
$var wire 1 &v ctmn_27 $end
$var wire 1 &w ctmn_28 $end
$var wire 1 &x ctmn_29 $end
$var wire 1 &y ctmn_30 $end

$scope module ctmi_33 $end
$var wire 1 &v A1 $end
$var wire 1 &w A2 $end
$var wire 1 &x A3 $end
$var wire 1 &y A4 $end
$var wire 1 &z ZN $end
$upscope $end


$scope module ctmi_34 $end
$var wire 1 l A1 $end
$var wire 1 N A2 $end
$var wire 1 l B1 $end
$var wire 1 N B2 $end
$var wire 1 &v ZN $end
$var wire 1 &{ A $end
$var wire 1 &| B $end
$upscope $end


$scope module ctmi_35 $end
$var wire 1 o A1 $end
$var wire 1 B A2 $end
$var wire 1 o B1 $end
$var wire 1 B B2 $end
$var wire 1 &w ZN $end
$var wire 1 &} A $end
$var wire 1 &~ B $end
$upscope $end


$scope module ctmi_36 $end
$var wire 1 r A1 $end
$var wire 1 [ A2 $end
$var wire 1 r B1 $end
$var wire 1 [ B2 $end
$var wire 1 &x ZN $end
$var wire 1 '! A $end
$var wire 1 '" B $end
$upscope $end


$scope module ctmi_37 $end
$var wire 1 u A1 $end
$var wire 1 H A2 $end
$var wire 1 u B1 $end
$var wire 1 H B2 $end
$var wire 1 &y ZN $end
$var wire 1 '# A $end
$var wire 1 '$ B $end
$upscope $end

$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0"G
0#N
0"C
0"H
0"D
0"E
1#Z
0"U
0"Q
0"[
0"W
1#a
1#_
0"S
0"X
1"Y
1"V
0"R
0"\
0"]
0"P
0"Z
0#W
1#b
1#`
0!
0"?
0#\
1#[
x#Y
1#H
0#G
0#S
0#T
0#Q
0#U
0"N
0"O
0"L
0,
0-
0+
0.
0#
0%
x"T
0"w
0"s
0"}
0"y
0"u
0"z
1"{
1"x
0"t
0"~
0#!
0"r
0"|
x"v
0#$
0##
0#"
0"f
0"b
0"l
0"h
0"d
0"i
1"j
1"g
0"c
0"m
0"n
0"a
0"k
x"e
0"q
0"p
0"o
0#;
0#7
0#A
0#=
0#9
0#>
1#?
1#<
0#8
0#B
0#C
0#6
0#@
x#:
0#F
0#E
0#D
0#~
0%%
0#z
0$!
0#{
0#|
1%1
0$.
0$*
0$4
0$0
1%8
1%6
0$,
0$1
1$2
1$/
0$+
0$5
0$6
0$)
0$3
0%.
1%9
1%7
0#v
0%3
1%2
x%0
1$}
0$|
0%*
0%+
0%(
0%,
0$'
0$(
0$%
x$-
0$P
0$L
0$V
0$R
0$N
0$S
1$T
1$Q
0$M
0$W
0$X
0$K
0$U
x$O
0$[
0$Z
0$Y
0$?
0$;
0$E
0$A
0$=
0$B
1$C
1$@
0$<
0$F
0$G
0$:
0$D
x$>
0$J
0$I
0$H
0$p
0$l
0$v
0$r
0$n
0$s
1$t
1$q
0$m
0$w
0$x
0$k
0$u
x$o
0${
0$z
0$y
0$9
0$8
0$7
0%U
0&Z
0%Q
0%V
0%R
0%S
1&f
0%c
0%_
0%i
0%e
1&m
1&k
0%a
0%f
1%g
1%d
0%`
0%j
0%k
0%^
0%h
0&c
1&n
1&l
0%M
0&h
1&g
x&e
1&T
0&S
0&_
0&`
0&]
0&a
0%\
0%]
0%Z
x%b
0&'
0&#
0&-
0&)
0&%
0&*
1&+
1&(
0&$
0&.
0&/
0&"
0&,
x&&
0&2
0&1
0&0
0%t
0%p
0%z
0%v
0%r
0%w
1%x
1%u
0%q
0%{
0%|
0%o
0%y
x%s
0&!
0%~
0%}
0&G
0&C
0&M
0&I
0&E
0&J
1&K
1&H
0&D
0&N
0&O
0&B
0&L
x&F
0&R
0&Q
0&P
0%n
0%m
0%l
0"
0&
0(
0"`
0"_
0"^
b00 /
b00 $
b0000 '
b0000 )
0D
0E
0F
0J
0K
0L
0P
0Q
0R
0S
0T
0U
0]
0^
0_
0m
1n
0p
1q
0s
1t
0v
1w
0"%
1"&
0"'
1"(
0")
1"*
0"+
1",
1"A
1"B
1"J
1"K
1#'
1#(
1#*
1#+
0#,
0#.
0#/
0#2
0#3
0#4
0#5
0#P
1#x
1#y
1$#
1$$
1$^
1$_
1$a
1$b
0$c
0$d
0$e
0$g
0$h
0$i
0$j
0%'
1%O
1%P
1%X
1%Y
1&5
1&6
1&8
1&9
0&:
0&;
0&<
0&>
0&?
0&@
0&A
0&\
0&{
1&|
0&}
1&~
0'!
1'"
0'#
1'$
b0000 2
0#-
0#1
1#0
1"5
1#K
1"8
1#M
1"3
0#c
0"9
1$f
1#l
1%"
1#o
1%$
1#j
0%:
0#p
1&=
1%C
1&W
1%F
1&Y
1%A
0&o
0%G
1#]
1%4
1&i
0#%
0"0
1#O
1";
0"F
06
1"M
1"7
1#I
1"/
1#R
1"2
0#V
0">
0$\
0#g
1%&
1#r
0#}
07
1$&
1#n
1$~
1#f
1%)
1#i
0%-
0#u
0&3
0%>
1&[
1%I
0%T
08
1%[
1%E
1&U
1%=
1&^
1%@
0&b
0%L
0#X
0":
0%/
0#q
0&d
0%H
0Y
01
1<
1=
1>
1?
1@
0k
09
1g
1h
1i
1j
0"$
0:
1~
1"!
1""
1"#
1"6
1"=
1"<
1"4
1".
1"1
1#m
1#t
1#s
1#k
1#e
1#h
1%D
1%K
1%J
1%B
1%<
1%?
0&z
0;
1&v
1&w
1&x
1&y
0*
0#J
0#L
0%!
0%#
0&V
0&X
0#^
0%5
0&j
b0000 "-
b0000 3
b0000 0
b0000 #d
b0000 4
b0000 %;
b0000 5
0"@
0"I
0#&
0#)
0C
0\
0O
0I
0#w
0$"
0$]
0$`
0B
0[
0N
0H
0%N
0%W
0&4
0&7
0A
0Z
0M
0G
0o
0r
0l
0u
0a
0x
0&p
zb
zc
zd
ze
zf
zy
zz
z{
z|
z}
z&q
z&r
z&s
z&t
z&u
0V
0W
0X
0`
$end
#5000
1!
1*
0#]
0%4
0&i
1"
1+
1&G
1&M
1&Q
1&R
1&'
1&-
1&1
1&2
1%t
1%z
1%~
1&!
1%c
1%i
1%m
1%n
1$p
1$v
1$z
1${
1$P
1$V
1$Z
1$[
1$?
1$E
1$I
1$J
1$.
1$4
1$8
1$9
1#;
1#A
1#E
1#F
1"w
1"}
1##
1#$
1"f
1"l
1"p
1"q
1"U
1"[
1"_
1"`
1#
1,
1#G
1"?
0#_
0#a
1#\
1$|
1#v
0%6
0%8
1%3
1&S
1%M
0&k
0&m
1&h
#10000
0!
0*
1#]
1%4
1&i
1#^
1%5
1&j
#15000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1&
1.
1%\
1$'
1"N
0"M
0"7
0$&
0#n
0%[
0%E
1%W
1&C
1&I
1&N
1$"
1$l
1$r
1$w
1"I
1#7
1#=
1#B
b1000 %;
1&O
b1000 #d
1$x
b1000 "-
1#C
#20000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#25000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1&J
1$s
1#>
1#9
1\
1"E
1#4
1")
1$n
1[
1#|
1$i
1_
1'!
1&E
1Z
1%S
1&@
1^
1]
1s
b1000 3
b1000 4
b1000 5
0i
0%B
1&?
0&x
0@
0#k
1$h
0""
0"4
1#3
0"<
1"$
1:
0#4
0#s
1`
1r
1#4
0t
0"*
0'"
1&z
1;
0%J
1k
19
b1000 2
b1000 )
1&4
1%_
1%e
1%j
1&x
1""
1i
1$]
1$*
1$0
1$5
1#&
1"Q
1"W
1"\
b1100 %;
1%k
b1100 #d
1$6
b1100 "-
1"]
0k
09
0"$
0:
0&z
0;
#30000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#35000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1%f
1$1
1"X
1"S
1C
1#,
1"'
1$,
1B
1$c
1F
1&}
1%a
1A
1&:
1E
1D
1p
b1100 3
b1100 4
b1100 5
0h
0%D
0&9
0&w
0<
0#m
0$b
0"!
0"6
0#+
1#)
1"b
1"h
1"m
1"$
1:
0#,
1$`
1$;
1$A
1$F
1V
1o
1#,
0q
0"(
0&~
1&z
1;
1&7
1%p
1%v
1%{
1k
19
b1100 2
b1100 )
b1110 "-
1"n
b1110 #d
1$G
b1110 %;
1%|
1&w
1"!
1h
0k
09
0"$
0:
0&z
0;
#40000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#45000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1%w
1$B
1"i
1"d
1I
1#P
1"+
1$=
1H
1%'
1L
1'#
1%r
1G
1&\
1K
1J
1v
b1110 3
b1110 4
b1110 5
0j
0%?
0%P
0&y
0=
0#h
0#y
0"#
0"1
0"B
1"@
1"s
1"y
1"~
1"$
1:
0#P
1#w
1$L
1$R
1$W
1W
1u
1#P
0w
0",
0'$
1&z
1;
1%N
1&#
1&)
1&.
1k
19
b1110 2
b1110 )
b1111 "-
1#!
b1111 #d
1$X
b1111 %;
1&/
1&y
1"#
1j
0k
09
0"$
0:
0&z
0;
0&
0.
0%\
0$'
0"N
1"M
1"7
1$&
1#n
1%[
1%E
0%W
0&C
0&I
0&N
0$"
0$l
0$r
0$w
0"I
0#7
0#=
0#B
b0111 %;
0&O
b0111 #d
0$x
b0111 "-
0#C
#50000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#55000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1&*
0&J
1$S
0$s
1"z
0#>
0#9
0\
0"E
0#4
0^
0_
1"*
1"u
1O
1"C
1"G
1#5
1"%
0$n
0[
0#|
0$i
0]
1'"
1$N
1N
1#z
1#~
1$j
1R
1&{
0&E
0Z
0%S
0&@
1t
1&%
1M
1%Q
1%U
1&A
1Q
1P
1m
b0111 3
b0111 4
b0111 5
0g
0%<
1%T
18
0i
1%B
0&?
0&v
0>
0#e
1#}
17
1S
0&x
1@
1#k
0$h
0~
0".
1"F
16
1T
1U
0""
1"4
0#3
1"<
1"$
1:
1#4
0#5
1#s
0`
0r
0#4
0s
0")
0'!
0?
1X
1l
1#5
0n
0"&
0&|
1&z
1;
1%J
1k
19
b0111 2
b0111 )
0&4
0%_
0%e
0%j
1&v
1~
1g
1Y
11
1(
1&x
1""
1i
0$]
0$*
0$0
0$5
0#&
0"Q
0"W
0"\
b0011 %;
0%k
b0011 #d
0$6
b0011 "-
0"]
0k
09
0"$
0:
0&z
0;
#60000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#65000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%f
0$1
0"X
0"S
0C
0#,
0E
0F
1"(
0$,
0B
0$c
0D
1&~
0%a
0A
0&:
1q
b0011 3
b0011 4
b0011 5
0h
1%D
1&9
0&w
1<
1#m
1$b
0"!
1"6
1#+
0#)
0"b
0"h
0"m
1"$
1:
1#,
0$`
0$;
0$A
0$F
0V
0o
0#,
0p
0"'
0&}
1&z
1;
0&7
0%p
0%v
0%{
1k
19
b0011 2
b0011 )
b0001 "-
0"n
b0001 #d
0$G
b0001 %;
0%|
1&w
1"!
1h
0k
09
0"$
0:
0&z
0;
#70000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#75000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%w
0$B
0"i
0"d
0I
0#P
0K
0L
1",
0$=
0H
0%'
0J
1'$
0%r
0G
0&\
1w
b0001 3
b0001 4
b0001 5
0j
1%?
1%P
0&y
1=
1#h
1#y
0"#
1"1
1"B
0"@
0"s
0"y
0"~
1"$
1:
1#P
0#w
0$L
0$R
0$W
0W
0u
0#P
0v
0"+
0'#
1&z
1;
0%N
0&#
0&)
0&.
1k
19
b0001 2
b0001 )
b0000 "-
0#!
b0000 #d
0$X
b0000 %;
0&/
1&y
1"#
1j
0k
09
0"$
0:
0&z
0;
#80000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#85000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0&*
0$S
0"z
0"u
0O
0"C
0"G
0#5
0Q
0R
1"&
0$N
0N
0#z
0#~
0$j
0P
1&|
0&%
0M
0%Q
0%U
0&A
1n
b0000 3
b0000 4
b0000 5
0g
1%<
0%T
08
0T
0S
0&v
1>
1#e
0#}
07
0U
0~
1".
0"F
06
1"$
1:
1#5
1?
0X
0l
0#5
0m
0"%
0&{
1&z
1;
1k
19
b0000 2
b0000 )
1&v
1~
1g
0Y
01
0(
0k
09
0"$
0:
0&z
0;
b01 $
b01 /
1%R
1&X
1#{
1%#
1"D
1#L
1&
1.
1%\
1$'
1"N
0"M
0"7
0$&
0#n
0%[
0%E
0#M
0"3
0%$
0#j
0&Y
0%A
0"N
0$'
0%\
1%[
1%E
1$&
1#n
1"M
1"7
1&3
1%>
1&b
1%L
1&_
1$\
1#g
1%-
1#u
1%*
1#%
1"0
1#V
1">
1#S
1%W
1&C
1&I
1&N
1$"
1$l
1$r
1$w
1"I
1#7
1#=
1#B
b1000 %;
1&O
b1000 #d
1$x
b1000 "-
1#C
0#R
0"2
0#0
0"5
0%)
0#i
0$f
0#l
0&^
0%@
0&=
0%C
0"I
0#7
0#=
0#B
0$"
0$l
0$r
0$w
0%W
0&C
0&I
0&N
b0000 "-
0#C
b0000 #d
0$x
b0000 %;
0&O
1%N
1&#
1&)
1&.
1#w
1$L
1$R
1$W
1"@
1"s
1"y
1"~
b0001 %;
1&/
b0001 #d
1$X
b0001 "-
1#!
#90000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#95000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1&*
1$S
1"z
1"u
1O
1"C
1#5
1"%
1$N
1N
1#z
1$j
1R
1&{
1&%
1M
1%Q
1&A
1Q
1P
1m
b0001 3
b0001 4
b0001 5
0g
0%<
1&<
0&v
0>
0#e
1$e
0~
0".
1#/
0"=
1"$
1:
0#5
0#t
1X
1l
1#5
0n
0"&
0&|
1&z
1;
0%K
1k
19
b0001 2
b0001 )
1&7
1%p
1%v
1%{
1&v
1~
1g
1$`
1$;
1$A
1$F
1#)
1"b
1"h
1"m
b0011 %;
1%|
b0011 #d
1$G
b0011 "-
1"n
0k
09
0"$
0:
0&z
0;
#100000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#105000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1%w
1$B
1"i
1"d
1I
1#P
1"+
1$=
1H
1%'
1L
1'#
1%r
1G
1&\
1K
1J
1v
b0011 3
b0011 4
b0011 5
0j
0%?
0&6
0&y
0=
0#h
0$_
0"#
0"1
0#(
1#&
1"Q
1"W
1"\
1"$
1:
0#P
1$]
1$*
1$0
1$5
1W
1u
1#P
0w
0",
0'$
1&z
1;
1&4
1%_
1%e
1%j
1k
19
b0011 2
b0011 )
b0111 "-
1"]
b0111 #d
1$6
b0111 %;
1%k
1&y
1"#
1j
0k
09
0"$
0:
0&z
0;
#110000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#115000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1%f
1$1
1"X
1"S
1C
1#,
1"'
1$,
1B
1$c
1F
1&}
1%a
1A
1&:
1E
1D
1p
b0111 3
b0111 4
b0111 5
0h
0%D
0%Y
0&w
0<
0#m
0$$
0"!
0"6
0"K
1"I
1#7
1#=
1#B
1"$
1:
0#,
1$"
1$l
1$r
1$w
1V
1o
1#,
0q
0"(
0&~
1&z
1;
1%W
1&C
1&I
1&N
1k
19
b0111 2
b0111 )
b1111 "-
1#C
b1111 #d
1$x
b1111 %;
1&O
1&w
1"!
1h
0k
09
0"$
0:
0&z
0;
0#
0,
0#G
0"?
1#_
1#a
0#\
0$|
0#v
1%6
1%8
0%3
0&S
0%M
1&k
1&m
0&h
#120000
0!
0*
1#]
1%4
1&i
0#^
0%5
0&j
0&d
0%H
0%/
0#q
0#X
0":
#125000
1!
1*
0#]
0%4
0&i
#130000
0!
0*
1#]
1%4
1&i
#135000
1!
1*
0#]
0%4
0&i
1#
1,
0&
0.
0&_
0%*
0#S
1#R
1"2
1%)
1#i
1&^
1%@
1#G
1"?
0#_
0#a
1#\
1$|
1#v
0%6
0%8
1%3
1&S
1%M
0&k
0&m
1&h
0%N
0&#
0&)
0&.
0#w
0$L
0$R
0$W
0"@
0"s
0"y
0"~
b1110 %;
0&/
b1110 #d
0$X
b1110 "-
0#!
#140000
0!
0*
1#]
1%4
1&i
1#^
1%5
1&j
#145000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0&*
1&J
0$S
1$s
0"z
1#>
1#9
1\
1"E
1"H
1#4
1")
0"u
0O
0"C
0#5
0Q
0R
1"&
1$n
1[
1#|
1$!
1$i
1_
1'!
0$N
0N
0#z
0$j
0P
1&|
1&E
1Z
1%S
1%V
1&@
1^
1]
1s
0&%
0M
0%Q
0&A
1n
b1110 3
b1110 4
b1110 5
0g
1%<
0&<
0i
0%B
1%T
18
0&v
1>
1#e
0$e
0&x
0@
0#k
1#}
17
1S
0~
1".
0#/
0""
0"4
1"F
16
1T
1U
1"=
1"$
1:
0#4
1#5
0?
1`
1r
1#4
0t
0"*
0'"
1#t
0X
0l
0#5
0m
0"%
0&{
1&z
1;
1%K
1k
19
b1110 2
b1110 )
0&7
0%p
0%v
0%{
1&v
1~
1g
0$`
0$;
0$A
0$F
1&x
1""
1i
1Y
11
1(
0#)
0"b
0"h
0"m
b1100 %;
0%|
b1100 #d
0$G
b1100 "-
0"n
0k
09
0"$
0:
0&z
0;
#150000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#155000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%w
0$B
0"i
0"d
0I
0#P
0K
0L
1",
0$=
0H
0%'
0J
1'$
0%r
0G
0&\
1w
b1100 3
b1100 4
b1100 5
0j
1%?
1&6
0&y
1=
1#h
1$_
0"#
1"1
1#(
0#&
0"Q
0"W
0"\
1"$
1:
1#P
0$]
0$*
0$0
0$5
0W
0u
0#P
0v
0"+
0'#
1&z
1;
0&4
0%_
0%e
0%j
1k
19
b1100 2
b1100 )
b1000 "-
0"]
b1000 #d
0$6
b1000 %;
0%k
1&y
1"#
1j
0k
09
0"$
0:
0&z
0;
b10 $
b10 /
0%R
0%V
0&X
0#{
0$!
0%#
0"D
0"H
0#L
1&a
1&Z
1&V
1%,
1%%
1%!
1#U
1#N
1#J
1%
1-
b0110 '
b0110 0
1#-
1#1
0#O
0";
0%&
0#r
0&[
0%I
0#K
0"8
0#V
0">
0%"
0#o
0%-
0#u
0&W
0%F
0&b
0%L
1#M
1"3
0"F
06
0T
0U
1%$
1#j
0#}
07
0S
1&Y
1%A
0%T
08
1?
1&=
1%C
1%Y
1$f
1#l
1$$
1#0
1"5
1"K
1&o
1%G
1&;
1&>
1%:
1#p
1$d
1$g
1#c
1"9
1#.
1#2
0"<
0"=
0#s
0#t
0%J
0%K
0"I
0#7
0#=
0#B
0$"
0$l
0$r
0$w
0%W
0&C
0&I
0&N
0Y
01
0(
b0000 "-
0#C
b0000 #d
0$x
b0000 %;
0&O
1&7
1%p
1%v
1%{
1&4
1%_
1%e
1%j
1$`
1$;
1$A
1$F
1$]
1$*
1$0
1$5
1#)
1"b
1"h
1"m
1#&
1"Q
1"W
1"\
b0110 %;
1%|
1%k
b0110 #d
1$G
1$6
b0110 "-
1"n
1"]
#160000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#165000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1%w
0&J
1$B
0$s
1"i
0#>
0#9
0\
0"E
0#4
0^
0_
1"*
1"d
1I
1#P
1"+
0$n
0[
0#|
0$i
0]
1'"
1$=
1H
1%'
1L
1'#
0&E
0Z
0%S
0&@
1t
1%r
1G
1&\
1K
1J
1v
b0110 3
b0110 4
b0110 5
0j
0%?
0i
1%B
0&y
0=
0#h
0&x
1@
1#k
0"#
0"1
0""
1"4
1"$
1:
1#4
0#P
0`
0r
0#4
0s
0")
0'!
1W
1u
1#P
0w
0",
0'$
1&z
1;
1k
19
b0110 2
b0110 )
1&y
1"#
1j
1&x
1""
1i
0k
09
0"$
0:
0&z
0;
0%
0-
1#O
1";
1%&
1#r
1&[
1%I
0&3
0%>
0%P
0&9
0&o
0%G
0&;
0&>
0$\
0#g
0#y
0$b
0%:
0#p
0$d
0$g
0#%
0"0
0"B
0#+
0#c
0"9
0#.
0#2
1"<
1"=
1"@
1"s
1"y
1"~
1#s
1#t
1#w
1$L
1$R
1$W
1%J
1%K
1%N
1&#
1&)
1&.
b0111 "-
1#!
b0111 #d
1$X
b0111 %;
1&/
0&4
0%_
0%e
0%j
0$]
0$*
0$0
0$5
0#&
0"Q
0"W
0"\
b0011 %;
0%k
b0011 #d
0$6
b0011 "-
0"]
#170000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#175000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%f
1&*
0$1
1$S
0"X
1"z
1"u
1O
1"C
1"G
1#5
1"%
0"S
0C
0#,
0E
0F
1"(
1$N
1N
1#z
1#~
1$j
1R
1&{
0$,
0B
0$c
0D
1&~
1&%
1M
1%Q
1%U
1&A
1Q
1P
1m
0%a
0A
0&:
1q
b0011 3
b0011 4
b0011 5
0h
1%D
1&9
0g
0%<
1%T
18
0&w
1<
1#m
1$b
0&v
0>
0#e
1#}
17
1S
0"!
1"6
1#+
0~
0".
1"F
16
1T
1U
0#)
0"b
0"h
0"m
1"$
1:
1#,
0#5
0?
1X
1l
1#5
0n
0"&
0&|
0$`
0$;
0$A
0$F
0V
0o
0#,
0p
0"'
0&}
1&z
1;
0&7
0%p
0%v
0%{
1k
19
b0011 2
b0011 )
b0001 "-
0"n
b0001 #d
0$G
b0001 %;
0%|
1&w
1"!
1h
1&v
1~
1g
1Y
11
1(
0k
09
0"$
0:
0&z
0;
#180000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#185000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%w
0$B
0"i
0"d
0I
0#P
0K
0L
1",
0$=
0H
0%'
0J
1'$
0%r
0G
0&\
1w
b0001 3
b0001 4
b0001 5
0j
1%?
1%P
0&y
1=
1#h
1#y
0"#
1"1
1"B
0"@
0"s
0"y
0"~
1"$
1:
1#P
0#w
0$L
0$R
0$W
0W
0u
0#P
0v
0"+
0'#
1&z
1;
0%N
0&#
0&)
0&.
1k
19
b0001 2
b0001 )
b0000 "-
0#!
b0000 #d
0$X
b0000 %;
0&/
1&y
1"#
1j
0k
09
0"$
0:
0&z
0;
#190000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#195000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0&*
0$S
0"z
0"u
0O
0"C
0"G
0#5
0Q
0R
1"&
0$N
0N
0#z
0#~
0$j
0P
1&|
0&%
0M
0%Q
0%U
0&A
1n
b0000 3
b0000 4
b0000 5
0g
1%<
0%T
08
0T
0S
0&v
1>
1#e
0#}
07
0U
0~
1".
0"F
06
1"$
1:
1#5
1?
0X
0l
0#5
0m
0"%
0&{
1&z
1;
1k
19
b0000 2
b0000 )
1&v
1~
1g
0Y
01
0(
0k
09
0"$
0:
0&z
0;
0#
0,
0#G
0"?
1#_
1#a
0#\
0$|
0#v
1%6
1%8
0%3
0&S
0%M
1&k
1&m
0&h
#200000
0!
0*
1#]
1%4
1&i
0#^
0%5
0&j
0&d
0%H
0%/
0#q
0#X
0":
#205000
1!
1*
0#]
0%4
0&i
1#
1,
1#G
1"?
0#_
0#a
1#\
1$|
1#v
0%6
0%8
1%3
1&S
1%M
0&k
0&m
1&h
#210000
0!
0*
1#]
1%4
1&i
1#^
1%5
1&j
#215000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
b11 $
b11 /
1%R
1&X
1#{
1%#
1"D
1#L
1%
1-
b1110 '
b1110 0
1%Z
1$%
1"L
0#O
0";
0%&
0#r
0&[
0%I
0#M
0"3
0%$
0#j
0&Y
0%A
1&3
1%>
1&o
1%G
1%]
1&;
1&>
1$\
1#g
1%:
1#p
1$(
1$d
1$g
1#%
1"0
1#c
1"9
1"O
1#.
1#2
0"<
0"=
0"M
0"7
0#s
0#t
0$&
0#n
0%J
0%K
0%[
0%E
1%W
1&C
1&I
1&N
1&7
1%p
1%v
1%{
1&4
1%_
1%e
1%j
1$"
1$l
1$r
1$w
1$`
1$;
1$A
1$F
1$]
1$*
1$0
1$5
1"I
1#7
1#=
1#B
1#)
1"b
1"h
1"m
1#&
1"Q
1"W
1"\
b1110 %;
1&O
1%|
1%k
b1110 #d
1$x
1$G
1$6
b1110 "-
1#C
1"n
1"]
#220000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#225000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1%f
1%w
1&J
1$1
1$B
1$s
1"X
1"i
1#>
1#9
1\
1"E
1"H
1#4
1")
1"d
1I
1#P
1"+
1"S
1C
1#,
1"'
1$n
1[
1#|
1$!
1$i
1_
1'!
1$=
1H
1%'
1L
1'#
1$,
1B
1$c
1F
1&}
1&E
1Z
1%S
1%V
1&@
1^
1]
1s
1%r
1G
1&\
1K
1J
1v
1%a
1A
1&:
1E
1D
1p
b1110 3
b1110 4
b1110 5
0h
0%D
0j
0%?
0i
0%B
1%T
18
0&w
0<
0#m
0&y
0=
0#h
0&x
0@
0#k
1#}
17
1S
0"!
0"6
0"#
0"1
0""
0"4
1"F
16
1T
1U
1"$
1:
0#,
0#4
0#P
0?
1`
1r
1#4
0t
0"*
0'"
1W
1u
1#P
0w
0",
0'$
1V
1o
1#,
0q
0"(
0&~
1&z
1;
1k
19
b1110 2
b1110 )
1&w
1"!
1h
1&y
1"#
1j
1&x
1""
1i
1Y
11
1(
0k
09
0"$
0:
0&z
0;
0%
0-
b01 $
b01 /
0&a
0&Z
0&V
0%,
0%%
0%!
0#U
0#N
0#J
1&
1.
1#K
1"8
1#V
1">
1#S
1%"
1#o
1%-
1#u
1%*
1&W
1%F
1&b
1%L
1&_
1#O
1";
0#I
0"/
0#H
0"J
0#'
0#*
1%&
1#r
0$~
0#f
0$}
0$#
0$^
0$a
1&[
1%I
0&U
0%=
0&T
0%X
0&5
0&8
0&S
0%M
1&k
1&m
0&h
0&o
0%G
0%]
0&;
0&>
0$|
0#v
1%6
1%8
0%3
0%:
0#p
0$(
0$d
0$g
0#G
0"?
1#_
1#a
0#\
0#c
0"9
0"O
0#.
0#2
0&^
0%@
0&=
0%C
0%Y
0&6
1&U
1%=
1&T
1%X
1&5
1&8
0%)
0#i
0$f
0#l
0$$
0$_
1$~
1#f
1$}
1$#
1$^
1$a
0#R
0"2
0#0
0"5
0"K
0#(
1#I
1"/
1#H
1"J
1#'
1#*
1#G
1"?
0#_
0#a
1#\
1"@
1"s
1"y
1"~
1$|
1#v
0%6
0%8
1%3
1#w
1$L
1$R
1$W
1&S
1%M
0&k
0&m
1&h
1%N
1&#
1&)
1&.
1"<
1"=
1"M
1"7
1#s
1#t
1$&
1#n
1%J
1%K
1%[
1%E
b1111 "-
1#!
b1111 #d
1$X
b1111 %;
1&/
0&7
0%p
0%v
0%{
0$`
0$;
0$A
0$F
0#)
0"b
0"h
0"m
b1101 %;
0%|
b1101 #d
0$G
b1101 "-
0"n
#230000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#235000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%w
1&*
0$B
1$S
0"i
1"z
1"u
1O
1"C
1#5
1"%
0"d
0I
0#P
0K
0L
1",
1$N
1N
1#z
1$j
1R
1&{
0$=
0H
0%'
0J
1'$
1&%
1M
1%Q
1&A
1Q
1P
1m
0%r
0G
0&\
1w
b1101 3
b1101 4
b1101 5
0j
1%?
1&6
0g
0%<
1&<
0&y
1=
1#h
1$_
0&v
0>
0#e
1$e
0"#
1"1
1#(
0~
0".
1#/
0"=
0#&
0"Q
0"W
0"\
1"$
1:
0#5
1#P
0#t
1X
1l
1#5
0n
0"&
0&|
0$]
0$*
0$0
0$5
0W
0u
0#P
0v
0"+
0'#
1&z
1;
0%K
0&4
0%_
0%e
0%j
1k
19
b1101 2
b1101 )
b1001 "-
0"]
b1001 #d
0$6
b1001 %;
0%k
1&7
1%p
1%v
1%{
1&y
1"#
1j
1&v
1~
1g
1$`
1$;
1$A
1$F
1#)
1"b
1"h
1"m
b1011 %;
1%|
b1011 #d
1$G
b1011 "-
1"n
0k
09
0"$
0:
0&z
0;
#240000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#245000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%f
1%w
0$1
1$B
0"X
1"i
1"d
1I
1#P
1"+
0"S
0C
0#,
0E
0F
1"(
1$=
1H
1%'
1L
1'#
0$,
0B
0$c
0D
1&~
1%r
1G
1&\
1K
1J
1v
0%a
0A
0&:
1q
b1011 3
b1011 4
b1011 5
0h
1%D
1%Y
0j
0%?
0&6
0&w
1<
1#m
1$$
0&y
0=
0#h
0$_
0"!
1"6
1"K
0"#
0"1
0#(
1#&
1"Q
1"W
1"\
0"I
0#7
0#=
0#B
1"$
1:
1#,
0#P
1$]
1$*
1$0
1$5
1W
1u
1#P
0w
0",
0'$
0$"
0$l
0$r
0$w
0V
0o
0#,
0p
0"'
0&}
1&z
1;
1&4
1%_
1%e
1%j
0%W
0&C
0&I
0&N
1k
19
b1011 2
b1011 )
b0111 "-
1"]
0#C
b0111 #d
1$6
0$x
b0111 %;
1%k
0&O
1&w
1"!
1h
1&y
1"#
1j
0k
09
0"$
0:
0&z
0;
0#
0,
0#G
0"?
1#_
1#a
0#\
0$|
0#v
1%6
1%8
0%3
0&S
0%M
1&k
1&m
0&h
#250000
0!
0*
1#]
1%4
1&i
0#^
0%5
0&j
0&d
0%H
0%/
0#q
0#X
0":
#255000
1!
1*
0#]
0%4
0&i
#260000
0!
0*
1#]
1%4
1&i
#265000
1!
1*
0#]
0%4
0&i
#270000
0!
0*
1#]
1%4
1&i
#275000
1!
1*
0#]
0%4
0&i
#280000
0!
0*
1#]
1%4
1&i
#285000
1!
1*
0#]
0%4
0&i
#290000
0!
0*
1#]
1%4
1&i
#295000
1!
1*
0#]
0%4
0&i
#300000
0!
0*
1#]
1%4
1&i
#305000
1!
1*
0#]
0%4
0&i
1#
1,
0&
0.
0&_
0%*
0#S
1#R
1"2
1%)
1#i
1&^
1%@
1#G
1"?
0#_
0#a
1#\
1$|
1#v
0%6
0%8
1%3
1&S
1%M
0&k
0&m
1&h
0%N
0&#
0&)
0&.
0#w
0$L
0$R
0$W
0"@
0"s
0"y
0"~
b0110 %;
0&/
b0110 #d
0$X
b0110 "-
0#!
#310000
0!
0*
1#]
1%4
1&i
1#^
1%5
1&j
#315000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
1%f
0&*
0&J
1$1
0$S
0$s
1"X
0"z
0#>
0#9
0\
0"E
0"H
0#4
0^
0_
1"*
0"u
0O
0"C
0#5
0Q
0R
1"&
1"S
1C
1#,
1"'
0$n
0[
0#|
0$!
0$i
0]
1'"
0$N
0N
0#z
0$j
0P
1&|
1$,
1B
1$c
1F
1&}
0&E
0Z
0%S
0%V
0&@
1t
0&%
0M
0%Q
0&A
1n
1%a
1A
1&:
1E
1D
1p
b0110 3
b0110 4
b0110 5
0h
0%D
0%Y
0g
1%<
0&<
0i
1%B
0%T
08
0T
0S
0&w
0<
0#m
0$$
0&v
1>
1#e
0$e
0&x
1@
1#k
0#}
07
0U
0"!
0"6
0"K
0~
1".
0#/
0""
1"4
0"F
06
1"=
1"I
1#7
1#=
1#B
1"$
1:
0#,
1#4
1#5
1?
0`
0r
0#4
0s
0")
0'!
1#t
0X
0l
0#5
0m
0"%
0&{
1$"
1$l
1$r
1$w
1V
1o
1#,
0q
0"(
0&~
1&z
1;
1%K
1%W
1&C
1&I
1&N
1k
19
b0110 2
b0110 )
b1110 "-
1#C
b1110 #d
1$x
b1110 %;
1&O
0&7
0%p
0%v
0%{
1&w
1"!
1h
1&v
1~
1g
0$`
0$;
0$A
0$F
1&x
1""
1i
0Y
01
0(
0#)
0"b
0"h
0"m
b1100 %;
0%|
b1100 #d
0$G
b1100 "-
0"n
0k
09
0"$
0:
0&z
0;
#320000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#325000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%w
1&J
0$B
1$s
0"i
1#>
1#9
1\
1"E
1"H
1#4
1")
0"d
0I
0#P
0K
0L
1",
1$n
1[
1#|
1$!
1$i
1_
1'!
0$=
0H
0%'
0J
1'$
1&E
1Z
1%S
1%V
1&@
1^
1]
1s
0%r
0G
0&\
1w
b1100 3
b1100 4
b1100 5
0j
1%?
1&6
0i
0%B
1%T
18
0&y
1=
1#h
1$_
0&x
0@
0#k
1#}
17
1S
0"#
1"1
1#(
0""
0"4
1"F
16
1T
1U
0#&
0"Q
0"W
0"\
1"$
1:
0#4
1#P
0?
1`
1r
1#4
0t
0"*
0'"
0$]
0$*
0$0
0$5
0W
0u
0#P
0v
0"+
0'#
1&z
1;
0&4
0%_
0%e
0%j
1k
19
b1100 2
b1100 )
b1000 "-
0"]
b1000 #d
0$6
b1000 %;
0%k
1&y
1"#
1j
1&x
1""
1i
1Y
11
1(
0k
09
0"$
0:
0&z
0;
#330000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#335000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0%f
0$1
0"X
0"S
0C
0#,
0E
0F
1"(
0$,
0B
0$c
0D
1&~
0%a
0A
0&:
1q
b1000 3
b1000 4
b1000 5
0h
1%D
1%Y
0&w
1<
1#m
1$$
0"!
1"6
1"K
0"I
0#7
0#=
0#B
1"$
1:
1#,
0$"
0$l
0$r
0$w
0V
0o
0#,
0p
0"'
0&}
1&z
1;
0%W
0&C
0&I
0&N
1k
19
b1000 2
b1000 )
b0000 "-
0#C
b0000 #d
0$x
b0000 %;
0&O
1&w
1"!
1h
0k
09
0"$
0:
0&z
0;
#340000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#345000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
0&J
0$s
0#>
0#9
0\
0"E
0"H
0#4
0^
0_
1"*
0$n
0[
0#|
0$!
0$i
0]
1'"
0&E
0Z
0%S
0%V
0&@
1t
b0000 3
b0000 4
b0000 5
0i
1%B
0%T
08
0T
0S
0&x
1@
1#k
0#}
07
0U
0""
1"4
0"F
06
1"$
1:
1#4
1?
0`
0r
0#4
0s
0")
0'!
1&z
1;
1k
19
b0000 2
b0000 )
1&x
1""
1i
0Y
01
0(
0k
09
0"$
0:
0&z
0;
#350000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#355000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
#360000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#365000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
#370000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#375000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
#380000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#385000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
#390000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
#395000
1!
1*
0#]
0%4
0&i
1&d
1%H
1%/
1#q
1#X
1":
#400000
0!
0*
1#]
1%4
1&i
0&d
0%H
0%/
0#q
0#X
0":
