m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src
vproject
!s110 1603993194
!i10b 1
!s100 z[3EAM=>=Y9]kP8>icCZB1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I[3NTA_abh9VX4S8EN4YfF0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1603993194
8/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/project.v
F/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/project.v
!i122 92
L0 1 124
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1603993194.000000
!s107 /mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/project.v|
!s90 -modelsimini|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/.hdl_checker/modelsim.ini|-quiet|-work|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/.hdl_checker/default_library|-lint|-hazards|-pedanticerrors|-L|default_library|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/project.v|
!i113 1
o-quiet -work /mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/.hdl_checker/default_library -lint -hazards -pedanticerrors -L default_library
Z4 tCvgOpt 0
vsram
Z5 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z6 !s110 1603989905
!i10b 1
!s100 ;Q5bR9XgCF`hA6eMg6jn:3
R1
IDR[MJ?B;>CQn=ZPYoL1oc0
R2
S1
R0
w1603225950
8sram.sv
Fsram.sv
!i122 37
L0 4 90
R3
r1
!s85 0
31
Z7 !s108 1603989905.000000
Z8 !s107 sram.sv|project.v|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/testbench_564.sv|
Z9 !s90 -modelsimini|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/.hdl_checker/modelsim.ini|-quiet|-work|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/.hdl_checker/default_library|-sv|-lint|-hazards|-pedanticerrors|-L|default_library|+incdir+/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/|+incdir+/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/|/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/testbench_564.sv|
!i113 1
Z10 o-quiet -work /mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/.hdl_checker/default_library -sv -lint -hazards -pedanticerrors -L default_library
Z11 !s92 -quiet -work /mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/.hdl_checker/default_library -sv -lint -hazards -pedanticerrors -L default_library +incdir+/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/ +incdir+/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/
R4
vtb_top
R5
R6
!i10b 1
!s100 _6zFhkjMNSYEokne0Pi>a3
R1
IPRQ758F1oL5XZeF6DU@ng1
R2
S1
R0
w1603753774
8/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/testbench_564.sv
F/mnt/c/Users/seanw/Desktop/projects/verilog-projets/ece564-project/src/testbench_564.sv
!i122 37
L0 3 212
R3
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R4
