{
  "design": {
    "design_info": {
      "boundary_crc": "0xF9889C9CC3250B72",
      "device": "xc7z020clg400-1",
      "name": "design_int_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "cg_fpga_0": "",
      "adpt_in_0": "",
      "adpt_out_0": "",
      "HL": {
        "m74LS194_0": "",
        "m74LS194_1": "",
        "m74LS194_2": "",
        "m74LS194_3": "",
        "dff_1": "",
        "not1_1": "",
        "xlconstant_0": "",
        "xlconstant_1": "",
        "or2_0": "",
        "or2_1": "",
        "dff_2": ""
      },
      "and8_0": "",
      "ALU": {
        "m7482_0": "",
        "m7482_1": "",
        "m7482_2": "",
        "m7482_3": ""
      },
      "dff_1": "",
      "adpt_in3_0": "",
      "xor2_0": "",
      "CNT": {
        "decoder_5to25_single_0": "",
        "xlconstant_0": "",
        "m74LS161_0": "",
        "dff_0": "",
        "not1_1": "",
        "and2_0": ""
      },
      "adpt_in2_0": ""
    },
    "interface_ports": {
      "FIXED_IO_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_0_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_0_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_0_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_0_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_0_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_0_ps_porb",
            "direction": "IO"
          }
        }
      },
      "DDR_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "const_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "const_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "const_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "const_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "const_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "const_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "const_prop"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "const_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "const_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "const_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_0_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_0_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_0_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_0_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_0_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_0_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_0_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_0_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_0_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_0_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_0_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_0_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_0_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_0_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_0_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "components": {
      "cg_fpga_0": {
        "vlnv": "educg.net:user:cg_fpga:1.4",
        "ip_revision": "5",
        "xci_name": "design_int_1_cg_fpga_0_0",
        "xci_path": "ip\\design_int_1_cg_fpga_0_0\\design_int_1_cg_fpga_0_0.xci",
        "inst_hier_path": "cg_fpga_0"
      },
      "adpt_in_0": {
        "vlnv": "xilinx.com:module_ref:adpt_in:1.0",
        "ip_revision": "1",
        "xci_name": "design_int_1_adpt_in_0_0",
        "xci_path": "ip\\design_int_1_adpt_in_0_0\\design_int_1_adpt_in_0_0.xci",
        "inst_hier_path": "adpt_in_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adpt_in",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sw_a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "btn_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "btn_rst",
                "value_src": "constant"
              }
            }
          },
          "btn_rst": {
            "type": "rst",
            "direction": "I"
          },
          "I15": {
            "direction": "O"
          },
          "I14": {
            "direction": "O"
          },
          "I13": {
            "direction": "O"
          },
          "I12": {
            "direction": "O"
          },
          "I11": {
            "direction": "O"
          },
          "I10": {
            "direction": "O"
          },
          "I9": {
            "direction": "O"
          },
          "I8": {
            "direction": "O"
          },
          "I7": {
            "direction": "O"
          },
          "I6": {
            "direction": "O"
          },
          "I5": {
            "direction": "O"
          },
          "I4": {
            "direction": "O"
          },
          "I3": {
            "direction": "O"
          },
          "I2": {
            "direction": "O"
          },
          "I1": {
            "direction": "O"
          },
          "I0": {
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "O"
          },
          "clr": {
            "direction": "O"
          }
        }
      },
      "adpt_out_0": {
        "vlnv": "xilinx.com:module_ref:adpt_out:1.0",
        "ip_revision": "1",
        "xci_name": "design_int_1_adpt_out_0_0",
        "xci_path": "ip\\design_int_1_adpt_out_0_0\\design_int_1_adpt_out_0_0.xci",
        "inst_hier_path": "adpt_out_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adpt_out",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Y15": {
            "direction": "I"
          },
          "Y14": {
            "direction": "I"
          },
          "Y13": {
            "direction": "I"
          },
          "Y12": {
            "direction": "I"
          },
          "Y11": {
            "direction": "I"
          },
          "Y10": {
            "direction": "I"
          },
          "Y9": {
            "direction": "I"
          },
          "Y8": {
            "direction": "I"
          },
          "Y7": {
            "direction": "I"
          },
          "Y6": {
            "direction": "I"
          },
          "Y5": {
            "direction": "I"
          },
          "Y4": {
            "direction": "I"
          },
          "Y3": {
            "direction": "I"
          },
          "Y2": {
            "direction": "I"
          },
          "Y1": {
            "direction": "I"
          },
          "Y0": {
            "direction": "I"
          },
          "c": {
            "direction": "I"
          },
          "led": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "HL": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "CLR_n": {
            "direction": "I"
          },
          "I3": {
            "direction": "I"
          },
          "I2": {
            "direction": "I"
          },
          "I1": {
            "direction": "I"
          },
          "I0": {
            "direction": "I"
          },
          "Q4": {
            "direction": "O"
          },
          "Q3": {
            "direction": "O"
          },
          "Q2": {
            "direction": "O"
          },
          "Q1": {
            "direction": "O"
          },
          "Q0": {
            "direction": "O"
          },
          "I7": {
            "direction": "I"
          },
          "I6": {
            "direction": "I"
          },
          "I5": {
            "direction": "I"
          },
          "I4": {
            "direction": "I"
          },
          "Q8": {
            "direction": "O"
          },
          "Q7": {
            "direction": "O"
          },
          "Q6": {
            "direction": "O"
          },
          "Q5": {
            "direction": "O"
          },
          "I11": {
            "direction": "I"
          },
          "I10": {
            "direction": "I"
          },
          "I9": {
            "direction": "I"
          },
          "I8": {
            "direction": "I"
          },
          "Q12": {
            "direction": "O"
          },
          "Q11": {
            "direction": "O"
          },
          "Q10": {
            "direction": "O"
          },
          "Q9": {
            "direction": "O"
          },
          "I15": {
            "direction": "I"
          },
          "I14": {
            "direction": "I"
          },
          "I13": {
            "direction": "I"
          },
          "I12": {
            "direction": "I"
          },
          "Q15": {
            "direction": "O"
          },
          "Q14": {
            "direction": "O"
          },
          "Q13": {
            "direction": "O"
          },
          "SR": {
            "direction": "I"
          },
          "d": {
            "direction": "I"
          },
          "OR0": {
            "direction": "I"
          }
        },
        "components": {
          "m74LS194_0": {
            "vlnv": "xilinx.com:module_ref:m74LS194:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m74LS194_0_0",
            "xci_path": "ip\\design_int_1_m74LS194_0_0\\design_int_1_m74LS194_0_0.xci",
            "inst_hier_path": "HL/m74LS194_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m74LS194",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "CLR_n": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D1": {
                "direction": "I"
              },
              "D0": {
                "direction": "I"
              },
              "SR": {
                "direction": "I"
              },
              "SL": {
                "direction": "I"
              },
              "S1": {
                "direction": "I"
              },
              "S0": {
                "direction": "I"
              },
              "Q3": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q0": {
                "direction": "O"
              }
            }
          },
          "m74LS194_1": {
            "vlnv": "xilinx.com:module_ref:m74LS194:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m74LS194_0_1",
            "xci_path": "ip\\design_int_1_m74LS194_0_1\\design_int_1_m74LS194_0_1.xci",
            "inst_hier_path": "HL/m74LS194_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m74LS194",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "CLR_n": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D1": {
                "direction": "I"
              },
              "D0": {
                "direction": "I"
              },
              "SR": {
                "direction": "I"
              },
              "SL": {
                "direction": "I"
              },
              "S1": {
                "direction": "I"
              },
              "S0": {
                "direction": "I"
              },
              "Q3": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q0": {
                "direction": "O"
              }
            }
          },
          "m74LS194_2": {
            "vlnv": "xilinx.com:module_ref:m74LS194:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m74LS194_0_2",
            "xci_path": "ip\\design_int_1_m74LS194_0_2\\design_int_1_m74LS194_0_2.xci",
            "inst_hier_path": "HL/m74LS194_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m74LS194",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "CLR_n": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D1": {
                "direction": "I"
              },
              "D0": {
                "direction": "I"
              },
              "SR": {
                "direction": "I"
              },
              "SL": {
                "direction": "I"
              },
              "S1": {
                "direction": "I"
              },
              "S0": {
                "direction": "I"
              },
              "Q3": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q0": {
                "direction": "O"
              }
            }
          },
          "m74LS194_3": {
            "vlnv": "xilinx.com:module_ref:m74LS194:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m74LS194_0_3",
            "xci_path": "ip\\design_int_1_m74LS194_0_3\\design_int_1_m74LS194_0_3.xci",
            "inst_hier_path": "HL/m74LS194_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m74LS194",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "CLR_n": {
                "direction": "I"
              },
              "D3": {
                "direction": "I"
              },
              "D2": {
                "direction": "I"
              },
              "D1": {
                "direction": "I"
              },
              "D0": {
                "direction": "I"
              },
              "SR": {
                "direction": "I"
              },
              "SL": {
                "direction": "I"
              },
              "S1": {
                "direction": "I"
              },
              "S0": {
                "direction": "I"
              },
              "Q3": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q0": {
                "direction": "O"
              }
            }
          },
          "dff_1": {
            "vlnv": "xilinx.com:module_ref:dff:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_dff_1_0",
            "xci_path": "ip\\design_int_1_dff_1_0\\design_int_1_dff_1_0.xci",
            "inst_hier_path": "HL/dff_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "clrn": {
                "direction": "I"
              },
              "prn": {
                "direction": "I"
              },
              "q": {
                "direction": "O"
              }
            }
          },
          "not1_1": {
            "vlnv": "xilinx.com:module_ref:not1:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_not1_1_0",
            "xci_path": "ip\\design_int_1_not1_1_0\\design_int_1_not1_1_0.xci",
            "inst_hier_path": "HL/not1_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "not1",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a": {
                "direction": "I"
              },
              "y": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "design_int_1_xlconstant_0_0",
            "xci_path": "ip\\design_int_1_xlconstant_0_0\\design_int_1_xlconstant_0_0.xci",
            "inst_hier_path": "HL/xlconstant_0"
          },
          "xlconstant_1": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "design_int_1_xlconstant_0_2",
            "xci_path": "ip\\design_int_1_xlconstant_0_2\\design_int_1_xlconstant_0_2.xci",
            "inst_hier_path": "HL/xlconstant_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "or2_0": {
            "vlnv": "xilinx.com:module_ref:or2:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_or2_0_1",
            "xci_path": "ip\\design_int_1_or2_0_1\\design_int_1_or2_0_1.xci",
            "inst_hier_path": "HL/or2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "or2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a0": {
                "direction": "I"
              },
              "b0": {
                "direction": "I"
              },
              "y0": {
                "direction": "O"
              }
            }
          },
          "or2_1": {
            "vlnv": "xilinx.com:module_ref:or2:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_or2_0_2",
            "xci_path": "ip\\design_int_1_or2_0_2\\design_int_1_or2_0_2.xci",
            "inst_hier_path": "HL/or2_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "or2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a0": {
                "direction": "I"
              },
              "b0": {
                "direction": "I"
              },
              "y0": {
                "direction": "O"
              }
            }
          },
          "dff_2": {
            "vlnv": "xilinx.com:module_ref:dff:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_dff_2_0",
            "xci_path": "ip\\design_int_1_dff_2_0\\design_int_1_dff_2_0.xci",
            "inst_hier_path": "HL/dff_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "clrn": {
                "direction": "I"
              },
              "prn": {
                "direction": "I"
              },
              "q": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "SR_1": {
            "ports": [
              "SR",
              "dff_2/d"
            ]
          },
          "adpt_in_0_I0": {
            "ports": [
              "I0",
              "m74LS194_0/D0"
            ]
          },
          "adpt_in_0_I1": {
            "ports": [
              "I1",
              "m74LS194_0/D1"
            ]
          },
          "adpt_in_0_I2": {
            "ports": [
              "I2",
              "m74LS194_0/D2"
            ]
          },
          "adpt_in_0_I3": {
            "ports": [
              "I3",
              "m74LS194_0/D3"
            ]
          },
          "adpt_in_0_I4": {
            "ports": [
              "I4",
              "m74LS194_1/D0"
            ]
          },
          "adpt_in_0_I5": {
            "ports": [
              "I5",
              "m74LS194_1/D1"
            ]
          },
          "adpt_in_0_I6": {
            "ports": [
              "I6",
              "m74LS194_1/D2"
            ]
          },
          "adpt_in_0_I7": {
            "ports": [
              "I7",
              "m74LS194_1/D3"
            ]
          },
          "adpt_in_0_I8": {
            "ports": [
              "I8",
              "m74LS194_2/D0"
            ]
          },
          "adpt_in_0_I9": {
            "ports": [
              "I9",
              "m74LS194_2/D1"
            ]
          },
          "adpt_in_0_I10": {
            "ports": [
              "I10",
              "m74LS194_2/D2"
            ]
          },
          "adpt_in_0_I11": {
            "ports": [
              "I11",
              "m74LS194_2/D3"
            ]
          },
          "adpt_in_0_I12": {
            "ports": [
              "I12",
              "m74LS194_3/D0"
            ]
          },
          "adpt_in_0_I13": {
            "ports": [
              "I13",
              "m74LS194_3/D1"
            ]
          },
          "adpt_in_0_I14": {
            "ports": [
              "I14",
              "m74LS194_3/D2"
            ]
          },
          "adpt_in_0_I15": {
            "ports": [
              "I15",
              "m74LS194_3/D3"
            ]
          },
          "adpt_in_0_clk": {
            "ports": [
              "clk",
              "dff_1/clk",
              "m74LS194_0/CLK",
              "m74LS194_1/CLK",
              "m74LS194_2/CLK",
              "m74LS194_3/CLK"
            ]
          },
          "adpt_in_0_clr": {
            "ports": [
              "CLR_n",
              "dff_1/clrn",
              "dff_2/clrn",
              "m74LS194_0/CLR_n",
              "m74LS194_1/CLR_n",
              "m74LS194_2/CLR_n",
              "m74LS194_3/CLR_n"
            ]
          },
          "b0_1": {
            "ports": [
              "OR0",
              "or2_0/b0",
              "or2_1/b0"
            ]
          },
          "d_1": {
            "ports": [
              "d",
              "dff_1/d"
            ]
          },
          "dff_1_q": {
            "ports": [
              "dff_1/q",
              "dff_2/clk",
              "not1_1/a",
              "or2_1/a0"
            ]
          },
          "dff_2_q": {
            "ports": [
              "dff_2/q",
              "m74LS194_3/SR"
            ]
          },
          "m74LS194_0_Q0": {
            "ports": [
              "m74LS194_0/Q0",
              "Q0"
            ]
          },
          "m74LS194_0_Q1": {
            "ports": [
              "m74LS194_0/Q1",
              "Q1"
            ]
          },
          "m74LS194_0_Q2": {
            "ports": [
              "m74LS194_0/Q2",
              "Q2"
            ]
          },
          "m74LS194_0_Q3": {
            "ports": [
              "m74LS194_0/Q3",
              "Q3"
            ]
          },
          "m74LS194_1_Q0": {
            "ports": [
              "m74LS194_1/Q0",
              "Q4",
              "m74LS194_0/SR"
            ]
          },
          "m74LS194_1_Q1": {
            "ports": [
              "m74LS194_1/Q1",
              "Q5"
            ]
          },
          "m74LS194_1_Q2": {
            "ports": [
              "m74LS194_1/Q2",
              "Q6"
            ]
          },
          "m74LS194_1_Q3": {
            "ports": [
              "m74LS194_1/Q3",
              "Q7"
            ]
          },
          "m74LS194_2_Q0": {
            "ports": [
              "m74LS194_2/Q0",
              "Q8",
              "m74LS194_1/SR"
            ]
          },
          "m74LS194_2_Q1": {
            "ports": [
              "m74LS194_2/Q1",
              "Q9"
            ]
          },
          "m74LS194_2_Q2": {
            "ports": [
              "m74LS194_2/Q2",
              "Q10"
            ]
          },
          "m74LS194_2_Q3": {
            "ports": [
              "m74LS194_2/Q3",
              "Q11"
            ]
          },
          "m74LS194_3_Q0": {
            "ports": [
              "m74LS194_3/Q0",
              "Q12",
              "m74LS194_2/SR"
            ]
          },
          "m74LS194_3_Q1": {
            "ports": [
              "m74LS194_3/Q1",
              "Q13"
            ]
          },
          "m74LS194_3_Q2": {
            "ports": [
              "m74LS194_3/Q2",
              "Q14"
            ]
          },
          "m74LS194_3_Q3": {
            "ports": [
              "m74LS194_3/Q3",
              "Q15"
            ]
          },
          "not1_1_y": {
            "ports": [
              "not1_1/y",
              "m74LS194_2/S1",
              "m74LS194_3/S1"
            ]
          },
          "or2_0_y0": {
            "ports": [
              "or2_0/y0",
              "m74LS194_0/S1",
              "m74LS194_1/S1"
            ]
          },
          "or2_1_y0": {
            "ports": [
              "or2_1/y0",
              "m74LS194_0/S0",
              "m74LS194_1/S0"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "dff_1/prn",
              "dff_2/prn",
              "m74LS194_2/S0",
              "m74LS194_3/S0"
            ]
          },
          "xlconstant_1_dout": {
            "ports": [
              "xlconstant_1/dout",
              "or2_0/a0"
            ]
          }
        }
      },
      "and8_0": {
        "vlnv": "xilinx.com:module_ref:and8:1.0",
        "ip_revision": "1",
        "xci_name": "design_int_1_and8_0_0",
        "xci_path": "ip\\design_int_1_and8_0_0\\design_int_1_and8_0_0.xci",
        "inst_hier_path": "and8_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "and8",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a0": {
            "direction": "I"
          },
          "a1": {
            "direction": "I"
          },
          "a2": {
            "direction": "I"
          },
          "a3": {
            "direction": "I"
          },
          "a4": {
            "direction": "I"
          },
          "a5": {
            "direction": "I"
          },
          "a6": {
            "direction": "I"
          },
          "a7": {
            "direction": "I"
          },
          "b0": {
            "direction": "I"
          },
          "b1": {
            "direction": "I"
          },
          "b2": {
            "direction": "I"
          },
          "b3": {
            "direction": "I"
          },
          "b4": {
            "direction": "I"
          },
          "b5": {
            "direction": "I"
          },
          "b6": {
            "direction": "I"
          },
          "b7": {
            "direction": "I"
          },
          "y0": {
            "direction": "O"
          },
          "y1": {
            "direction": "O"
          },
          "y2": {
            "direction": "O"
          },
          "y3": {
            "direction": "O"
          },
          "y4": {
            "direction": "O"
          },
          "y5": {
            "direction": "O"
          },
          "y6": {
            "direction": "O"
          },
          "y7": {
            "direction": "O"
          }
        }
      },
      "ALU": {
        "ports": {
          "A2": {
            "direction": "I"
          },
          "A1": {
            "direction": "I"
          },
          "B2": {
            "direction": "I"
          },
          "B1": {
            "direction": "I"
          },
          "SUM15": {
            "direction": "O"
          },
          "SUM14": {
            "direction": "O"
          },
          "SR": {
            "direction": "O"
          },
          "A3": {
            "direction": "I"
          },
          "A4": {
            "direction": "I"
          },
          "B3": {
            "direction": "I"
          },
          "B4": {
            "direction": "I"
          },
          "SUM13": {
            "direction": "O"
          },
          "SUM12": {
            "direction": "O"
          },
          "A5": {
            "direction": "I"
          },
          "A6": {
            "direction": "I"
          },
          "B5": {
            "direction": "I"
          },
          "B6": {
            "direction": "I"
          },
          "SUM11": {
            "direction": "O"
          },
          "SUM10": {
            "direction": "O"
          },
          "A7": {
            "direction": "I"
          },
          "A8": {
            "direction": "I"
          },
          "B7": {
            "direction": "I"
          },
          "B8": {
            "direction": "I"
          },
          "SUM9": {
            "direction": "O"
          },
          "SUM8": {
            "direction": "O"
          }
        },
        "components": {
          "m7482_0": {
            "vlnv": "xilinx.com:module_ref:m7482:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m7482_0_0",
            "xci_path": "ip\\design_int_1_m7482_0_0\\design_int_1_m7482_0_0.xci",
            "inst_hier_path": "ALU/m7482_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m7482",
              "boundary_crc": "0x0"
            },
            "ports": {
              "A2": {
                "direction": "I"
              },
              "A1": {
                "direction": "I"
              },
              "B2": {
                "direction": "I"
              },
              "B1": {
                "direction": "I"
              },
              "C0": {
                "direction": "I"
              },
              "SUM2": {
                "direction": "O"
              },
              "SUM1": {
                "direction": "O"
              },
              "C2": {
                "direction": "O"
              }
            }
          },
          "m7482_1": {
            "vlnv": "xilinx.com:module_ref:m7482:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m7482_0_1",
            "xci_path": "ip\\design_int_1_m7482_0_1\\design_int_1_m7482_0_1.xci",
            "inst_hier_path": "ALU/m7482_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m7482",
              "boundary_crc": "0x0"
            },
            "ports": {
              "A2": {
                "direction": "I"
              },
              "A1": {
                "direction": "I"
              },
              "B2": {
                "direction": "I"
              },
              "B1": {
                "direction": "I"
              },
              "C0": {
                "direction": "I"
              },
              "SUM2": {
                "direction": "O"
              },
              "SUM1": {
                "direction": "O"
              },
              "C2": {
                "direction": "O"
              }
            }
          },
          "m7482_2": {
            "vlnv": "xilinx.com:module_ref:m7482:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m7482_0_2",
            "xci_path": "ip\\design_int_1_m7482_0_2\\design_int_1_m7482_0_2.xci",
            "inst_hier_path": "ALU/m7482_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m7482",
              "boundary_crc": "0x0"
            },
            "ports": {
              "A2": {
                "direction": "I"
              },
              "A1": {
                "direction": "I"
              },
              "B2": {
                "direction": "I"
              },
              "B1": {
                "direction": "I"
              },
              "C0": {
                "direction": "I"
              },
              "SUM2": {
                "direction": "O"
              },
              "SUM1": {
                "direction": "O"
              },
              "C2": {
                "direction": "O"
              }
            }
          },
          "m7482_3": {
            "vlnv": "xilinx.com:module_ref:m7482:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m7482_0_3",
            "xci_path": "ip\\design_int_1_m7482_0_3\\design_int_1_m7482_0_3.xci",
            "inst_hier_path": "ALU/m7482_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m7482",
              "boundary_crc": "0x0"
            },
            "ports": {
              "A2": {
                "direction": "I"
              },
              "A1": {
                "direction": "I"
              },
              "B2": {
                "direction": "I"
              },
              "B1": {
                "direction": "I"
              },
              "C0": {
                "direction": "I"
              },
              "SUM2": {
                "direction": "O"
              },
              "SUM1": {
                "direction": "O"
              },
              "C2": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "and8_0_y0": {
            "ports": [
              "A8",
              "m7482_3/A1"
            ]
          },
          "and8_0_y1": {
            "ports": [
              "A7",
              "m7482_3/A2"
            ]
          },
          "and8_0_y2": {
            "ports": [
              "A6",
              "m7482_2/A1"
            ]
          },
          "and8_0_y3": {
            "ports": [
              "A5",
              "m7482_2/A2"
            ]
          },
          "and8_0_y4": {
            "ports": [
              "A4",
              "m7482_1/A1"
            ]
          },
          "and8_0_y5": {
            "ports": [
              "A3",
              "m7482_1/A2"
            ]
          },
          "and8_0_y6": {
            "ports": [
              "A1",
              "m7482_0/A1"
            ]
          },
          "and8_0_y7": {
            "ports": [
              "A2",
              "m7482_0/A2"
            ]
          },
          "m7482_0_C2": {
            "ports": [
              "m7482_0/C2",
              "SR"
            ]
          },
          "m7482_0_SUM1": {
            "ports": [
              "m7482_0/SUM1",
              "SUM14"
            ]
          },
          "m7482_0_SUM2": {
            "ports": [
              "m7482_0/SUM2",
              "SUM15"
            ]
          },
          "m7482_1_C2": {
            "ports": [
              "m7482_1/C2",
              "m7482_0/C0"
            ]
          },
          "m7482_1_SUM1": {
            "ports": [
              "m7482_1/SUM1",
              "SUM12"
            ]
          },
          "m7482_1_SUM2": {
            "ports": [
              "m7482_1/SUM2",
              "SUM13"
            ]
          },
          "m7482_2_C2": {
            "ports": [
              "m7482_2/C2",
              "m7482_1/C0"
            ]
          },
          "m7482_2_SUM1": {
            "ports": [
              "m7482_2/SUM1",
              "SUM10"
            ]
          },
          "m7482_2_SUM2": {
            "ports": [
              "m7482_2/SUM2",
              "SUM11"
            ]
          },
          "m7482_3_C2": {
            "ports": [
              "m7482_3/C2",
              "m7482_2/C0"
            ]
          },
          "m7482_3_SUM1": {
            "ports": [
              "m7482_3/SUM1",
              "SUM8"
            ]
          },
          "m7482_3_SUM2": {
            "ports": [
              "m7482_3/SUM2",
              "SUM9"
            ]
          },
          "m74LS194_2_Q0": {
            "ports": [
              "B8",
              "m7482_3/B1"
            ]
          },
          "m74LS194_2_Q1": {
            "ports": [
              "B7",
              "m7482_3/B2"
            ]
          },
          "m74LS194_2_Q2": {
            "ports": [
              "B6",
              "m7482_2/B1"
            ]
          },
          "m74LS194_2_Q3": {
            "ports": [
              "B5",
              "m7482_2/B2"
            ]
          },
          "m74LS194_3_Q0": {
            "ports": [
              "B4",
              "m7482_1/B1"
            ]
          },
          "m74LS194_3_Q1": {
            "ports": [
              "B3",
              "m7482_1/B2"
            ]
          },
          "m74LS194_3_Q2": {
            "ports": [
              "B1",
              "m7482_0/B1"
            ]
          },
          "m74LS194_3_Q3": {
            "ports": [
              "B2",
              "m7482_0/B2"
            ]
          }
        }
      },
      "dff_1": {
        "vlnv": "xilinx.com:module_ref:dff:1.0",
        "ip_revision": "1",
        "xci_name": "design_int_1_dff_1_1",
        "xci_path": "ip\\design_int_1_dff_1_1\\design_int_1_dff_1_1.xci",
        "inst_hier_path": "dff_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "dff",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clrn": {
            "direction": "I"
          },
          "prn": {
            "direction": "I"
          },
          "q": {
            "direction": "O"
          }
        }
      },
      "adpt_in3_0": {
        "vlnv": "xilinx.com:module_ref:adpt_in3:1.0",
        "ip_revision": "1",
        "xci_name": "design_int_1_adpt_in3_0_0",
        "xci_path": "ip\\design_int_1_adpt_in3_0_0\\design_int_1_adpt_in3_0_0.xci",
        "inst_hier_path": "adpt_in3_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adpt_in3",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sw_a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "a3": {
            "direction": "O"
          },
          "a2": {
            "direction": "O"
          },
          "a1": {
            "direction": "O"
          },
          "a0": {
            "direction": "O"
          }
        }
      },
      "xor2_0": {
        "vlnv": "xilinx.com:module_ref:xor2:1.0",
        "ip_revision": "1",
        "xci_name": "design_int_1_xor2_0_0",
        "xci_path": "ip\\design_int_1_xor2_0_0\\design_int_1_xor2_0_0.xci",
        "inst_hier_path": "xor2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "xor2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a0": {
            "direction": "I"
          },
          "b0": {
            "direction": "I"
          },
          "y0": {
            "direction": "O"
          }
        }
      },
      "CNT": {
        "ports": {
          "Q0": {
            "direction": "O"
          },
          "out1": {
            "direction": "O"
          },
          "d": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "y0": {
            "direction": "O"
          },
          "CLR_n": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "b0": {
            "direction": "I"
          }
        },
        "components": {
          "decoder_5to25_single_0": {
            "vlnv": "xilinx.com:module_ref:decoder_5to25_single:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_decoder_5to25_single_0_0",
            "xci_path": "ip\\design_int_1_decoder_5to25_single_0_0\\design_int_1_decoder_5to25_single_0_0.xci",
            "inst_hier_path": "CNT/decoder_5to25_single_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "decoder_5to25_single",
              "boundary_crc": "0x0"
            },
            "ports": {
              "in_4": {
                "direction": "I"
              },
              "in_3": {
                "direction": "I"
              },
              "in_2": {
                "direction": "I"
              },
              "in_1": {
                "direction": "I"
              },
              "in_0": {
                "direction": "I"
              },
              "out1": {
                "direction": "O"
              },
              "out19": {
                "direction": "O"
              },
              "out18": {
                "direction": "O"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "design_int_1_xlconstant_0_1",
            "xci_path": "ip\\design_int_1_xlconstant_0_1\\design_int_1_xlconstant_0_1.xci",
            "inst_hier_path": "CNT/xlconstant_0"
          },
          "m74LS161_0": {
            "vlnv": "xilinx.com:module_ref:m74LS161:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_m74LS161_0_0",
            "xci_path": "ip\\design_int_1_m74LS161_0_0\\design_int_1_m74LS161_0_0.xci",
            "inst_hier_path": "CNT/m74LS161_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "m74LS161",
              "boundary_crc": "0x0"
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I"
              },
              "CLR_n": {
                "direction": "I"
              },
              "ENP": {
                "direction": "I"
              },
              "ENT": {
                "direction": "I"
              },
              "LD_n": {
                "direction": "I"
              },
              "A3": {
                "direction": "I"
              },
              "A2": {
                "direction": "I"
              },
              "A1": {
                "direction": "I"
              },
              "A0": {
                "direction": "I"
              },
              "Q3": {
                "direction": "O"
              },
              "Q2": {
                "direction": "O"
              },
              "Q1": {
                "direction": "O"
              },
              "Q0": {
                "direction": "O"
              },
              "RCO": {
                "direction": "O"
              }
            }
          },
          "dff_0": {
            "vlnv": "xilinx.com:module_ref:dff:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_dff_0_0",
            "xci_path": "ip\\design_int_1_dff_0_0\\design_int_1_dff_0_0.xci",
            "inst_hier_path": "CNT/dff_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "dff",
              "boundary_crc": "0x0"
            },
            "ports": {
              "d": {
                "direction": "I"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "design_int_1_adpt_in_0_0_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "clrn": {
                "direction": "I"
              },
              "prn": {
                "direction": "I"
              },
              "q": {
                "direction": "O"
              }
            }
          },
          "not1_1": {
            "vlnv": "xilinx.com:module_ref:not1:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_not1_1_1",
            "xci_path": "ip\\design_int_1_not1_1_1\\design_int_1_not1_1_1.xci",
            "inst_hier_path": "CNT/not1_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "not1",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a": {
                "direction": "I"
              },
              "y": {
                "direction": "O"
              }
            }
          },
          "and2_0": {
            "vlnv": "xilinx.com:module_ref:and2:1.0",
            "ip_revision": "1",
            "xci_name": "design_int_1_and2_0_0",
            "xci_path": "ip\\design_int_1_and2_0_0\\design_int_1_and2_0_0.xci",
            "inst_hier_path": "CNT/and2_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "and2",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a0": {
                "direction": "I"
              },
              "b0": {
                "direction": "I"
              },
              "y0": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "CLR_n_1": {
            "ports": [
              "CLR_n",
              "m74LS161_0/CLR_n"
            ]
          },
          "adpt_in2_0_clk_div": {
            "ports": [
              "b0",
              "and2_0/b0"
            ]
          },
          "adpt_in_0_clk": {
            "ports": [
              "and2_0/y0",
              "y0",
              "m74LS161_0/CLK"
            ]
          },
          "adpt_in_0_clk1": {
            "ports": [
              "clk",
              "dff_0/clk"
            ]
          },
          "decoder_5to25_single_0_out1": {
            "ports": [
              "decoder_5to25_single_0/out1",
              "out1"
            ]
          },
          "decoder_5to25_single_0_out18": {
            "ports": [
              "decoder_5to25_single_0/out18",
              "not1_1/a"
            ]
          },
          "dff_0_q": {
            "ports": [
              "dff_0/q",
              "and2_0/a0"
            ]
          },
          "m74LS161_0_Q0": {
            "ports": [
              "m74LS161_0/Q0",
              "Q0",
              "decoder_5to25_single_0/in_0"
            ]
          },
          "m74LS161_0_Q1": {
            "ports": [
              "m74LS161_0/Q1",
              "decoder_5to25_single_0/in_1"
            ]
          },
          "m74LS161_0_Q2": {
            "ports": [
              "m74LS161_0/Q2",
              "decoder_5to25_single_0/in_2"
            ]
          },
          "m74LS161_0_Q3": {
            "ports": [
              "m74LS161_0/Q3",
              "decoder_5to25_single_0/in_3"
            ]
          },
          "m74LS161_0_RCO": {
            "ports": [
              "m74LS161_0/RCO",
              "decoder_5to25_single_0/in_4"
            ]
          },
          "not1_1_y": {
            "ports": [
              "not1_1/y",
              "dff_0/clrn"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "d",
              "dff_0/d",
              "dff_0/prn",
              "m74LS161_0/ENP",
              "m74LS161_0/ENT",
              "m74LS161_0/LD_n"
            ]
          }
        }
      },
      "adpt_in2_0": {
        "vlnv": "xilinx.com:module_ref:adpt_in2:1.0",
        "ip_revision": "1",
        "xci_name": "design_int_1_adpt_in2_0_0",
        "xci_path": "ip\\design_int_1_adpt_in2_0_0\\design_int_1_adpt_in2_0_0.xci",
        "inst_hier_path": "adpt_in2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "adpt_in2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "btn_rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_100M": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "O"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "cg_fpga_0_DDR": {
        "interface_ports": [
          "DDR_0",
          "cg_fpga_0/DDR"
        ]
      },
      "cg_fpga_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO_0",
          "cg_fpga_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "CLR_n_1": {
        "ports": [
          "adpt_in_0/clr",
          "HL/CLR_n",
          "dff_1/clrn",
          "CNT/CLR_n"
        ]
      },
      "I1_1": {
        "ports": [
          "adpt_in_0/I9",
          "HL/I1"
        ]
      },
      "I2_1": {
        "ports": [
          "adpt_in_0/I10",
          "HL/I2"
        ]
      },
      "I3_1": {
        "ports": [
          "adpt_in_0/I11",
          "HL/I3"
        ]
      },
      "I4_1": {
        "ports": [
          "adpt_in_0/I12",
          "HL/I4"
        ]
      },
      "I5_1": {
        "ports": [
          "adpt_in_0/I13",
          "HL/I5"
        ]
      },
      "I6_1": {
        "ports": [
          "adpt_in_0/I14",
          "HL/I6"
        ]
      },
      "I7_1": {
        "ports": [
          "adpt_in_0/I15",
          "HL/I7"
        ]
      },
      "adpt_in2_0_clk_div": {
        "ports": [
          "adpt_in2_0/clk_div",
          "CNT/b0"
        ]
      },
      "adpt_in3_0_a0": {
        "ports": [
          "adpt_in3_0/a0",
          "xor2_0/b0"
        ]
      },
      "adpt_in3_0_a1": {
        "ports": [
          "adpt_in3_0/a1",
          "xor2_0/a0"
        ]
      },
      "adpt_in_0_I0": {
        "ports": [
          "adpt_in_0/I0",
          "and8_0/a0"
        ]
      },
      "adpt_in_0_I1": {
        "ports": [
          "adpt_in_0/I1",
          "and8_0/a1"
        ]
      },
      "adpt_in_0_I2": {
        "ports": [
          "adpt_in_0/I2",
          "and8_0/a2"
        ]
      },
      "adpt_in_0_I3": {
        "ports": [
          "adpt_in_0/I3",
          "and8_0/a3"
        ]
      },
      "adpt_in_0_I4": {
        "ports": [
          "adpt_in_0/I4",
          "and8_0/a4"
        ]
      },
      "adpt_in_0_I5": {
        "ports": [
          "adpt_in_0/I5",
          "and8_0/a5"
        ]
      },
      "adpt_in_0_I6": {
        "ports": [
          "adpt_in_0/I6",
          "and8_0/a6"
        ]
      },
      "adpt_in_0_I7": {
        "ports": [
          "adpt_in_0/I7",
          "and8_0/a7"
        ]
      },
      "adpt_in_0_I8": {
        "ports": [
          "adpt_in_0/I8",
          "HL/I0"
        ]
      },
      "adpt_in_0_clk": {
        "ports": [
          "CNT/y0",
          "HL/clk",
          "dff_1/clk"
        ]
      },
      "adpt_in_0_clk1": {
        "ports": [
          "adpt_in_0/clk",
          "CNT/clk"
        ]
      },
      "adpt_out_0_led": {
        "ports": [
          "adpt_out_0/led",
          "cg_fpga_0/gpio_led"
        ]
      },
      "and8_0_y0": {
        "ports": [
          "and8_0/y0",
          "ALU/A8"
        ]
      },
      "and8_0_y1": {
        "ports": [
          "and8_0/y1",
          "ALU/A7"
        ]
      },
      "and8_0_y2": {
        "ports": [
          "and8_0/y2",
          "ALU/A6"
        ]
      },
      "and8_0_y3": {
        "ports": [
          "and8_0/y3",
          "ALU/A5"
        ]
      },
      "and8_0_y4": {
        "ports": [
          "and8_0/y4",
          "ALU/A4"
        ]
      },
      "and8_0_y5": {
        "ports": [
          "and8_0/y5",
          "ALU/A3"
        ]
      },
      "and8_0_y6": {
        "ports": [
          "and8_0/y6",
          "ALU/A1"
        ]
      },
      "and8_0_y7": {
        "ports": [
          "and8_0/y7",
          "ALU/A2"
        ]
      },
      "cg_fpga_0_btn_clk": {
        "ports": [
          "cg_fpga_0/btn_clk",
          "adpt_in_0/btn_clk"
        ]
      },
      "cg_fpga_0_btn_rst": {
        "ports": [
          "cg_fpga_0/btn_rst",
          "adpt_in_0/btn_rst",
          "adpt_in2_0/btn_rst"
        ]
      },
      "cg_fpga_0_clk_100M": {
        "ports": [
          "cg_fpga_0/clk_100M",
          "adpt_in2_0/clk_100M"
        ]
      },
      "cg_fpga_0_gpio_sw_1": {
        "ports": [
          "cg_fpga_0/gpio_sw_1",
          "adpt_in3_0/sw_a"
        ]
      },
      "cg_fpga_0_gpio_sw_2": {
        "ports": [
          "cg_fpga_0/gpio_sw_2",
          "adpt_in_0/sw_a"
        ]
      },
      "decoder_5to25_single_0_out1": {
        "ports": [
          "CNT/out1",
          "HL/OR0"
        ]
      },
      "dff_1_q": {
        "ports": [
          "dff_1/q",
          "HL/d"
        ]
      },
      "m7482_0_C2": {
        "ports": [
          "ALU/SR",
          "HL/SR"
        ]
      },
      "m7482_0_SUM1": {
        "ports": [
          "ALU/SUM14",
          "HL/I14"
        ]
      },
      "m7482_0_SUM2": {
        "ports": [
          "ALU/SUM15",
          "HL/I15"
        ]
      },
      "m7482_1_SUM1": {
        "ports": [
          "ALU/SUM12",
          "HL/I12"
        ]
      },
      "m7482_1_SUM2": {
        "ports": [
          "ALU/SUM13",
          "HL/I13"
        ]
      },
      "m7482_2_SUM1": {
        "ports": [
          "ALU/SUM10",
          "HL/I10"
        ]
      },
      "m7482_2_SUM2": {
        "ports": [
          "ALU/SUM11",
          "HL/I11"
        ]
      },
      "m7482_3_SUM1": {
        "ports": [
          "ALU/SUM8",
          "HL/I8"
        ]
      },
      "m7482_3_SUM2": {
        "ports": [
          "ALU/SUM9",
          "HL/I9"
        ]
      },
      "m74LS161_0_Q0": {
        "ports": [
          "CNT/Q0",
          "dff_1/d"
        ]
      },
      "m74LS194_0_Q0": {
        "ports": [
          "HL/Q0",
          "adpt_out_0/Y0",
          "and8_0/b0",
          "and8_0/b1",
          "and8_0/b2",
          "and8_0/b3",
          "and8_0/b4",
          "and8_0/b5",
          "and8_0/b6",
          "and8_0/b7"
        ]
      },
      "m74LS194_0_Q1": {
        "ports": [
          "HL/Q1",
          "adpt_out_0/Y1"
        ]
      },
      "m74LS194_0_Q2": {
        "ports": [
          "HL/Q2",
          "adpt_out_0/Y2"
        ]
      },
      "m74LS194_0_Q3": {
        "ports": [
          "HL/Q3",
          "adpt_out_0/Y3"
        ]
      },
      "m74LS194_1_Q0": {
        "ports": [
          "HL/Q4",
          "adpt_out_0/Y4"
        ]
      },
      "m74LS194_1_Q1": {
        "ports": [
          "HL/Q5",
          "adpt_out_0/Y5"
        ]
      },
      "m74LS194_1_Q2": {
        "ports": [
          "HL/Q6",
          "adpt_out_0/Y6"
        ]
      },
      "m74LS194_1_Q3": {
        "ports": [
          "HL/Q7",
          "adpt_out_0/Y7"
        ]
      },
      "m74LS194_2_Q0": {
        "ports": [
          "HL/Q8",
          "ALU/B8",
          "adpt_out_0/Y8"
        ]
      },
      "m74LS194_2_Q1": {
        "ports": [
          "HL/Q9",
          "ALU/B7",
          "adpt_out_0/Y9"
        ]
      },
      "m74LS194_2_Q2": {
        "ports": [
          "HL/Q10",
          "ALU/B6",
          "adpt_out_0/Y10"
        ]
      },
      "m74LS194_2_Q3": {
        "ports": [
          "HL/Q11",
          "ALU/B5",
          "adpt_out_0/Y11"
        ]
      },
      "m74LS194_3_Q0": {
        "ports": [
          "HL/Q12",
          "ALU/B4",
          "adpt_out_0/Y12"
        ]
      },
      "m74LS194_3_Q1": {
        "ports": [
          "HL/Q13",
          "ALU/B3",
          "adpt_out_0/Y13"
        ]
      },
      "m74LS194_3_Q2": {
        "ports": [
          "HL/Q14",
          "ALU/B1",
          "adpt_out_0/Y14"
        ]
      },
      "m74LS194_3_Q3": {
        "ports": [
          "HL/Q15",
          "ALU/B2",
          "adpt_out_0/Y15"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "CNT/d",
          "dff_1/prn"
        ]
      },
      "xor2_0_y0": {
        "ports": [
          "xor2_0/y0",
          "adpt_out_0/c"
        ]
      }
    }
  }
}