+---------------------+       +-----------------------+
|        CPU          |       |      Main Memory      |
+----------+----------+       +-----------+-----------+
           |                              |
           | Address (32b)                | Address (32b)
           | Read/Write                   | Read/Write
           | Data (32b)                   | Data (32b)
           |                              |
     +-----v-----+                  +-----v-----+
     |  Stall    |                  |   Ready   |
     | Controller|                  |  Signal   |
     +-----+-----+                  +-----+-----+
           |                              |
           |                              |
+----------v------------------------------v----------+
|                   Cache Module                     |
| +----------------+    +-------------------------+  |
| |   Address      |    |      Control Logic      |  |
| |  Decoder       |    | (FSM: IDLE/FETCH/WRITE) |  |
| +-------+--------+    +------------+------------+  |
|         |                          |               |
| +-------v--------+   +-------------v-----------+   |
| |  Tag Array     |   |  Valid Bit Array        |   |
| | [TAG_WIDTH-1:0]|   | (1b per line)           |   |
| +-------+--------+   +-------------+-----------+   |
|         |                          |               |
| +-------v--------+   +-------------v-----------+   |
| |  Data Array    |   |  Comparator             |   |
| | (32b per line) <---+ (Tag Check)             |   |
| +-------+--------+   +-------------------------+   |
|         |                                          |
| +-------v--------+                                 |
| |  Miss Handler  |                                 |
| | (Block Fetch)  |                                 |
| +----------------+                                 |
+----------------------------------------------------+
