Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/PSI/Test_banc_registre_isim_beh.exe -prj /home/ise/PSI/Test_banc_registre_beh.prj work.Test_banc_registre 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/PSI/BandRegistre.vhd" into library work
Parsing VHDL file "/home/ise/PSI/Test_banc_registre.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98384 KB
Fuse CPU Usage: 920 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity BandDeRegistre [bandderegistre_default]
Compiling architecture behavior of entity test_banc_registre
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable /home/ise/PSI/Test_banc_registre_isim_beh.exe
Fuse Memory Usage: 117184 KB
Fuse CPU Usage: 1130 ms
GCC CPU Usage: 130 ms
