INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3X1_5
INFO: [VRFC 10-311] analyzing module MUX_3X1_32
INFO: [VRFC 10-311] analyzing module MUX_4X1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/PCreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/ip/IPcore/sim/IPcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IPcore
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol ALU_nagetive, assumed default net type wire [D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/CPU.v:85]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.srcs/sim_1/new/pre_sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_projects/CPU31_zyk/CPU31_zyk.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
