{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_calc.qsys soc_calc.BAK.qsys " "Backing up file \"soc_calc.qsys\" to \"soc_calc.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1702671664872 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_calc/synthesis/soc_calc.vhd soc_calc.BAK.vhd " "Backing up file \"soc_calc/synthesis/soc_calc.vhd\" to \"soc_calc.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1702671664888 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_calc.qsys " "Started upgrading IP component Qsys with file \"soc_calc.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1702671664889 ""}
{ "Info" "" "" "2023.12.15.15:21:24 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2023.12.15.15:21:24 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1702671684895 ""}
{ "Info" "" "" "2023.12.15.15:21:24 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.12.15.15:21:24 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1702671684904 ""}
{ "Info" "soc_calc_generation.rpt" "" "2023.12.15.15:21:45 Info: Saving generation log to C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc" {  } {  } 0 0 "2023.12.15.15:21:45 Info: Saving generation log to C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc" 0 0 "Shell" 0 -1 1702671706013 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1702671706014 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: qsys-generate C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.12.15.15:21:46 Info: qsys-generate C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1702671706019 ""}
{ "Info" "soc_calc.qsys" "" "2023.12.15.15:21:46 Info: Loading soc_toplevel" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Loading soc_toplevel" 0 0 "Shell" 0 -1 1702671706050 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Reading input file" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Reading input file" 0 0 "Shell" 0 -1 1702671706536 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Adding ads_seven_segment_0 \[ads_seven_segment 1.0\]" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Adding ads_seven_segment_0 \[ads_seven_segment 1.0\]" 0 0 "Shell" 0 -1 1702671706538 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Parameterizing module ads_seven_segment_0" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Parameterizing module ads_seven_segment_0" 0 0 "Shell" 0 -1 1702671706538 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1702671706539 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1702671706540 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1702671706540 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1702671706554 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Building connections" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Building connections" 0 0 "Shell" 0 -1 1702671706559 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Parameterizing connections" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1702671706561 ""}
{ "Info" "" "" "2023.12.15.15:21:46 Info: Validating" {  } {  } 0 0 "2023.12.15.15:21:46 Info: Validating" 0 0 "Shell" 0 -1 1702671706562 ""}
{ "Info" "" "" "2023.12.15.15:21:55 Info: Done reading input file" {  } {  } 0 0 "2023.12.15.15:21:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1702671715302 ""}
{ "Info" "" "" "2023.12.15.15:21:59 Info: soc_calc.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.15.15:21:59 Info: soc_calc.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1702671719650 ""}
{ "Info" "" "" "2023.12.15.15:21:59 Info: soc_calc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.15.15:21:59 Info: soc_calc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1702671719650 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.15.15:21:59 Warning: soc_calc.hps_0: \"Configuration" {  } {  } 0 0 "2023.12.15.15:21:59 Warning: soc_calc.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1702671719650 ""}
{ "Warning" "" "" "2023.12.15.15:21:59 Warning: soc_calc.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.15.15:21:59 Warning: soc_calc.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1702671719651 ""}
{ "Warning" "" "" "2023.12.15.15:21:59 Warning: soc_calc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.15.15:21:59 Warning: soc_calc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1702671719651 ""}
{ "Info" "" "" "2023.12.15.15:22:01 Info: soc_calc: Generating soc_calc \"soc_calc\" for SIM_VHDL" {  } {  } 0 0 "2023.12.15.15:22:01 Info: soc_calc: Generating soc_calc \"soc_calc\" for SIM_VHDL" 0 0 "Shell" 0 -1 1702671721073 ""}
{ "Info" "" "" "2023.12.15.15:22:07 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave ads_seven_segment_0.avalon_agent_1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.12.15.15:22:07 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave ads_seven_segment_0.avalon_agent_1 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1702671727493 ""}
{ "Error" "" "" "2023.12.15.15:22:20 Error: ads_seven_segment_0: ads_seven_segment does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2023.12.15.15:22:20 Error: ads_seven_segment_0: ads_seven_segment does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1702671740779 ""}
{ "Error" "" "" "2023.12.15.15:22:20 Error: Generation stopped, 4 or more modules remaining" {  } {  } 0 0 "2023.12.15.15:22:20 Error: Generation stopped, 4 or more modules remaining" 0 0 "Shell" 0 -1 1702671740780 ""}
{ "Info" "" "" "2023.12.15.15:22:20 Info: soc_calc: Done \"soc_calc\" with 5 modules, 1 files" {  } {  } 0 0 "2023.12.15.15:22:20 Info: soc_calc: Done \"soc_calc\" with 5 modules, 1 files" 0 0 "Shell" 0 -1 1702671740781 ""}
{ "Error" "" "" "2023.12.15.15:22:20 Error: qsys-generate failed with exit code 1: 2 Errors, 3 Warnings" {  } {  } 0 0 "2023.12.15.15:22:20 Error: qsys-generate failed with exit code 1: 2 Errors, 3 Warnings" 0 0 "Shell" 0 -1 1702671740854 ""}
{ "Info" "" "" "2023.12.15.15:22:20 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.12.15.15:22:20 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1702671740855 ""}
{ "Info" "" "" "2023.12.15.15:22:20 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.12.15.15:22:20 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1702671740855 ""}
{ "Info" " --use-relative-paths=true" "" "2023.12.15.15:22:20 Info: sim-script-gen --spd=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc\\soc_calc.spd --output-directory=C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" {  } {  } 0 0 "2023.12.15.15:22:20 Info: sim-script-gen --spd=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc\\soc_calc.spd --output-directory=C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" 0 0 "Shell" 0 -1 1702671740856 ""}
{ "Info" " --use-relative-paths=true" "" "2023.12.15.15:22:20 Info: Doing: ip-make-simscript --spd=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc\\soc_calc.spd --output-directory=C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" {  } {  } 0 0 "2023.12.15.15:22:20 Info: Doing: ip-make-simscript --spd=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc\\soc_calc.spd --output-directory=C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" 0 0 "Shell" 0 -1 1702671740869 ""}
{ "Info" " directory:" "" "2023.12.15.15:22:21 Info: Generating the following file(s) for MODELSIM simulator in C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" {  } {  } 0 0 "2023.12.15.15:22:21 Info: Generating the following file(s) for MODELSIM simulator in C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" 0 0 "Shell" 0 -1 1702671741996 ""}
{ "Info" "msim_setup.tcl" "" "2023.12.15.15:22:22 Info:     mentor" {  } {  } 0 0 "2023.12.15.15:22:22 Info:     mentor" 0 0 "Shell" 0 -1 1702671742030 ""}
{ "Info" " directory:" "" "2023.12.15.15:22:22 Info: Generating the following file(s) for RIVIERA simulator in C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" {  } {  } 0 0 "2023.12.15.15:22:22 Info: Generating the following file(s) for RIVIERA simulator in C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" 0 0 "Shell" 0 -1 1702671742041 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.12.15.15:22:22 Info:     aldec" {  } {  } 0 0 "2023.12.15.15:22:22 Info:     aldec" 0 0 "Shell" 0 -1 1702671742069 ""}
{ "Info" "." "" "2023.12.15.15:22:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" {  } {  } 0 0 "2023.12.15.15:22:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/simulation" 0 0 "Shell" 0 -1 1702671742070 ""}
{ "Info" "" "" "2023.12.15.15:22:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.12.15.15:22:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1702671742070 ""}
{ "Info" "" "" "2023.12.15.15:22:22 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.12.15.15:22:22 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1702671742071 ""}
{ "Info" "" "" "2023.12.15.15:22:22 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.12.15.15:22:22 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1702671742072 ""}
{ "Info" "" "" "2023.12.15.15:22:22 Info: qsys-generate C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc.qsys --block-symbol-file --output-directory=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.12.15.15:22:22 Info: qsys-generate C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc.qsys --block-symbol-file --output-directory=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1702671742072 ""}
{ "Info" "soc_calc.qsys" "" "2023.12.15.15:22:22 Info: Loading soc_toplevel" {  } {  } 0 0 "2023.12.15.15:22:22 Info: Loading soc_toplevel" 0 0 "Shell" 0 -1 1702671742079 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Reading input file" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Reading input file" 0 0 "Shell" 0 -1 1702671743351 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Adding ads_seven_segment_0 \[ads_seven_segment 1.0\]" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Adding ads_seven_segment_0 \[ads_seven_segment 1.0\]" 0 0 "Shell" 0 -1 1702671743355 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Parameterizing module ads_seven_segment_0" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Parameterizing module ads_seven_segment_0" 0 0 "Shell" 0 -1 1702671743356 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1702671743357 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1702671743358 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1702671743359 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1702671743365 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Building connections" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Building connections" 0 0 "Shell" 0 -1 1702671743376 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Parameterizing connections" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1702671743378 ""}
{ "Info" "" "" "2023.12.15.15:22:23 Info: Validating" {  } {  } 0 0 "2023.12.15.15:22:23 Info: Validating" 0 0 "Shell" 0 -1 1702671743380 ""}
{ "Info" "" "" "2023.12.15.15:22:40 Info: Done reading input file" {  } {  } 0 0 "2023.12.15.15:22:40 Info: Done reading input file" 0 0 "Shell" 0 -1 1702671760195 ""}
{ "Info" "" "" "2023.12.15.15:22:46 Info: soc_calc.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.15.15:22:46 Info: soc_calc.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1702671766550 ""}
{ "Info" "" "" "2023.12.15.15:22:46 Info: soc_calc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.15.15:22:46 Info: soc_calc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1702671766550 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.15.15:22:46 Warning: soc_calc.hps_0: \"Configuration" {  } {  } 0 0 "2023.12.15.15:22:46 Warning: soc_calc.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1702671766550 ""}
{ "Warning" "" "" "2023.12.15.15:22:46 Warning: soc_calc.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.15.15:22:46 Warning: soc_calc.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1702671766550 ""}
{ "Warning" "" "" "2023.12.15.15:22:46 Warning: soc_calc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.15.15:22:46 Warning: soc_calc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1702671766551 ""}
{ "Info" "" "" "2023.12.15.15:22:46 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.12.15.15:22:46 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1702671766952 ""}
{ "Info" "" "" "2023.12.15.15:22:46 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.12.15.15:22:46 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1702671766952 ""}
{ "Info" "" "" "2023.12.15.15:22:46 Info:" {  } {  } 0 0 "2023.12.15.15:22:46 Info:" 0 0 "Shell" 0 -1 1702671766952 ""}
{ "Info" "" "" "2023.12.15.15:22:46 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.12.15.15:22:46 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1702671766953 ""}
{ "Info" "" "" "2023.12.15.15:22:46 Info: qsys-generate C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc.qsys --synthesis=VHDL --output-directory=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.12.15.15:22:46 Info: qsys-generate C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc.qsys --synthesis=VHDL --output-directory=C:\\FPGA\\from_git\\ADSD_2023\\projects\\soc_toplevel\\soc_calc\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1702671766953 ""}
{ "Info" "soc_calc.qsys" "" "2023.12.15.15:22:46 Info: Loading soc_toplevel" {  } {  } 0 0 "2023.12.15.15:22:46 Info: Loading soc_toplevel" 0 0 "Shell" 0 -1 1702671766956 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Reading input file" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Reading input file" 0 0 "Shell" 0 -1 1702671767439 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Adding ads_seven_segment_0 \[ads_seven_segment 1.0\]" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Adding ads_seven_segment_0 \[ads_seven_segment 1.0\]" 0 0 "Shell" 0 -1 1702671767440 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Parameterizing module ads_seven_segment_0" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Parameterizing module ads_seven_segment_0" 0 0 "Shell" 0 -1 1702671767440 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1702671767441 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1702671767441 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1702671767441 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1702671767444 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Building connections" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Building connections" 0 0 "Shell" 0 -1 1702671767447 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Parameterizing connections" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1702671767448 ""}
{ "Info" "" "" "2023.12.15.15:22:47 Info: Validating" {  } {  } 0 0 "2023.12.15.15:22:47 Info: Validating" 0 0 "Shell" 0 -1 1702671767449 ""}
{ "Info" "" "" "2023.12.15.15:22:56 Info: Done reading input file" {  } {  } 0 0 "2023.12.15.15:22:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1702671776542 ""}
{ "Info" "" "" "2023.12.15.15:23:01 Info: soc_calc.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.15.15:23:01 Info: soc_calc.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1702671781080 ""}
{ "Info" "" "" "2023.12.15.15:23:01 Info: soc_calc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.15.15:23:01 Info: soc_calc.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1702671781080 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.15.15:23:01 Warning: soc_calc.hps_0: \"Configuration" {  } {  } 0 0 "2023.12.15.15:23:01 Warning: soc_calc.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1702671781080 ""}
{ "Warning" "" "" "2023.12.15.15:23:01 Warning: soc_calc.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.15.15:23:01 Warning: soc_calc.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1702671781080 ""}
{ "Warning" "" "" "2023.12.15.15:23:01 Warning: soc_calc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.15.15:23:01 Warning: soc_calc.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1702671781080 ""}
{ "Info" "" "" "2023.12.15.15:23:03 Info: soc_calc: Generating soc_calc \"soc_calc\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.12.15.15:23:03 Info: soc_calc: Generating soc_calc \"soc_calc\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1702671783268 ""}
{ "Info" "" "" "2023.12.15.15:23:08 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave ads_seven_segment_0.avalon_agent_1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.12.15.15:23:08 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave ads_seven_segment_0.avalon_agent_1 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1702671788572 ""}
{ "Info" "" "" "2023.12.15.15:23:15 Info: ads_seven_segment_0: \"soc_calc\" instantiated ads_seven_segment \"ads_seven_segment_0\"" {  } {  } 0 0 "2023.12.15.15:23:15 Info: ads_seven_segment_0: \"soc_calc\" instantiated ads_seven_segment \"ads_seven_segment_0\"" 0 0 "Shell" 0 -1 1702671795114 ""}
{ "Info" "" "" "2023.12.15.15:23:15 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.12.15.15:23:15 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1702671795119 ""}
{ "Info" "" "" "2023.12.15.15:23:15 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.15.15:23:15 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1702671795887 ""}
{ "Info" "" "" "2023.12.15.15:23:16 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.15.15:23:16 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1702671796437 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.15.15:23:16 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2023.12.15.15:23:16 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1702671796440 ""}
{ "Warning" "" "" "2023.12.15.15:23:16 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.15.15:23:16 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1702671796441 ""}
{ "Warning" "" "" "2023.12.15.15:23:16 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.15.15:23:16 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1702671796442 ""}
{ "Info" "" "" "2023.12.15.15:23:21 Info: hps_0: \"soc_calc\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.12.15.15:23:21 Info: hps_0: \"soc_calc\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1702671801357 ""}
{ "Info" "" "" "2023.12.15.15:23:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.15.15:23:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1702671804637 ""}
{ "Info" "" "" "2023.12.15.15:23:26 Info: mm_interconnect_0: \"soc_calc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.12.15.15:23:26 Info: mm_interconnect_0: \"soc_calc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1702671806589 ""}
{ "Info" "" "" "2023.12.15.15:23:26 Info: rst_controller: \"soc_calc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.12.15.15:23:26 Info: rst_controller: \"soc_calc\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1702671806679 ""}
{ "Info" "" "" "2023.12.15.15:23:26 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.12.15.15:23:26 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1702671806806 ""}
{ "Info" "" "" "2023.12.15.15:23:28 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.12.15.15:23:28 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1702671808516 ""}
{ "Info" "" "" "2023.12.15.15:23:28 Info: ads_seven_segment_0_avalon_agent_1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ads_seven_segment_0_avalon_agent_1_translator\"" {  } {  } 0 0 "2023.12.15.15:23:28 Info: ads_seven_segment_0_avalon_agent_1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"ads_seven_segment_0_avalon_agent_1_translator\"" 0 0 "Shell" 0 -1 1702671808548 ""}
{ "Info" "" "" "2023.12.15.15:23:28 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2023.12.15.15:23:28 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1702671808608 ""}
{ "Info" "" "" "2023.12.15.15:23:28 Info: ads_seven_segment_0_avalon_agent_1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ads_seven_segment_0_avalon_agent_1_agent\"" {  } {  } 0 0 "2023.12.15.15:23:28 Info: ads_seven_segment_0_avalon_agent_1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"ads_seven_segment_0_avalon_agent_1_agent\"" 0 0 "Shell" 0 -1 1702671808660 ""}
{ "Info" "" "" "2023.12.15.15:23:28 Info: ads_seven_segment_0_avalon_agent_1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ads_seven_segment_0_avalon_agent_1_agent_rsp_fifo\"" {  } {  } 0 0 "2023.12.15.15:23:28 Info: ads_seven_segment_0_avalon_agent_1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"ads_seven_segment_0_avalon_agent_1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1702671808704 ""}
{ "Info" "" "" "2023.12.15.15:23:28 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.12.15.15:23:28 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1702671808785 ""}
{ "Info" "" "" "2023.12.15.15:23:28 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.12.15.15:23:28 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1702671808835 ""}
{ "Info" "" "" "2023.12.15.15:23:29 Info: ads_seven_segment_0_avalon_agent_1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ads_seven_segment_0_avalon_agent_1_burst_adapter\"" {  } {  } 0 0 "2023.12.15.15:23:29 Info: ads_seven_segment_0_avalon_agent_1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"ads_seven_segment_0_avalon_agent_1_burst_adapter\"" 0 0 "Shell" 0 -1 1702671809070 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.12.15.15:23:29 Info: Reusing file C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules" {  } {  } 0 0 "2023.12.15.15:23:29 Info: Reusing file C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules" 0 0 "Shell" 0 -1 1702671809098 ""}
{ "Info" "" "" "2023.12.15.15:23:29 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.12.15.15:23:29 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1702671809132 ""}
{ "Info" "" "" "2023.12.15.15:23:29 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.12.15.15:23:29 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1702671809212 ""}
{ "Info" "" "" "2023.12.15.15:23:29 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.12.15.15:23:29 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1702671809222 ""}
{ "Info" "" "" "2023.12.15.15:23:29 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.12.15.15:23:29 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1702671809245 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.12.15.15:23:29 Info: Reusing file C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules" {  } {  } 0 0 "2023.12.15.15:23:29 Info: Reusing file C:/FPGA/from_git/ADSD_2023/projects/soc_toplevel/soc_calc/synthesis/submodules" 0 0 "Shell" 0 -1 1702671809273 ""}
{ "Info" "" "" "2023.12.15.15:23:30 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.12.15.15:23:30 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1702671810973 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" 0 0 "Shell" 0 -1 1702671834088 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" 0 0 "Shell" 0 -1 1702671834089 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1702671834090 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." 0 0 "Shell" 0 -1 1702671834090 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" 0 0 "Shell" 0 -1 1702671834091 ""}
{ "Error" "hps_AC_ROM.hex" "" "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/John/AppData/Local/Temp/alt9706_512640297223047825.dir/0004_seq_gen" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/John/AppData/Local/Temp/alt9706_512640297223047825.dir/0004_seq_gen" 0 0 "Shell" 0 -1 1702671834091 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1702671834094 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1702671834094 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:32 Info:" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:32 Info:" 0 0 "Shell" 0 -1 1702671834095 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: ********************************************************************************************************************" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1702671834095 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border:" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border:" 0 0 "Shell" 0 -1 1702671834096 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1702671834096 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border:" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border:" 0 0 "Shell" 0 -1 1702671834097 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1702671834097 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border:" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border:" 0 0 "Shell" 0 -1 1702671834098 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: ********************************************************************************************************************" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1702671834098 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:36 Warning: Ignored parameter assignment device=5CSEMA5F31C6" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:36 Warning: Ignored parameter assignment device=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1702671834099 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:36 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:36 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1702671834099 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1702671834100 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.seq: This module has no ports or interfaces" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.seq: This module has no ports or interfaces" 0 0 "Shell" 0 -1 1702671834100 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1702671834101 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1702671834102 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1702671834102 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1702671834103 ""}
{ "Warning" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1702671834103 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:40 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1702671834104 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:43 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:43 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1702671834104 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:43 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:43 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1702671834105 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:45 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:45 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1702671834105 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0:" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0:" 0 0 "Shell" 0 -1 1702671834105 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: *****************************" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: *****************************" 0 0 "Shell" 0 -1 1702671834106 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0:" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0:" 0 0 "Shell" 0 -1 1702671834106 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl" 0 0 "Shell" 0 -1 1702671834107 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: script after running Synthesis and before Fitting." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: script after running Synthesis and before Fitting." 0 0 "Shell" 0 -1 1702671834107 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0:" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0:" 0 0 "Shell" 0 -1 1702671834108 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: *****************************" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: *****************************" 0 0 "Shell" 0 -1 1702671834108 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0:" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0:" 0 0 "Shell" 0 -1 1702671834109 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:52 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1702671834110 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: Error during execution of \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: Error during execution of \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" 0 0 "Shell" 0 -1 1702671834110 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: Execution of command \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: Execution of command \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" 0 0 "Shell" 0 -1 1702671834111 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1702671834111 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: Please install WSL and try again." {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: Please install WSL and try again." 0 0 "Shell" 0 -1 1702671834112 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: child process exited abnormally" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: child process exited abnormally" 0 0 "Shell" 0 -1 1702671834112 ""}
{ "Error" "hps_AC_ROM.hex" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: add_fileset_file: No such file C:/Users/John/AppData/Local/Temp/alt9706_512640297223047825.dir/0004_seq_gen" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:53 Error: seq: add_fileset_file: No such file C:/Users/John/AppData/Local/Temp/alt9706_512640297223047825.dir/0004_seq_gen" 0 0 "Shell" 0 -1 1702671834113 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: while executing" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: while executing" 0 0 "Shell" 0 -1 1702671834113 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1702671834114 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: (\"foreach\" body line 4)" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1702671834114 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: invoked from within" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: invoked from within" 0 0 "Shell" 0 -1 1702671834115 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1702671834115 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1702671834116 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1702671834116 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border:         add_fileset_file \$...\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1702671834117 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1702671834117 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: invoked from within" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: invoked from within" 0 0 "Shell" 0 -1 1702671834117 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1702671834118 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: (\"if\" then script line 4)" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: (\"if\" then script line 4)" 0 0 "Shell" 0 -1 1702671834118 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: invoked from within" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: invoked from within" 0 0 "Shell" 0 -1 1702671834119 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" 0 0 "Shell" 0 -1 1702671834119 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" 0 0 "Shell" 0 -1 1702671834120 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border:         add_fileset_file \$top_level_fi...\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border:         add_fileset_file \$top_level_fi...\"" 0 0 "Shell" 0 -1 1702671834120 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: (procedure \"generate_files\" line 4)" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: (procedure \"generate_files\" line 4)" 0 0 "Shell" 0 -1 1702671834121 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: invoked from within" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: invoked from within" 0 0 "Shell" 0 -1 1702671834121 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: \"generate_files \$name QUARTUS_SYNTH\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: \"generate_files \$name QUARTUS_SYNTH\"" 0 0 "Shell" 0 -1 1702671834122 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: (procedure \"generate_synth\" line 3)" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: (procedure \"generate_synth\" line 3)" 0 0 "Shell" 0 -1 1702671834122 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: invoked from within" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: invoked from within" 0 0 "Shell" 0 -1 1702671834123 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" 0 0 "Shell" 0 -1 1702671834123 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:54 Info: seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:54 Info: seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" 0 0 "Shell" 0 -1 1702671834124 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:54 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:54 Error: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1702671834124 ""}
{ "Error" "" "" "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:54 Info: hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" {  } {  } 0 0 "2023.12.15.15:23:54 Error: border: 2023.12.15.15:23:54 Info: hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" 0 0 "Shell" 0 -1 1702671834124 ""}
{ "Info" "" "" "2023.12.15.15:23:55 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.12.15.15:23:55 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1702671835224 ""}
{ "Error" "" "" "2023.12.15.15:23:55 Error: Generation stopped, 1 or more modules remaining" {  } {  } 0 0 "2023.12.15.15:23:55 Error: Generation stopped, 1 or more modules remaining" 0 0 "Shell" 0 -1 1702671835243 ""}
{ "Info" "" "" "2023.12.15.15:23:55 Info: soc_calc: Done \"soc_calc\" with 21 modules, 69 files" {  } {  } 0 0 "2023.12.15.15:23:55 Info: soc_calc: Done \"soc_calc\" with 21 modules, 69 files" 0 0 "Shell" 0 -1 1702671835243 ""}
{ "Error" "" "" "2023.12.15.15:23:56 Error: qsys-generate failed with exit code 1: 70 Errors, 6 Warnings" {  } {  } 0 0 "2023.12.15.15:23:56 Error: qsys-generate failed with exit code 1: 70 Errors, 6 Warnings" 0 0 "Shell" 0 -1 1702671836465 ""}
{ "Info" "" "" "2023.12.15.15:23:56 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.12.15.15:23:56 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1702671836466 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_calc.BAK.qsys soc_calc.qsys " "Restoring file \"soc_calc.BAK.qsys\" to \"soc_calc.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1702671841773 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_calc.qsys " "Error upgrading Platform Designer file \"soc_calc.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1702671841773 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_calc.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_calc.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1702671841773 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1702671847018 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 68 s 21 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 68 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702671847019 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 15 15:24:07 2023 " "Processing ended: Fri Dec 15 15:24:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702671847019 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:16 " "Elapsed time: 00:03:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702671847019 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:05:09 " "Total CPU time (on all processors): 00:05:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702671847019 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1702671847019 ""}
