<profile>

<section name = "Vivado HLS Report for 'dct'" level="0">
<item name = "Date">Mon Aug 10 14:23:10 2015
</item>
<item name = "Version">2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 8.93, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">407, 407, 70, 70, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dct_read_data_fu_206">dct_read_data, 66, 66, 66, 66, none</column>
<column name="grp_dct_Loop_Row_DCT_Loop_proc_fu_122">dct_Loop_Row_DCT_Loop_proc, 69, 69, 69, 69, none</column>
<column name="grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_193">dct_Loop_Xpose_Row_Outer_Loop_proc, 66, 66, 66, 66, none</column>
<column name="grp_dct_Loop_Col_DCT_Loop_proc_fu_151">dct_Loop_Col_DCT_Loop_proc, 69, 69, 69, 69, none</column>
<column name="grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_187">dct_Loop_Xpose_Col_Outer_Loop_proc, 66, 66, 66, 66, none</column>
<column name="grp_dct_write_data_fu_180">dct_write_data, 66, 66, 66, 66, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 16, 1368, 522</column>
<column name="Memory">6, -, 1024, 64</column>
<column name="Multiplexer">-, -, -, 32</column>
<column name="Register">-, -, 23, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, 1, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dct_Loop_Col_DCT_Loop_proc_U0">dct_Loop_Col_DCT_Loop_proc, 0, 8, 624, 141</column>
<column name="dct_Loop_Row_DCT_Loop_proc_U0">dct_Loop_Row_DCT_Loop_proc, 0, 8, 624, 141</column>
<column name="dct_Loop_Xpose_Col_Outer_Loop_proc_U0">dct_Loop_Xpose_Col_Outer_Loop_proc, 0, 0, 30, 65</column>
<column name="dct_Loop_Xpose_Row_Outer_Loop_proc_U0">dct_Loop_Xpose_Row_Outer_Loop_proc, 0, 0, 29, 57</column>
<column name="dct_read_data_U0">dct_read_data, 0, 0, 29, 55</column>
<column name="dct_write_data_U0">dct_write_data, 0, 0, 32, 63</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="col_inbuf_0_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="col_inbuf_1_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="col_inbuf_2_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="col_inbuf_3_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="col_inbuf_4_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="col_inbuf_5_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="col_inbuf_6_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="col_inbuf_7_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_0_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_1_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_2_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_3_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_4_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_5_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_6_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="buf_2d_in_7_U">dct_col_inbuf_0, 0, 64, 4, 8, 16, 2, 256</column>
<column name="row_outbuf_i_U">dct_row_outbuf_i, 2, 0, 0, 64, 16, 2, 2048</column>
<column name="col_outbuf_i_U">dct_row_outbuf_i, 2, 0, 0, 64, 16, 2, 2048</column>
<column name="buf_2d_out_U">dct_row_outbuf_i, 2, 0, 0, 64, 16, 2, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="dct_Loop_Col_DCT_Loop_proc_U0_ap_start">and, 0, 0, 1, 1, 1</column>
<column name="dct_Loop_Row_DCT_Loop_proc_U0_ap_start">and, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_0">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_1">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_2">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_3">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_4">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_5">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_6">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_7">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_read_data_U0_buf_2d_in_0">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_read_data_U0_buf_2d_in_1">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_read_data_U0_buf_2d_in_2">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_read_data_U0_buf_2d_in_3">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_read_data_U0_buf_2d_in_4">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_read_data_U0_buf_2d_in_5">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_read_data_U0_buf_2d_in_6">1, 2, 1, 2</column>
<column name="ap_chn_write_dct_read_data_U0_buf_2d_in_7">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_0_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_1_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_2_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_3_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_4_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_5_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_6_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_7_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_read_data_U0_buf_0_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_read_data_U0_buf_1_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_read_data_U0_buf_2_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_read_data_U0_buf_3_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_read_data_U0_buf_4_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_read_data_U0_buf_5_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_read_data_U0_buf_6_pipo_status">1, 2, 1, 2</column>
<column name="ap_sig_ready_dct_read_data_U0_buf_7_pipo_status">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS">1, 0, 1, 0</column>
<column name="ap_reg_procdone_dct_Loop_Col_DCT_Loop_proc_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_dct_Loop_Row_DCT_Loop_proc_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_dct_Loop_Xpose_Col_Outer_Loop_proc_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_dct_Loop_Xpose_Row_Outer_Loop_proc_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_dct_read_data_U0">1, 0, 1, 0</column>
<column name="ap_reg_procdone_dct_write_data_U0">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_0_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_1_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_2_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_3_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_4_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_5_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_6_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_Loop_Xpose_Row_Outer_Loop_proc_U0_col_inbuf_7_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_read_data_U0_buf_0_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_read_data_U0_buf_1_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_read_data_U0_buf_2_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_read_data_U0_buf_3_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_read_data_U0_buf_4_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_read_data_U0_buf_5_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_read_data_U0_buf_6_pipo_status">1, 0, 1, 0</column>
<column name="ap_reg_ready_dct_read_data_U0_buf_7_pipo_status">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d0">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_d1">out, 16, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="input_r_we1">out, 1, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q0">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_address1">out, 6, ap_memory, output_r, array</column>
<column name="output_r_ce1">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d1">out, 16, ap_memory, output_r, array</column>
<column name="output_r_q1">in, 16, ap_memory, output_r, array</column>
<column name="output_r_we1">out, 1, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
