#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62b6c3943770 .scope module, "Mux2x1_32bit" "Mux2x1_32bit" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
o0x7fe54a464018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62b6c3945c00_0 .net "in0", 31 0, o0x7fe54a464018;  0 drivers
o0x7fe54a464048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62b6c394dc20_0 .net "in1", 31 0, o0x7fe54a464048;  0 drivers
v0x62b6c3945a00_0 .net "out", 31 0, L_0x62b6c39873c0;  1 drivers
o0x7fe54a4640a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x62b6c3944be0_0 .net "sel", 0 0, o0x7fe54a4640a8;  0 drivers
L_0x62b6c39873c0 .functor MUXZ 32, o0x7fe54a464018, o0x7fe54a464048, o0x7fe54a4640a8, C4<>;
S_0x62b6c39431d0 .scope module, "RW_stage_tb" "RW_stage_tb" 3 3;
 .timescale -9 -12;
v0x62b6c3986670_0 .var "aluResult", 31 0;
v0x62b6c3986780_0 .var "clk", 0 0;
v0x62b6c3986850_0 .var "control_in", 21 0;
v0x62b6c3986950_0 .var "inst_in", 31 0;
v0x62b6c3986a20_0 .var "ldResult", 31 0;
v0x62b6c3986ac0_0 .var "pc_in", 31 0;
v0x62b6c3986b90_0 .net "reg_write_address", 3 0, L_0x62b6c3987980;  1 drivers
v0x62b6c3986c30_0 .net "reg_write_data", 31 0, L_0x62b6c3944b50;  1 drivers
v0x62b6c3986d20_0 .var "rst", 0 0;
S_0x62b6c3984240 .scope module, "uut" "RW_stage" 3 19, 4 1 0, S_0x62b6c39431d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "ldResult";
    .port_info 4 /INPUT 32 "aluResult";
    .port_info 5 /INPUT 32 "inst_in";
    .port_info 6 /INPUT 22 "control_in";
    .port_info 7 /OUTPUT 4 "reg_write_address";
    .port_info 8 /OUTPUT 32 "reg_write_data";
L_0x62b6c3944b50 .functor BUFZ 32, v0x62b6c3986420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b6c3985920_0 .net "aluResult", 31 0, v0x62b6c3986670_0;  1 drivers
v0x62b6c3985a20_0 .net "clk", 0 0, v0x62b6c3986780_0;  1 drivers
v0x62b6c3985ae0_0 .net "control_in", 21 0, v0x62b6c3986850_0;  1 drivers
v0x62b6c3985bd0_0 .net "inst_in", 31 0, v0x62b6c3986950_0;  1 drivers
v0x62b6c3985cb0_0 .net "isCall", 0 0, L_0x62b6c3987630;  1 drivers
v0x62b6c3985d50_0 .net "isLd", 0 0, L_0x62b6c3987510;  1 drivers
v0x62b6c3985df0_0 .net "isWb", 0 0, L_0x62b6c3987720;  1 drivers
v0x62b6c3985ec0_0 .net "ldResult", 31 0, v0x62b6c3986a20_0;  1 drivers
v0x62b6c3985f80_0 .net "pc_in", 31 0, v0x62b6c3986ac0_0;  1 drivers
L_0x7fe54a0d0018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x62b6c3986060_0 .net "ra", 3 0, L_0x7fe54a0d0018;  1 drivers
v0x62b6c3986150_0 .net "rd_rw", 3 0, L_0x62b6c3987810;  1 drivers
v0x62b6c3986220_0 .net "reg_write_address", 3 0, L_0x62b6c3987980;  alias, 1 drivers
v0x62b6c39862c0_0 .net "reg_write_data", 31 0, L_0x62b6c3944b50;  alias, 1 drivers
v0x62b6c3986380_0 .net "rst", 0 0, v0x62b6c3986d20_0;  1 drivers
v0x62b6c3986420_0 .var "selected_data", 31 0;
E_0x62b6c393aab0 .event posedge, v0x62b6c3985a20_0;
L_0x62b6c3987510 .part v0x62b6c3986850_0, 1, 1;
L_0x62b6c3987630 .part v0x62b6c3986850_0, 8, 1;
L_0x62b6c3987720 .part v0x62b6c3986850_0, 6, 1;
L_0x62b6c3987810 .part v0x62b6c3986950_0, 22, 4;
S_0x62b6c3984510 .scope module, "mxlastP" "Mux2x1_4bit" 4 26, 5 1 0, S_0x62b6c3984240;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x62b6c3984710_0 .net "in0", 3 0, L_0x62b6c3987810;  alias, 1 drivers
v0x62b6c3984810_0 .net "in1", 3 0, L_0x7fe54a0d0018;  alias, 1 drivers
v0x62b6c39848f0_0 .net "out", 3 0, L_0x62b6c3987980;  alias, 1 drivers
v0x62b6c39849b0_0 .net "sel", 0 0, L_0x62b6c3987630;  alias, 1 drivers
L_0x62b6c3987980 .functor MUXZ 4, L_0x62b6c3987810, L_0x7fe54a0d0018, L_0x62b6c3987630, C4<>;
S_0x62b6c3984b20 .scope module, "r2" "regfile" 4 58, 6 1 0, S_0x62b6c3984240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 4 "read_reg1";
    .port_info 2 /INPUT 4 "read_reg2";
    .port_info 3 /INPUT 4 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data1";
    .port_info 6 /OUTPUT 32 "read_data2";
L_0x62b6c3987b70 .functor BUFZ 32, L_0x62b6c3987ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x62b6c3987c80 .functor BUFZ 32, L_0x62b6c3987be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b6c3984df0_0 .net *"_ivl_0", 31 0, L_0x62b6c3987ab0;  1 drivers
L_0x7fe54a0d0138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62b6c3984ef0_0 .net *"_ivl_10", 5 0, L_0x7fe54a0d0138;  1 drivers
L_0x7fe54a0d00f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x62b6c3984fd0_0 .net *"_ivl_2", 5 0, L_0x7fe54a0d00f0;  1 drivers
v0x62b6c3985090_0 .net *"_ivl_8", 31 0, L_0x62b6c3987be0;  1 drivers
v0x62b6c3985170_0 .net "read_data1", 31 0, L_0x62b6c3987b70;  1 drivers
v0x62b6c39852a0_0 .net "read_data2", 31 0, L_0x62b6c3987c80;  1 drivers
L_0x7fe54a0d0060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x62b6c3985380_0 .net "read_reg1", 3 0, L_0x7fe54a0d0060;  1 drivers
L_0x7fe54a0d00a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x62b6c3985460_0 .net "read_reg2", 3 0, L_0x7fe54a0d00a8;  1 drivers
v0x62b6c3985540 .array "registers", 0 15, 31 0;
v0x62b6c3985600_0 .net "write_data", 31 0, L_0x62b6c3944b50;  alias, 1 drivers
v0x62b6c39856e0_0 .net "write_enable", 0 0, L_0x62b6c3987720;  alias, 1 drivers
v0x62b6c39857a0_0 .net "write_reg", 3 0, L_0x62b6c3987980;  alias, 1 drivers
E_0x62b6c394c710 .event edge, v0x62b6c39856e0_0, v0x62b6c3985600_0, v0x62b6c39848f0_0;
L_0x62b6c3987ab0 .array/port v0x62b6c3985540, L_0x7fe54a0d00f0;
L_0x62b6c3987be0 .array/port v0x62b6c3985540, L_0x7fe54a0d0138;
S_0x62b6c3942cc0 .scope module, "mux3to1" "mux3to1" 7 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "aluResult";
    .port_info 1 /INPUT 32 "ldResult";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "isLd";
    .port_info 4 /INPUT 1 "isCall";
    .port_info 5 /OUTPUT 32 "result";
o0x7fe54a4649a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62b6c3986df0_0 .net "aluResult", 31 0, o0x7fe54a4649a8;  0 drivers
o0x7fe54a4649d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x62b6c3986ed0_0 .net "isCall", 0 0, o0x7fe54a4649d8;  0 drivers
o0x7fe54a464a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x62b6c3986f90_0 .net "isLd", 0 0, o0x7fe54a464a08;  0 drivers
o0x7fe54a464a38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62b6c3987060_0 .net "ldResult", 31 0, o0x7fe54a464a38;  0 drivers
o0x7fe54a464a68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x62b6c3987140_0 .net "pc", 31 0, o0x7fe54a464a68;  0 drivers
v0x62b6c3987220_0 .var "result", 31 0;
E_0x62b6c393a9f0/0 .event edge, v0x62b6c3986ed0_0, v0x62b6c3987140_0, v0x62b6c3986f90_0, v0x62b6c3987060_0;
E_0x62b6c393a9f0/1 .event edge, v0x62b6c3986df0_0;
E_0x62b6c393a9f0 .event/or E_0x62b6c393a9f0/0, E_0x62b6c393a9f0/1;
    .scope S_0x62b6c3984b20;
T_0 ;
    %wait E_0x62b6c394c710;
    %load/vec4 v0x62b6c39856e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x62b6c3985600_0;
    %load/vec4 v0x62b6c39857a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b6c3985540, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x62b6c3984b20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x62b6c3985540, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x62b6c3984240;
T_2 ;
    %wait E_0x62b6c393aab0;
    %load/vec4 v0x62b6c3985d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x62b6c3985ec0_0;
    %store/vec4 v0x62b6c3986420_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62b6c3985cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x62b6c3985f80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x62b6c3986420_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x62b6c3985920_0;
    %store/vec4 v0x62b6c3986420_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %vpi_call 4 51 "$display", "selected data %h ", v0x62b6c3986420_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x62b6c39431d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b6c3986780_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x62b6c3986780_0;
    %inv;
    %store/vec4 v0x62b6c3986780_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x62b6c39431d0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b6c3986d20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b6c3986ac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b6c3986a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b6c3986670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b6c3986950_0, 0, 32;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x62b6c3986850_0, 0, 22;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b6c3986d20_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x62b6c3986a20_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x62b6c3986950_0, 0, 32;
    %pushi/vec4 1, 0, 22;
    %store/vec4 v0x62b6c3986850_0, 0, 22;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x62b6c3986ac0_0, 0, 32;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x62b6c3986950_0, 0, 32;
    %pushi/vec4 16, 0, 22;
    %store/vec4 v0x62b6c3986850_0, 0, 22;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x62b6c3986670_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x62b6c3986950_0, 0, 32;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x62b6c3986850_0, 0, 22;
    %delay 10000, 0;
    %vpi_call 3 69 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x62b6c39431d0;
T_5 ;
    %wait E_0x62b6c393aab0;
    %load/vec4 v0x62b6c3986d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 3 75 "$display", "Time: %0t | reg_write_address: %h | reg_write_data: %h", $time, v0x62b6c3986b90_0, v0x62b6c3986c30_0 {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62b6c3942cc0;
T_6 ;
    %wait E_0x62b6c393a9f0;
    %load/vec4 v0x62b6c3986ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x62b6c3987140_0;
    %store/vec4 v0x62b6c3987220_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x62b6c3986f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x62b6c3987060_0;
    %store/vec4 v0x62b6c3987220_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x62b6c3986df0_0;
    %store/vec4 v0x62b6c3987220_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "mux_4x1.v";
    "RW_stage_tb.v";
    "RW_stage.v";
    "mux_2x1.v";
    "regfile.v";
    "mux_3x1.v";
