<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="aluw1.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="aluw1.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="aluw1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="aluw1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="aluw1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluw1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="aluw1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="aluw1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="aluw1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="aluw1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluw1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="aluw1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="aluw1test.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluw2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="aluw2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="aluw2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluw3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="aluw3.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="aluw3.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluw4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="aluw4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="aluw4.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="aluw4test.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="aluw5.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="aluw5.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="aluw5.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1410102356" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1410102356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410113551" xil_pn:in_ck="-4523273137284403912" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1410113551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aluw1.vhd"/>
      <outfile xil_pn:name="aluw1test.vhd"/>
      <outfile xil_pn:name="aluw2.vhd"/>
      <outfile xil_pn:name="aluw2test.vhd"/>
      <outfile xil_pn:name="aluw3.vhd"/>
      <outfile xil_pn:name="aluw3test.vhd"/>
      <outfile xil_pn:name="aluw4.vhd"/>
      <outfile xil_pn:name="aluw4test.vhd"/>
      <outfile xil_pn:name="aluw5.vhd"/>
      <outfile xil_pn:name="aluw5test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1410113431" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2794507772504813219" xil_pn:start_ts="1410113431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410113431" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8313564811978669221" xil_pn:start_ts="1410113431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410102356" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8857654988508591778" xil_pn:start_ts="1410102356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410113551" xil_pn:in_ck="-4523273137284403912" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1410113551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="aluw1.vhd"/>
      <outfile xil_pn:name="aluw1test.vhd"/>
      <outfile xil_pn:name="aluw2.vhd"/>
      <outfile xil_pn:name="aluw2test.vhd"/>
      <outfile xil_pn:name="aluw3.vhd"/>
      <outfile xil_pn:name="aluw3test.vhd"/>
      <outfile xil_pn:name="aluw4.vhd"/>
      <outfile xil_pn:name="aluw4test.vhd"/>
      <outfile xil_pn:name="aluw5.vhd"/>
      <outfile xil_pn:name="aluw5test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1410113555" xil_pn:in_ck="-4523273137284403912" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3978382966203562068" xil_pn:start_ts="1410113551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="aluw4test.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1410100086" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1410100086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410100086" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7001212563170471579" xil_pn:start_ts="1410100086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410100086" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8857654988508591778" xil_pn:start_ts="1410100086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410100086" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1410100086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410100086" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6951144629496245843" xil_pn:start_ts="1410100086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410100086" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1410100086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410100086" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="539466675349741292" xil_pn:start_ts="1410100086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1410102297" xil_pn:in_ck="-6210906449586799892" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-4668596169425473472" xil_pn:start_ts="1410102285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="aluw1.lso"/>
      <outfile xil_pn:name="aluw1.ngc"/>
      <outfile xil_pn:name="aluw1.ngr"/>
      <outfile xil_pn:name="aluw1.prj"/>
      <outfile xil_pn:name="aluw1.stx"/>
      <outfile xil_pn:name="aluw1.syr"/>
      <outfile xil_pn:name="aluw1.xst"/>
      <outfile xil_pn:name="aluw1_vhdl.prj"/>
      <outfile xil_pn:name="aluw1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
