
GatorScribe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008474  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408474  00408474  00018474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a00  20400000  0040847c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000468b8  20404000  00410000  00024000  2**14
                  ALLOC
  4 .stack        00002000  2044a8b8  004568b8  00024000  2**0
                  ALLOC
  5 .heap         00000200  2044c8b8  004588b8  00024000  2**0
                  ALLOC
  6 .ARM.attributes 0000002c  00000000  00000000  00020a00  2**0
                  CONTENTS, READONLY
  7 .comment      000000b4  00000000  00000000  00020a2c  2**0
                  CONTENTS, READONLY
  8 .debug_info   00020bda  00000000  00000000  00020ae0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004c58  00000000  00000000  000416ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000a84e  00000000  00000000  00046312  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d10  00000000  00000000  00050b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000021b8  00000000  00000000  00051870  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00025d54  00000000  00000000  00053a28  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015007  00000000  00000000  0007977c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009d38c  00000000  00000000  0008e783  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002d54  00000000  00000000  0012bb10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 c8 44 20 01 23 40 00 f9 22 40 00 fd 22 40 00     ..D .#@.."@.."@.
  400010:	f9 22 40 00 f9 22 40 00 f9 22 40 00 00 00 00 00     ."@.."@.."@.....
	...
  40002c:	f9 22 40 00 f9 22 40 00 00 00 00 00 f9 22 40 00     ."@.."@......"@.
  40003c:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  40004c:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  40005c:	f9 22 40 00 f9 22 40 00 00 00 00 00 39 1d 40 00     ."@.."@.....9.@.
  40006c:	05 1e 40 00 d1 1e 40 00 f9 22 40 00 8d 25 40 00     ..@...@.."@..%@.
  40007c:	f9 22 40 00 9d 1f 40 00 69 20 40 00 f9 22 40 00     ."@...@.i @.."@.
  40008c:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  40009c:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  4000ac:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  4000bc:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  4000cc:	f9 22 40 00 00 00 00 00 f9 22 40 00 00 00 00 00     ."@......"@.....
  4000dc:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  4000ec:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  4000fc:	f9 22 40 00 f9 22 40 00 f9 22 40 00 f9 22 40 00     ."@.."@.."@.."@.
  40010c:	f9 22 40 00 f9 22 40 00 f9 22 40 00 00 00 00 00     ."@.."@.."@.....
  40011c:	00 00 00 00 f9 22 40 00 f9 22 40 00 ad 01 40 00     ....."@.."@...@.
  40012c:	f9 22 40 00 f9 22 40 00 00 00 00 00 f9 22 40 00     ."@.."@......"@.
  40013c:	f9 22 40 00                                         ."@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20404000 	.word	0x20404000
  40015c:	00000000 	.word	0x00000000
  400160:	0040847c 	.word	0x0040847c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040847c 	.word	0x0040847c
  4001a0:	20404004 	.word	0x20404004
  4001a4:	0040847c 	.word	0x0040847c
  4001a8:	00000000 	.word	0x00000000

004001ac <XDMAC_Handler>:
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4001ac:	4b1d      	ldr	r3, [pc, #116]	; (400224 <XDMAC_Handler+0x78>)
/********************************** Public Variables End **********************************/

#define One_over_max_int16 0.0000305185f 
/******************************* XDMAC Interrupt Handler Start *******************************/ 
void XDMAC_Handler(void)
{
  4001ae:	b470      	push	{r4, r5, r6}
  4001b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
    uint32_t dma_status;
    
    dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_RX);
    if (dma_status & XDMAC_CIS_BIS)
  4001b2:	07da      	lsls	r2, r3, #31
  4001b4:	d522      	bpl.n	4001fc <XDMAC_Handler+0x50>
    {
		// update input buffer to be used 
		if(inPingMode)
  4001b6:	4c1c      	ldr	r4, [pc, #112]	; (400228 <XDMAC_Handler+0x7c>)
		{
			inBuffer = inPingBuffer; 
		}
		else 
		{
			inBuffer = inPongBuffer; 
  4001b8:	4a1c      	ldr	r2, [pc, #112]	; (40022c <XDMAC_Handler+0x80>)
		if(inPingMode)
  4001ba:	7821      	ldrb	r1, [r4, #0]
			inBuffer = inPongBuffer; 
  4001bc:	4b1c      	ldr	r3, [pc, #112]	; (400230 <XDMAC_Handler+0x84>)
		}
		inPingMode = !inPingMode; 
  4001be:	7825      	ldrb	r5, [r4, #0]
			inBuffer = inPongBuffer; 
  4001c0:	2900      	cmp	r1, #0
  4001c2:	bf08      	it	eq
  4001c4:	4613      	moveq	r3, r2
  4001c6:	4a1b      	ldr	r2, [pc, #108]	; (400234 <XDMAC_Handler+0x88>)
		inPingMode = !inPingMode; 
  4001c8:	f085 0501 	eor.w	r5, r5, #1
  4001cc:	4e1a      	ldr	r6, [pc, #104]	; (400238 <XDMAC_Handler+0x8c>)
  4001ce:	4619      	mov	r1, r3
  4001d0:	f502 5080 	add.w	r0, r2, #4096	; 0x1000
		
		// fill process buffer - only left channel 
		uint32_t processIdx = 0; 
		for(uint32_t i = 0; i < IO_BUF_SIZE; i+=2, processIdx++)
		{
			processBuffer[processIdx] = ((float )(int16_t)inBuffer[i]) * One_over_max_int16; 
  4001d4:	ed9f 7a19 	vldr	s14, [pc, #100]	; 40023c <XDMAC_Handler+0x90>
		inPingMode = !inPingMode; 
  4001d8:	7025      	strb	r5, [r4, #0]
  4001da:	6033      	str	r3, [r6, #0]
			processBuffer[processIdx] = ((float )(int16_t)inBuffer[i]) * One_over_max_int16; 
  4001dc:	f831 3b04 	ldrh.w	r3, [r1], #4
  4001e0:	b21b      	sxth	r3, r3
  4001e2:	ee07 3a90 	vmov	s15, r3
  4001e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4001ea:	ee67 7a87 	vmul.f32	s15, s15, s14
  4001ee:	ece2 7a01 	vstmia	r2!, {s15}
		for(uint32_t i = 0; i < IO_BUF_SIZE; i+=2, processIdx++)
  4001f2:	4282      	cmp	r2, r0
  4001f4:	d1f2      	bne.n	4001dc <XDMAC_Handler+0x30>
		}
		
		// data is ready to be processed in the main 
		dataReceived = true; 
  4001f6:	4b12      	ldr	r3, [pc, #72]	; (400240 <XDMAC_Handler+0x94>)
  4001f8:	2201      	movs	r2, #1
  4001fa:	701a      	strb	r2, [r3, #0]
  4001fc:	4b09      	ldr	r3, [pc, #36]	; (400224 <XDMAC_Handler+0x78>)
  4001fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    }
	
	dma_status = xdmac_channel_get_interrupt_status(XDMAC, XDMA_CH_SSC_TX);
	if (dma_status & XDMAC_CIS_BIS)
  400202:	07db      	lsls	r3, r3, #31
  400204:	d50c      	bpl.n	400220 <XDMAC_Handler+0x74>
	{
		// update output buffer to be used 
		if(outPingMode)
  400206:	4b0f      	ldr	r3, [pc, #60]	; (400244 <XDMAC_Handler+0x98>)
		{   
			outBuffer = outPingBuffer; 
		}
		else
		{
			outBuffer = outPongBuffer; 
  400208:	480f      	ldr	r0, [pc, #60]	; (400248 <XDMAC_Handler+0x9c>)
		if(outPingMode)
  40020a:	781c      	ldrb	r4, [r3, #0]
			outBuffer = outPongBuffer; 
  40020c:	490f      	ldr	r1, [pc, #60]	; (40024c <XDMAC_Handler+0xa0>)
		}
		outPingMode = !outPingMode; 
  40020e:	781a      	ldrb	r2, [r3, #0]
			outBuffer = outPongBuffer; 
  400210:	2c00      	cmp	r4, #0
  400212:	bf08      	it	eq
  400214:	4601      	moveq	r1, r0
  400216:	480e      	ldr	r0, [pc, #56]	; (400250 <XDMAC_Handler+0xa4>)
		outPingMode = !outPingMode; 
  400218:	f082 0201 	eor.w	r2, r2, #1
  40021c:	6001      	str	r1, [r0, #0]
  40021e:	701a      	strb	r2, [r3, #0]
	}
}
  400220:	bc70      	pop	{r4, r5, r6}
  400222:	4770      	bx	lr
  400224:	40078000 	.word	0x40078000
  400228:	20400010 	.word	0x20400010
  40022c:	20445800 	.word	0x20445800
  400230:	20449800 	.word	0x20449800
  400234:	20446800 	.word	0x20446800
  400238:	2040000c 	.word	0x2040000c
  40023c:	380000fd 	.word	0x380000fd
  400240:	2040401c 	.word	0x2040401c
  400244:	20400018 	.word	0x20400018
  400248:	20448800 	.word	0x20448800
  40024c:	20447800 	.word	0x20447800
  400250:	20400014 	.word	0x20400014

00400254 <configure_xdma>:
/******************************* XDMAC Interrupt Handler End *******************************/

/********************************** Public Functions Start **********************************/
void configure_xdma(void)
{
  400254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t *src;
    
    xdmac_channel_config_t xdmac_channel_cfg = {0};
  400258:	2620      	movs	r6, #32
{
  40025a:	b088      	sub	sp, #32
    xdmac_channel_config_t xdmac_channel_cfg = {0};
  40025c:	2100      	movs	r1, #0
  40025e:	4b30      	ldr	r3, [pc, #192]	; (400320 <configure_xdma+0xcc>)
  400260:	4632      	mov	r2, r6
  400262:	4668      	mov	r0, sp
  400264:	4798      	blx	r3
    
    /* Initialize and enable DMA controller */
    pmc_enable_periph_clk(ID_XDMAC);
  400266:	4b2f      	ldr	r3, [pc, #188]	; (400324 <configure_xdma+0xd0>)
  400268:	203a      	movs	r0, #58	; 0x3a
    | XDMAC_CC_DIF_AHB_IF0
    | XDMAC_CC_SAM_FIXED_AM
    | XDMAC_CC_DAM_INCREMENTED_AM
    | XDMAC_CC_PERID(33);
	
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  40026a:	4c2f      	ldr	r4, [pc, #188]	; (400328 <configure_xdma+0xd4>)
    pmc_enable_periph_clk(ID_XDMAC);
  40026c:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40026e:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
  400272:	4b2e      	ldr	r3, [pc, #184]	; (40032c <configure_xdma+0xd8>)
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400274:	466a      	mov	r2, sp
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400276:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 400340 <configure_xdma+0xec>
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  40027a:	4620      	mov	r0, r4
  40027c:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
  400280:	2100      	movs	r1, #0
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  400282:	f883 633a 	strb.w	r6, [r3, #826]	; 0x33a
 */
static inline void xdmac_channel_set_descriptor_control(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400286:	270f      	movs	r7, #15
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400288:	605d      	str	r5, [r3, #4]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  40028a:	2501      	movs	r5, #1
  40028c:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 400344 <configure_xdma+0xf0>
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  400290:	f8cd e00c 	str.w	lr, [sp, #12]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_RX, &xdmac_channel_cfg);
  400294:	47c0      	blx	r8
    
    /* Initialize linked list descriptor */
    src = (uint16_t *)&inPingBuffer[0];
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  400296:	4b26      	ldr	r3, [pc, #152]	; (400330 <configure_xdma+0xdc>)
    | XDMAC_CC_DIF_AHB_IF1
    | XDMAC_CC_SAM_INCREMENTED_AM
    | XDMAC_CC_DAM_FIXED_AM
    | XDMAC_CC_PERID(32);
	
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  400298:	466a      	mov	r2, sp
    linklist_read[0].mbr_da = (uint32_t)(src);
  40029a:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 400348 <configure_xdma+0xf4>
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  40029e:	4629      	mov	r1, r5
    linklist_read[0].mbr_nda = (uint32_t)&linklist_read[1];
  4002a0:	f103 0010 	add.w	r0, r3, #16
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002a4:	f023 0603 	bic.w	r6, r3, #3
	linklist_read[1].mbr_da = (uint32_t)(src);
  4002a8:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 40034c <configure_xdma+0xf8>
    linklist_read[0].mbr_nda = (uint32_t)&linklist_read[1];
  4002ac:	6018      	str	r0, [r3, #0]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  4002ae:	4620      	mov	r0, r4
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  4002b0:	66e7      	str	r7, [r4, #108]	; 0x6c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002b2:	66a6      	str	r6, [r4, #104]	; 0x68
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002b4:	60e5      	str	r5, [r4, #12]
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002b6:	4e1f      	ldr	r6, [pc, #124]	; (400334 <configure_xdma+0xe0>)
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  4002b8:	6525      	str	r5, [r4, #80]	; 0x50
    linklist_read[0].mbr_da = (uint32_t)(src);
  4002ba:	f8c3 e00c 	str.w	lr, [r3, #12]
    linklist_read[0].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002be:	f8df e090 	ldr.w	lr, [pc, #144]	; 400350 <configure_xdma+0xfc>
	linklist_read[1].mbr_da = (uint32_t)(src);
  4002c2:	f8c3 c01c 	str.w	ip, [r3, #28]
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4002c6:	f8df c08c 	ldr.w	ip, [pc, #140]	; 400354 <configure_xdma+0x100>
    linklist_read[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002ca:	605e      	str	r6, [r3, #4]
	linklist_read[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002cc:	615e      	str	r6, [r3, #20]
    linklist_read[0].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002ce:	f8c3 e008 	str.w	lr, [r3, #8]
	linklist_read[1].mbr_sa  = (uint32_t)&(SSC->SSC_RHR);
  4002d2:	f8c3 e018 	str.w	lr, [r3, #24]
	linklist_read[1].mbr_nda = (uint32_t)&linklist_read[0];
  4002d6:	611b      	str	r3, [r3, #16]
    xdmac_channel_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4002d8:	f8cd c00c 	str.w	ip, [sp, #12]
    xdmac_configure_transfer(XDMAC, XDMA_CH_SSC_TX, &xdmac_channel_cfg);
  4002dc:	47c0      	blx	r8
    
    src = (uint16_t *)&outPingBuffer[0];
    linklist_write[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002de:	4b16      	ldr	r3, [pc, #88]	; (400338 <configure_xdma+0xe4>)
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4002e0:	2102      	movs	r1, #2
		 | XDMAC_UBC_NDE_FETCH_EN
		 | XDMAC_UBC_NSEN_UPDATED
			| XDMAC_CUBC_UBLEN(IO_BUF_SIZE);
    linklist_write[0].mbr_sa = (uint32_t)(src);
    linklist_write[0].mbr_da = (uint32_t)&(SSC->SSC_THR);
  4002e2:	4a16      	ldr	r2, [pc, #88]	; (40033c <configure_xdma+0xe8>)
    linklist_write[0].mbr_sa = (uint32_t)(src);
  4002e4:	f8df c070 	ldr.w	ip, [pc, #112]	; 400358 <configure_xdma+0x104>
    linklist_write[0].mbr_nda = (uint32_t)&linklist_write[1];
  4002e8:	f103 0810 	add.w	r8, r3, #16
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  4002ec:	f023 0003 	bic.w	r0, r3, #3
	src = (uint16_t *)&outPongBuffer[0];
	linklist_write[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
	    | XDMAC_UBC_NDE_FETCH_EN
	    | XDMAC_UBC_NSEN_UPDATED
	    | XDMAC_CUBC_UBLEN(IO_BUF_SIZE);
	linklist_write[1].mbr_sa = (uint32_t)(src);
  4002f0:	f8df e068 	ldr.w	lr, [pc, #104]	; 40035c <configure_xdma+0x108>
    linklist_write[0].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002f4:	605e      	str	r6, [r3, #4]
	linklist_write[1].mbr_ubc = XDMAC_UBC_NVIEW_NDV1
  4002f6:	615e      	str	r6, [r3, #20]
	linklist_write[1].mbr_da = (uint32_t)&(SSC->SSC_THR);
	linklist_write[1].mbr_nda = (uint32_t)&linklist_write[0];
  4002f8:	611b      	str	r3, [r3, #16]
    linklist_write[0].mbr_nda = (uint32_t)&linklist_write[1];
  4002fa:	f8c3 8000 	str.w	r8, [r3]
    linklist_write[0].mbr_sa = (uint32_t)(src);
  4002fe:	f8c3 c008 	str.w	ip, [r3, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  400302:	f8c4 70ac 	str.w	r7, [r4, #172]	; 0xac
	linklist_write[1].mbr_sa = (uint32_t)(src);
  400306:	f8c3 e018 	str.w	lr, [r3, #24]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDA = (desc_addr & 0xFFFFFFFC) | ndaif;
  40030a:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
    linklist_write[0].mbr_da = (uint32_t)&(SSC->SSC_THR);
  40030e:	60da      	str	r2, [r3, #12]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  400310:	60e1      	str	r1, [r4, #12]
	linklist_write[1].mbr_da = (uint32_t)&(SSC->SSC_THR);
  400312:	61da      	str	r2, [r3, #28]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  400314:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
    xdmac_channel_set_descriptor_addr(XDMAC, XDMA_CH_SSC_TX, (uint32_t)(&linklist_write[0]), 0);
    
    xdmac_enable_interrupt(XDMAC, XDMA_CH_SSC_TX);
    xdmac_channel_enable_interrupt(XDMAC, XDMA_CH_SSC_TX, XDMAC_CIE_BIE);
    
}
  400318:	b008      	add	sp, #32
  40031a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40031e:	bf00      	nop
  400320:	004051c1 	.word	0x004051c1
  400324:	00402235 	.word	0x00402235
  400328:	40078000 	.word	0x40078000
  40032c:	e000e100 	.word	0xe000e100
  400330:	20404020 	.word	0x20404020
  400334:	0b000800 	.word	0x0b000800
  400338:	20404040 	.word	0x20404040
  40033c:	40004024 	.word	0x40004024
  400340:	21042801 	.word	0x21042801
  400344:	004016b1 	.word	0x004016b1
  400348:	20449800 	.word	0x20449800
  40034c:	20445800 	.word	0x20445800
  400350:	40004020 	.word	0x40004020
  400354:	20014811 	.word	0x20014811
  400358:	20447800 	.word	0x20447800
  40035c:	20448800 	.word	0x20448800

00400360 <audio_init>:
#include "DMA_Audio.h"
#include "WM8904_Driver.h"
#include "ASF/sam/utils/cmsis/samv71/include/component/supc.h"

void audio_init(void)
{
  400360:	b510      	push	{r4, lr}
	/* Initialize WM8904 TWI interface*/
	if (wm8904_twi_init() != TWIHS_SUCCESS) {
  400362:	4b13      	ldr	r3, [pc, #76]	; (4003b0 <audio_init+0x50>)
  400364:	4798      	blx	r3
  400366:	b118      	cbz	r0, 400370 <audio_init+0x10>
		printf("-E-\tWM8904 initialization failed.\r");
  400368:	4812      	ldr	r0, [pc, #72]	; (4003b4 <audio_init+0x54>)
  40036a:	4b13      	ldr	r3, [pc, #76]	; (4003b8 <audio_init+0x58>)
  40036c:	4798      	blx	r3
  40036e:	e7fe      	b.n	40036e <audio_init+0xe>
			/* Capture error */
		}
	}
		
	/* Configure CODEC */
	configure_codec();
  400370:	4b12      	ldr	r3, [pc, #72]	; (4003bc <audio_init+0x5c>)
  400372:	4604      	mov	r4, r0
  400374:	4798      	blx	r3
		
	/* Configure SSC */
	configure_ssc();
  400376:	4b12      	ldr	r3, [pc, #72]	; (4003c0 <audio_init+0x60>)
  400378:	4798      	blx	r3
		
	/* Configure XDMA */
	configure_xdma();
  40037a:	4b12      	ldr	r3, [pc, #72]	; (4003c4 <audio_init+0x64>)
  40037c:	4798      	blx	r3
		
	/* Enable the DAC master clock (MCLK) */
	pmc_pck_set_prescaler(PMC_PCK_2, PMC_MCKR_PRES_CLK_1);
  40037e:	4621      	mov	r1, r4
  400380:	2002      	movs	r0, #2
  400382:	4b11      	ldr	r3, [pc, #68]	; (4003c8 <audio_init+0x68>)
  400384:	4798      	blx	r3
	pmc_pck_set_source(PMC_PCK_2, PMC_MCKR_CSS_SLOW_CLK);
  400386:	4621      	mov	r1, r4
  400388:	2002      	movs	r0, #2
  40038a:	4b10      	ldr	r3, [pc, #64]	; (4003cc <audio_init+0x6c>)
  40038c:	4798      	blx	r3
	pmc_enable_pck(PMC_PCK_2);
  40038e:	2002      	movs	r0, #2
  400390:	4b0f      	ldr	r3, [pc, #60]	; (4003d0 <audio_init+0x70>)
  400392:	4798      	blx	r3
		
	/* Start playing */
	ssc_enable_rx(SSC);
  400394:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400398:	4b0e      	ldr	r3, [pc, #56]	; (4003d4 <audio_init+0x74>)
  40039a:	4798      	blx	r3
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  40039c:	4c0e      	ldr	r4, [pc, #56]	; (4003d8 <audio_init+0x78>)
  40039e:	2201      	movs	r2, #1
	xdmac_channel_enable(XDMAC, XDMA_CH_SSC_RX);
	// might want to enable in the first xdma interrupt (if you care)
	ssc_enable_tx(SSC);
  4003a0:	4b0e      	ldr	r3, [pc, #56]	; (4003dc <audio_init+0x7c>)
  4003a2:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4003a6:	61e2      	str	r2, [r4, #28]
  4003a8:	4798      	blx	r3
  4003aa:	2302      	movs	r3, #2
  4003ac:	61e3      	str	r3, [r4, #28]
  4003ae:	bd10      	pop	{r4, pc}
  4003b0:	00401219 	.word	0x00401219
  4003b4:	00407888 	.word	0x00407888
  4003b8:	00404af5 	.word	0x00404af5
  4003bc:	004004a5 	.word	0x004004a5
  4003c0:	004003e1 	.word	0x004003e1
  4003c4:	00400255 	.word	0x00400255
  4003c8:	0040227d 	.word	0x0040227d
  4003cc:	004022b1 	.word	0x004022b1
  4003d0:	004022e5 	.word	0x004022e5
  4003d4:	004012a5 	.word	0x004012a5
  4003d8:	40078000 	.word	0x40078000
  4003dc:	004012b5 	.word	0x004012b5

004003e0 <configure_ssc>:
#include "WM8904_Driver.h"


/********************************** Public Functions Start **********************************/
void configure_ssc(void)
{
  4003e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	clock_opt_t tx_clk_option, rx_clk_option;
	data_frame_opt_t tx_data_frame_option, rx_data_frame_option;

	/* Initialize clock */
	pmc_enable_periph_clk(ID_SSC);
  4003e4:	4b28      	ldr	r3, [pc, #160]	; (400488 <configure_ssc+0xa8>)
{
  4003e6:	b09c      	sub	sp, #112	; 0x70
	pmc_enable_periph_clk(ID_SSC);
  4003e8:	2016      	movs	r0, #22
	/* Reset SSC */
	ssc_reset(SSC);

	/* Transmitter clock mode configuration. */
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  4003ea:	2400      	movs	r4, #0
	pmc_enable_periph_clk(ID_SSC);
  4003ec:	4798      	blx	r3
	ssc_reset(SSC);
  4003ee:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  4003f2:	4b26      	ldr	r3, [pc, #152]	; (40048c <configure_ssc+0xac>)
	tx_clk_option.ul_cki = 0;
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
	tx_clk_option.ul_sttdly = 1;
	tx_clk_option.ul_period = BITS_BY_SLOT - 1;
  4003f4:	250f      	movs	r5, #15
	ssc_reset(SSC);
  4003f6:	4798      	blx	r3
	tx_clk_option.ul_sttdly = 1;
  4003f8:	2601      	movs	r6, #1
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  4003fa:	f44f 68e0 	mov.w	r8, #1792	; 0x700
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  4003fe:	f04f 0e02 	mov.w	lr, #2
	/* Transmitter frame mode configuration. */
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  400402:	2780      	movs	r7, #128	; 0x80
	tx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;
	tx_data_frame_option.ul_fslen_ext = 0;
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  400404:	aa0e      	add	r2, sp, #56	; 0x38
  400406:	4669      	mov	r1, sp
  400408:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40040c:	4b20      	ldr	r3, [pc, #128]	; (400490 <configure_ssc+0xb0>)
	tx_clk_option.ul_cks = SSC_TCMR_CKS_TK;
  40040e:	f8cd e000 	str.w	lr, [sp]
	tx_clk_option.ul_cko = SSC_TCMR_CKO_NONE;
  400412:	9401      	str	r4, [sp, #4]
	tx_clk_option.ul_cki = 0;
  400414:	9402      	str	r4, [sp, #8]
	tx_clk_option.ul_ckg = SSC_TCMR_CKG_CONTINUOUS;
  400416:	9403      	str	r4, [sp, #12]
	tx_data_frame_option.ul_datnb = 0;
  400418:	9410      	str	r4, [sp, #64]	; 0x40
	tx_data_frame_option.ul_fslen_ext = 0;
  40041a:	9412      	str	r4, [sp, #72]	; 0x48
	tx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  40041c:	9413      	str	r4, [sp, #76]	; 0x4c
	tx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  40041e:	9414      	str	r4, [sp, #80]	; 0x50
	tx_clk_option.ul_start_sel = SSC_TCMR_START_TF_EDGE;
  400420:	f8cd 8018 	str.w	r8, [sp, #24]
	tx_clk_option.ul_sttdly = 1;
  400424:	9605      	str	r6, [sp, #20]
	tx_clk_option.ul_period = BITS_BY_SLOT - 1;
  400426:	9504      	str	r5, [sp, #16]
	tx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  400428:	950e      	str	r5, [sp, #56]	; 0x38
	tx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;
  40042a:	9511      	str	r5, [sp, #68]	; 0x44
	tx_data_frame_option.ul_msbf = SSC_TFMR_MSBF;
  40042c:	970f      	str	r7, [sp, #60]	; 0x3c
	ssc_set_transmitter(SSC, &tx_clk_option, &tx_data_frame_option);
  40042e:	4798      	blx	r3

	/* Receiver clock mode configuration. */
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400430:	f04f 0c20 	mov.w	ip, #32
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
	rx_clk_option.ul_sttdly = 1;	
	rx_clk_option.ul_period = BITS_BY_SLOT;	
  400434:	f04f 0e10 	mov.w	lr, #16
	rx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;	
	rx_data_frame_option.ul_fslen_ext = 0;
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
	/* Configure the SSC transmitter to I2S mode. */
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  400438:	aa15      	add	r2, sp, #84	; 0x54
  40043a:	a907      	add	r1, sp, #28
  40043c:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400440:	4b14      	ldr	r3, [pc, #80]	; (400494 <configure_ssc+0xb4>)
	rx_clk_option.ul_cki = SSC_RCMR_CKI;
  400442:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
	rx_clk_option.ul_period = BITS_BY_SLOT;	
  400446:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
	rx_clk_option.ul_start_sel = SSC_RCMR_START_RF_EDGE;
  40044a:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
	rx_clk_option.ul_cks = SSC_RCMR_CKS_TK;
  40044e:	9607      	str	r6, [sp, #28]
	rx_clk_option.ul_cko = SSC_RCMR_CKO_NONE;
  400450:	9408      	str	r4, [sp, #32]
	rx_clk_option.ul_ckg = SSC_RCMR_CKG_CONTINUOUS;
  400452:	940a      	str	r4, [sp, #40]	; 0x28
	rx_clk_option.ul_sttdly = 1;	
  400454:	960c      	str	r6, [sp, #48]	; 0x30
	rx_data_frame_option.ul_datlen = BITS_BY_SLOT - 1;
  400456:	9515      	str	r5, [sp, #84]	; 0x54
	rx_data_frame_option.ul_msbf = SSC_RFMR_MSBF;
  400458:	9716      	str	r7, [sp, #88]	; 0x58
	rx_data_frame_option.ul_datnb = 0;
  40045a:	9417      	str	r4, [sp, #92]	; 0x5c
	rx_data_frame_option.ul_fslen = BITS_BY_SLOT - 1;	
  40045c:	9518      	str	r5, [sp, #96]	; 0x60
	rx_data_frame_option.ul_fslen_ext = 0;
  40045e:	9419      	str	r4, [sp, #100]	; 0x64
	rx_data_frame_option.ul_fsos = SSC_TFMR_FSOS_NONE;
  400460:	941a      	str	r4, [sp, #104]	; 0x68
	rx_data_frame_option.ul_fsedge = SSC_TFMR_FSEDGE_POSITIVE;
  400462:	941b      	str	r4, [sp, #108]	; 0x6c
	ssc_set_receiver(SSC, &rx_clk_option, &rx_data_frame_option);
  400464:	4798      	blx	r3

	/* Disable transmitter first */
	ssc_disable_tx(SSC);
  400466:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40046a:	4b0b      	ldr	r3, [pc, #44]	; (400498 <configure_ssc+0xb8>)
  40046c:	4798      	blx	r3
	ssc_disable_rx(SSC);
  40046e:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  400472:	4b0a      	ldr	r3, [pc, #40]	; (40049c <configure_ssc+0xbc>)
  400474:	4798      	blx	r3

	/* Disable All Interrupt */
	ssc_disable_interrupt(SSC, 0xFFFFFFFF);
  400476:	f04f 31ff 	mov.w	r1, #4294967295
  40047a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
  40047e:	4b08      	ldr	r3, [pc, #32]	; (4004a0 <configure_ssc+0xc0>)
  400480:	4798      	blx	r3
}
  400482:	b01c      	add	sp, #112	; 0x70
  400484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400488:	00402235 	.word	0x00402235
  40048c:	00401291 	.word	0x00401291
  400490:	00401339 	.word	0x00401339
  400494:	004012c5 	.word	0x004012c5
  400498:	004012bd 	.word	0x004012bd
  40049c:	004012ad 	.word	0x004012ad
  4004a0:	004013ad 	.word	0x004013ad

004004a4 <configure_codec>:


void configure_codec(void)
{
  4004a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint16_t data = 0;
	/* check that WM8904 is present */
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4004a8:	f64f 71ff 	movw	r1, #65535	; 0xffff
  4004ac:	4c3d      	ldr	r4, [pc, #244]	; (4005a4 <configure_codec+0x100>)
  4004ae:	2000      	movs	r0, #0
	}

	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |	
	WM8904_VMID_RES_FAST | WM8904_VMID_ENA);
	delay_ms(5);
  4004b0:	4e3d      	ldr	r6, [pc, #244]	; (4005a8 <configure_codec+0x104>)
	wm8904_write_register(WM8904_SW_RESET_AND_ID, 0xFFFF);
  4004b2:	47a0      	blx	r4
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4004b4:	4b3d      	ldr	r3, [pc, #244]	; (4005ac <configure_codec+0x108>)
  4004b6:	2000      	movs	r0, #0
	delay_ms(5);
  4004b8:	4d3d      	ldr	r5, [pc, #244]	; (4005b0 <configure_codec+0x10c>)
	data = wm8904_read_register(WM8904_SW_RESET_AND_ID);
  4004ba:	4798      	blx	r3
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
  4004bc:	2108      	movs	r1, #8
  4004be:	2004      	movs	r0, #4
	WM8904_DCS_ENA_CHAN_3 | WM8904_DCS_ENA_CHAN_2 |
	WM8904_DCS_ENA_CHAN_1 | WM8904_DCS_ENA_CHAN_0);
	wm8904_write_register(WM8904_DC_SERVO_1,
	WM8904_DCS_TRIG_STARTUP_3 | WM8904_DCS_TRIG_STARTUP_2 |
	WM8904_DCS_TRIG_STARTUP_1 | WM8904_DCS_TRIG_STARTUP_0);
	delay_ms(100);
  4004c0:	4f3c      	ldr	r7, [pc, #240]	; (4005b4 <configure_codec+0x110>)
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS);	
  4004c2:	47a0      	blx	r4
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |	
  4004c4:	2147      	movs	r1, #71	; 0x47
  4004c6:	2005      	movs	r0, #5
  4004c8:	47a0      	blx	r4
	delay_ms(5);
  4004ca:	4630      	mov	r0, r6
  4004cc:	47a8      	blx	r5
	wm8904_write_register(WM8904_VMID_CONTROL_0, WM8904_VMID_BUF_ENA |
  4004ce:	2143      	movs	r1, #67	; 0x43
  4004d0:	2005      	movs	r0, #5
  4004d2:	47a0      	blx	r4
	wm8904_write_register(WM8904_BIAS_CONTROL_0, WM8904_ISEL_HP_BIAS | WM8904_BIAS_ENA);
  4004d4:	2109      	movs	r1, #9
  4004d6:	2004      	movs	r0, #4
  4004d8:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_0, WM8904_INL_ENA | WM8904_INR_ENA);
  4004da:	2103      	movs	r1, #3
  4004dc:	200c      	movs	r0, #12
  4004de:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_2, WM8904_HPL_PGA_ENA | WM8904_HPR_PGA_ENA);
  4004e0:	2103      	movs	r1, #3
  4004e2:	200e      	movs	r0, #14
  4004e4:	47a0      	blx	r4
	wm8904_write_register(WM8904_DAC_DIGITAL_1, WM8904_DEEMPH(0));
  4004e6:	2100      	movs	r1, #0
  4004e8:	2021      	movs	r0, #33	; 0x21
  4004ea:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT12_ZC, 0x0000);
  4004ec:	2100      	movs	r1, #0
  4004ee:	203d      	movs	r0, #61	; 0x3d
  4004f0:	47a0      	blx	r4
	wm8904_write_register(WM8904_CHARGE_PUMP_0, WM8904_CP_ENA);
  4004f2:	2101      	movs	r1, #1
  4004f4:	2062      	movs	r0, #98	; 0x62
  4004f6:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLASS_W_0, WM8904_CP_DYN_PWR);
  4004f8:	2101      	movs	r1, #1
  4004fa:	2068      	movs	r0, #104	; 0x68
  4004fc:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, 0x0000);
  4004fe:	2100      	movs	r1, #0
  400500:	2074      	movs	r0, #116	; 0x74
  400502:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_2, WM8904_FLL_OUTDIV(7)| WM8904_FLL_FRATIO(4));
  400504:	f240 7104 	movw	r1, #1796	; 0x704
  400508:	2075      	movs	r0, #117	; 0x75
  40050a:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_3, WM8904_FLL_K(0x8000));
  40050c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400510:	2076      	movs	r0, #118	; 0x76
  400512:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_4, WM8904_FLL_N(0xBB));
  400514:	f44f 51bb 	mov.w	r1, #5984	; 0x1760
  400518:	2077      	movs	r0, #119	; 0x77
  40051a:	47a0      	blx	r4
	wm8904_write_register(WM8904_FLL_CONTROL_1, WM8904_FLL_FRACN_ENA | WM8904_FLL_ENA);
  40051c:	2105      	movs	r1, #5
  40051e:	2074      	movs	r0, #116	; 0x74
  400520:	47a0      	blx	r4
	delay_ms(5);
  400522:	4630      	mov	r0, r6
  400524:	47a8      	blx	r5
	wm8904_write_register(WM8904_CLOCK_RATES_1, WM8904_CLK_SYS_RATE(3) | WM8904_SAMPLE_RATE(SAMPLE_RATE_48k));
  400526:	f640 4105 	movw	r1, #3077	; 0xc05
  40052a:	2015      	movs	r0, #21
  40052c:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_0, 0x0000);
  40052e:	2100      	movs	r1, #0
  400530:	2014      	movs	r0, #20
  400532:	47a0      	blx	r4
	wm8904_write_register(WM8904_CLOCK_RATES_2,
  400534:	f244 0106 	movw	r1, #16390	; 0x4006
  400538:	2016      	movs	r0, #22
  40053a:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_1, WM8904_BCLK_DIR | WM8904_AIF_FMT_I2S); 
  40053c:	2142      	movs	r1, #66	; 0x42
  40053e:	2019      	movs	r0, #25
  400540:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_2, WM8904_BCLK_DIV(8));
  400542:	2108      	movs	r1, #8
  400544:	201a      	movs	r0, #26
  400546:	47a0      	blx	r4
	wm8904_write_register(WM8904_AUDIO_INTERFACE_3, WM8904_LRCLK_DIR | WM8904_LRCLK_RATE(0x20));
  400548:	f44f 6102 	mov.w	r1, #2080	; 0x820
  40054c:	201b      	movs	r0, #27
  40054e:	47a0      	blx	r4
	wm8904_write_register(WM8904_POWER_MANAGEMENT_6,
  400550:	210f      	movs	r1, #15
  400552:	2012      	movs	r0, #18
  400554:	47a0      	blx	r4
	delay_ms(5);
  400556:	4630      	mov	r0, r6
  400558:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_LEFT_INPUT_0, WM8904_LIN_VOL(0x10));
  40055a:	2110      	movs	r1, #16
  40055c:	202c      	movs	r0, #44	; 0x2c
  40055e:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_RIGHT_INPUT_0, WM8904_RIN_VOL(0x10));
  400560:	2110      	movs	r1, #16
  400562:	202d      	movs	r0, #45	; 0x2d
  400564:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400566:	2111      	movs	r1, #17
  400568:	205a      	movs	r0, #90	; 0x5a
  40056a:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  40056c:	2133      	movs	r1, #51	; 0x33
  40056e:	205a      	movs	r0, #90	; 0x5a
  400570:	47a0      	blx	r4
	wm8904_write_register(WM8904_DC_SERVO_0,
  400572:	210f      	movs	r1, #15
  400574:	2043      	movs	r0, #67	; 0x43
  400576:	47a0      	blx	r4
	wm8904_write_register(WM8904_DC_SERVO_1,
  400578:	21f0      	movs	r1, #240	; 0xf0
  40057a:	2044      	movs	r0, #68	; 0x44
  40057c:	47a0      	blx	r4
	delay_ms(100);
  40057e:	4638      	mov	r0, r7
  400580:	47a8      	blx	r5
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400582:	2177      	movs	r1, #119	; 0x77
  400584:	205a      	movs	r0, #90	; 0x5a
  400586:	47a0      	blx	r4
	WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_HP_0,
  400588:	21ff      	movs	r1, #255	; 0xff
  40058a:	205a      	movs	r0, #90	; 0x5a
  40058c:	47a0      	blx	r4
	WM8904_HPL_RMV_SHORT | WM8904_HPL_ENA_OUTP | WM8904_HPL_ENA_DLY | WM8904_HPL_ENA |
	WM8904_HPR_RMV_SHORT | WM8904_HPR_ENA_OUTP | WM8904_HPR_ENA_DLY | WM8904_HPR_ENA);
	wm8904_write_register(WM8904_ANALOGUE_OUT1_LEFT, WM8904_HPOUT_VU | WM8904_HPOUTL_VOL(0x39));
  40058e:	21b9      	movs	r1, #185	; 0xb9
  400590:	2039      	movs	r0, #57	; 0x39
  400592:	47a0      	blx	r4
	wm8904_write_register(WM8904_ANALOGUE_OUT1_RIGHT, WM8904_HPOUT_VU | WM8904_HPOUTR_VOL(0x39));
  400594:	203a      	movs	r0, #58	; 0x3a
  400596:	21b9      	movs	r1, #185	; 0xb9
  400598:	47a0      	blx	r4
	delay_ms(100);
  40059a:	4638      	mov	r0, r7
  40059c:	462b      	mov	r3, r5
}
  40059e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	delay_ms(100);
  4005a2:	4718      	bx	r3
  4005a4:	004011a1 	.word	0x004011a1
  4005a8:	0003dbc2 	.word	0x0003dbc2
  4005ac:	004011dd 	.word	0x004011dd
  4005b0:	20400001 	.word	0x20400001
  4005b4:	004d2b25 	.word	0x004d2b25

004005b8 <computeWaveletPitch>:
{
	float pitchF = 0.0f;
	int32_t i, j;
	float si, si1;
	
	arm_copy_f32(samples, sam, WIN_SIZE); 
  4005b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4005bc:	499e      	ldr	r1, [pc, #632]	; (400838 <computeWaveletPitch+0x280>)
  4005be:	4b9f      	ldr	r3, [pc, #636]	; (40083c <computeWaveletPitch+0x284>)
	
	return pitchF;
}

float computeWaveletPitch(float * samples)
{
  4005c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int32_t curSamNb = WIN_SIZE;
  4005c4:	4692      	mov	sl, r2
	int32_t curLevel = 0;
  4005c6:	2400      	movs	r4, #0
		memset(distances, 0, WIN_SIZE*sizeof(int32_t));
  4005c8:	f8df b290 	ldr.w	fp, [pc, #656]	; 40085c <computeWaveletPitch+0x2a4>
{
  4005cc:	ed2d 8b04 	vpush	{d8-d9}
  4005d0:	b087      	sub	sp, #28
	float curModeDistance = -1.0f;
  4005d2:	eeff 9a00 	vmov.f32	s19, #240	; 0xbf800000 -1.0
	arm_copy_f32(samples, sam, WIN_SIZE); 
  4005d6:	4798      	blx	r3
		arm_max_f32(sam, WIN_SIZE, &maxValue, &temp_idx); 
  4005d8:	4651      	mov	r1, sl
  4005da:	ab02      	add	r3, sp, #8
  4005dc:	aa03      	add	r2, sp, #12
  4005de:	4896      	ldr	r0, [pc, #600]	; (400838 <computeWaveletPitch+0x280>)
	int32_t curLevel = 0;
  4005e0:	9400      	str	r4, [sp, #0]
		arm_max_f32(sam, WIN_SIZE, &maxValue, &temp_idx); 
  4005e2:	4c97      	ldr	r4, [pc, #604]	; (400840 <computeWaveletPitch+0x288>)
  4005e4:	47a0      	blx	r4
		arm_min_f32(sam, WIN_SIZE, &minValue, &temp_idx); 
  4005e6:	ab02      	add	r3, sp, #8
  4005e8:	aa04      	add	r2, sp, #16
  4005ea:	4651      	mov	r1, sl
  4005ec:	4892      	ldr	r0, [pc, #584]	; (400838 <computeWaveletPitch+0x280>)
  4005ee:	4c95      	ldr	r4, [pc, #596]	; (400844 <computeWaveletPitch+0x28c>)
  4005f0:	47a0      	blx	r4
		float theDC = 0.0;
  4005f2:	2300      	movs	r3, #0
  4005f4:	aa06      	add	r2, sp, #24
		arm_mean_f32(sam, WIN_SIZE, &theDC); 
  4005f6:	4651      	mov	r1, sl
  4005f8:	488f      	ldr	r0, [pc, #572]	; (400838 <computeWaveletPitch+0x280>)
		float theDC = 0.0;
  4005fa:	f842 3d04 	str.w	r3, [r2, #-4]!
		arm_mean_f32(sam, WIN_SIZE, &theDC); 
  4005fe:	4b92      	ldr	r3, [pc, #584]	; (400848 <computeWaveletPitch+0x290>)
  400600:	4798      	blx	r3
		maxValue = maxValue - theDC;
  400602:	eddd 6a05 	vldr	s13, [sp, #20]
		minValue = minValue - theDC;
  400606:	ed9d 7a04 	vldr	s14, [sp, #16]
		ampltitudeThreshold = amplitudeMax*maximaThresholdRatio;		
  40060a:	eeb6 6a08 	vmov.f32	s12, #104	; 0x3f400000  0.750
		maxValue = maxValue - theDC;
  40060e:	eddd 7a03 	vldr	s15, [sp, #12]
	int32_t res = 1, j;
  400612:	2301      	movs	r3, #1
		minValue = minValue - theDC;
  400614:	ee37 7a66 	vsub.f32	s14, s14, s13
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400618:	eddf 8a8c 	vldr	s17, [pc, #560]	; 40084c <computeWaveletPitch+0x294>
		maxValue = maxValue - theDC;
  40061c:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if (curSamNb < 2) return pitchF;
  400620:	ed9f 8a8b 	vldr	s16, [pc, #556]	; 400850 <computeWaveletPitch+0x298>
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  400624:	eeb1 9a47 	vneg.f32	s18, s14
		minValue = minValue - theDC;
  400628:	ed8d 7a04 	vstr	s14, [sp, #16]
		maxValue = maxValue - theDC;
  40062c:	edcd 7a03 	vstr	s15, [sp, #12]
		float amplitudeMax = (maxValue > -minValue ? maxValue : -minValue);
  400630:	fec9 7a27 	vmaxnm.f32	s15, s18, s15
		ampltitudeThreshold = amplitudeMax*maximaThresholdRatio;		
  400634:	ee27 9a86 	vmul.f32	s18, s15, s12
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400638:	ee07 3a90 	vmov	s15, r3
		if (curSamNb < 2) return pitchF;
  40063c:	f1ba 0f01 	cmp.w	sl, #1
		delta = SAMPLE_RATE/(_2power(curLevel)*maxF);
  400640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400644:	ee88 7aa7 	vdiv.f32	s14, s17, s15
  400648:	eefd 7ac7 	vcvt.s32.f32	s15, s14
  40064c:	ee17 4a90 	vmov	r4, s15
		if (curSamNb < 2) return pitchF;
  400650:	f340 8286 	ble.w	400b60 <computeWaveletPitch+0x5a8>
  400654:	f1ba 0f03 	cmp.w	sl, #3
  400658:	f340 826d 	ble.w	400b36 <computeWaveletPitch+0x57e>
  40065c:	f1aa 0e04 	sub.w	lr, sl, #4
  400660:	4b75      	ldr	r3, [pc, #468]	; (400838 <computeWaveletPitch+0x280>)
  400662:	2000      	movs	r0, #0
  400664:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 400860 <computeWaveletPitch+0x2a8>
  400668:	f02e 0e01 	bic.w	lr, lr, #1
  40066c:	4619      	mov	r1, r3
  40066e:	9301      	str	r3, [sp, #4]
  400670:	4602      	mov	r2, r0
  400672:	edd3 7a00 	vldr	s15, [r3]
  400676:	f10e 0e03 	add.w	lr, lr, #3
  40067a:	4606      	mov	r6, r0
  40067c:	4605      	mov	r5, r0
  40067e:	46c4      	mov	ip, r8
  400680:	eeb0 7a48 	vmov.f32	s14, s16
  400684:	2301      	movs	r3, #1
  400686:	e050      	b.n	40072a <computeWaveletPitch+0x172>
						if (i -1 > lastmaxIndex + delta) 
  400688:	2201      	movs	r2, #1
			si = sam[i]; // - theDC;
  40068a:	edd1 7a02 	vldr	s15, [r1, #8]
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  40068e:	eef5 7a40 	vcmp.f32	s15, #0.0
  400692:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400696:	dd06      	ble.n	4006a6 <computeWaveletPitch+0xee>
  400698:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  40069c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006a0:	d801      	bhi.n	4006a6 <computeWaveletPitch+0xee>
  4006a2:	2000      	movs	r0, #0
  4006a4:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  4006a6:	eef5 7a40 	vcmp.f32	s15, #0.0
  4006aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006ae:	d506      	bpl.n	4006be <computeWaveletPitch+0x106>
  4006b0:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  4006b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006b8:	db01      	blt.n	4006be <computeWaveletPitch+0x106>
  4006ba:	2001      	movs	r0, #1
  4006bc:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  4006be:	eeb4 6ac8 	vcmpe.f32	s12, s16
			dv = si - si1;
  4006c2:	ee37 7ae6 	vsub.f32	s14, s15, s13
			if (previousDV > -1000.0f) 
  4006c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006ca:	dd2a      	ble.n	400722 <computeWaveletPitch+0x16a>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  4006cc:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
  4006d0:	f000 0701 	and.w	r7, r0, #1
  4006d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006d8:	bf58      	it	pl
  4006da:	2700      	movpl	r7, #0
  4006dc:	b1af      	cbz	r7, 40070a <computeWaveletPitch+0x152>
  4006de:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  4006e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006e6:	db10      	blt.n	40070a <computeWaveletPitch+0x152>
					if (Abs(si1) >= ampltitudeThreshold) 
  4006e8:	eef0 5ae6 	vabs.f32	s11, s13
  4006ec:	eeb4 9ae5 	vcmpe.f32	s18, s11
  4006f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4006f4:	d809      	bhi.n	40070a <computeWaveletPitch+0x152>
						if (i - 1 > lastMinIndex + delta)
  4006f6:	eb04 070c 	add.w	r7, r4, ip
  4006fa:	429f      	cmp	r7, r3
  4006fc:	da05      	bge.n	40070a <computeWaveletPitch+0x152>
							mins[nbMins++] = i - 1;
  4006fe:	4855      	ldr	r0, [pc, #340]	; (400854 <computeWaveletPitch+0x29c>)
  400700:	469c      	mov	ip, r3
  400702:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
  400706:	3501      	adds	r5, #1
							findMin = 0;
  400708:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  40070a:	eeb5 6a40 	vcmp.f32	s12, #0.0
  40070e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400712:	dd06      	ble.n	400722 <computeWaveletPitch+0x16a>
  400714:	b12a      	cbz	r2, 400722 <computeWaveletPitch+0x16a>
  400716:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  40071a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40071e:	d96b      	bls.n	4007f8 <computeWaveletPitch+0x240>
						if (i -1 > lastmaxIndex + delta) 
  400720:	2201      	movs	r2, #1
  400722:	3302      	adds	r3, #2
  400724:	3108      	adds	r1, #8
  400726:	4573      	cmp	r3, lr
  400728:	d07b      	beq.n	400822 <computeWaveletPitch+0x26a>
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  40072a:	eef5 7a40 	vcmp.f32	s15, #0.0
			si = sam[i]; // - theDC;
  40072e:	edd1 6a01 	vldr	s13, [r1, #4]
  400732:	1e5f      	subs	r7, r3, #1
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  400734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400738:	d806      	bhi.n	400748 <computeWaveletPitch+0x190>
  40073a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  40073e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400742:	dd01      	ble.n	400748 <computeWaveletPitch+0x190>
  400744:	2000      	movs	r0, #0
  400746:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  400748:	eef5 7a40 	vcmp.f32	s15, #0.0
  40074c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400750:	db06      	blt.n	400760 <computeWaveletPitch+0x1a8>
  400752:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40075a:	d501      	bpl.n	400760 <computeWaveletPitch+0x1a8>
  40075c:	2001      	movs	r0, #1
  40075e:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  400760:	eeb4 7ac8 	vcmpe.f32	s14, s16
			dv = si - si1;
  400764:	ee36 6ae7 	vsub.f32	s12, s13, s15
			if (previousDV > -1000.0f) 
  400768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40076c:	dd8d      	ble.n	40068a <computeWaveletPitch+0xd2>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  40076e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  400772:	f000 0901 	and.w	r9, r0, #1
  400776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40077a:	bf58      	it	pl
  40077c:	f04f 0900 	movpl.w	r9, #0
  400780:	f1b9 0f00 	cmp.w	r9, #0
  400784:	d015      	beq.n	4007b2 <computeWaveletPitch+0x1fa>
  400786:	eeb5 6a40 	vcmp.f32	s12, #0.0
  40078a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40078e:	db10      	blt.n	4007b2 <computeWaveletPitch+0x1fa>
					if (Abs(si1) >= ampltitudeThreshold) 
  400790:	eef0 5ae7 	vabs.f32	s11, s15
  400794:	eeb4 9ae5 	vcmpe.f32	s18, s11
  400798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40079c:	d809      	bhi.n	4007b2 <computeWaveletPitch+0x1fa>
						if (i - 1 > lastMinIndex + delta)
  40079e:	eb04 090c 	add.w	r9, r4, ip
  4007a2:	45b9      	cmp	r9, r7
  4007a4:	da05      	bge.n	4007b2 <computeWaveletPitch+0x1fa>
							mins[nbMins++] = i - 1;
  4007a6:	482b      	ldr	r0, [pc, #172]	; (400854 <computeWaveletPitch+0x29c>)
  4007a8:	46bc      	mov	ip, r7
  4007aa:	f840 7025 	str.w	r7, [r0, r5, lsl #2]
  4007ae:	3501      	adds	r5, #1
							findMin = 0;
  4007b0:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  4007b2:	eeb5 7a40 	vcmp.f32	s14, #0.0
  4007b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007ba:	f77f af66 	ble.w	40068a <computeWaveletPitch+0xd2>
  4007be:	2a00      	cmp	r2, #0
  4007c0:	f43f af63 	beq.w	40068a <computeWaveletPitch+0xd2>
  4007c4:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
  4007c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007cc:	f63f af5c 	bhi.w	400688 <computeWaveletPitch+0xd0>
					if (Abs(si1) >= ampltitudeThreshold) 
  4007d0:	eef0 7ae7 	vabs.f32	s15, s15
  4007d4:	eeb4 9ae7 	vcmpe.f32	s18, s15
  4007d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4007dc:	f63f af54 	bhi.w	400688 <computeWaveletPitch+0xd0>
						if (i -1 > lastmaxIndex + delta) 
  4007e0:	eb04 0208 	add.w	r2, r4, r8
  4007e4:	42ba      	cmp	r2, r7
  4007e6:	f6bf af4f 	bge.w	400688 <computeWaveletPitch+0xd0>
							maxs[nbMaxs++] = i - 1;
  4007ea:	4a1b      	ldr	r2, [pc, #108]	; (400858 <computeWaveletPitch+0x2a0>)
  4007ec:	46b8      	mov	r8, r7
  4007ee:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
  4007f2:	3601      	adds	r6, #1
							findMax = 0;
  4007f4:	2200      	movs	r2, #0
  4007f6:	e748      	b.n	40068a <computeWaveletPitch+0xd2>
					if (Abs(si1) >= ampltitudeThreshold) 
  4007f8:	eef0 6ae6 	vabs.f32	s13, s13
  4007fc:	eeb4 9ae6 	vcmpe.f32	s18, s13
  400800:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400804:	d88c      	bhi.n	400720 <computeWaveletPitch+0x168>
						if (i -1 > lastmaxIndex + delta) 
  400806:	eb04 0208 	add.w	r2, r4, r8
  40080a:	429a      	cmp	r2, r3
  40080c:	da88      	bge.n	400720 <computeWaveletPitch+0x168>
							maxs[nbMaxs++] = i - 1;
  40080e:	4a12      	ldr	r2, [pc, #72]	; (400858 <computeWaveletPitch+0x2a0>)
  400810:	4698      	mov	r8, r3
  400812:	3108      	adds	r1, #8
  400814:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  400818:	3302      	adds	r3, #2
  40081a:	3601      	adds	r6, #1
							findMax = 0;
  40081c:	2200      	movs	r2, #0
  40081e:	4573      	cmp	r3, lr
  400820:	d183      	bne.n	40072a <computeWaveletPitch+0x172>
  400822:	9f01      	ldr	r7, [sp, #4]
  400824:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
							mins[nbMins++] = i - 1;
  400828:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400854 <computeWaveletPitch+0x29c>
  40082c:	46a6      	mov	lr, r4
  40082e:	4419      	add	r1, r3
  400830:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  400834:	e01c      	b.n	400870 <computeWaveletPitch+0x2b8>
  400836:	bf00      	nop
  400838:	20407400 	.word	0x20407400
  40083c:	0040385d 	.word	0x0040385d
  400840:	00403a5d 	.word	0x00403a5d
  400844:	0040391d 	.word	0x0040391d
  400848:	004039f9 	.word	0x004039f9
  40084c:	417bbbbc 	.word	0x417bbbbc
  400850:	c47a0000 	.word	0xc47a0000
  400854:	20406400 	.word	0x20406400
  400858:	20405400 	.word	0x20405400
  40085c:	20404400 	.word	0x20404400
  400860:	fff0bdc0 	.word	0xfff0bdc0
						if (i -1 > lastmaxIndex + delta) 
  400864:	2201      	movs	r2, #1
		for (i = 1; i < curSamNb; i++) 
  400866:	3301      	adds	r3, #1
			dv = si - si1;
  400868:	eeb0 7a67 	vmov.f32	s14, s15
		for (i = 1; i < curSamNb; i++) 
  40086c:	459a      	cmp	sl, r3
  40086e:	dd65      	ble.n	40093c <computeWaveletPitch+0x384>
			si = sam[i]; // - theDC;
  400870:	edd1 7a01 	vldr	s15, [r1, #4]
  400874:	1e5f      	subs	r7, r3, #1
			si1 = sam[i-1]; // - theDC;
  400876:	ecf1 6a01 	vldmia	r1!, {s13}
			if (si1 <= 0 && si > 0) {findMax = 1; findMin = 0; }
  40087a:	eef5 7a40 	vcmp.f32	s15, #0.0
  40087e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400882:	dd06      	ble.n	400892 <computeWaveletPitch+0x2da>
  400884:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40088c:	d801      	bhi.n	400892 <computeWaveletPitch+0x2da>
  40088e:	2000      	movs	r0, #0
  400890:	2201      	movs	r2, #1
			if (si1 >= 0 && si < 0) {findMin = 1; findMax = 0; }
  400892:	eef5 7a40 	vcmp.f32	s15, #0.0
  400896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40089a:	d506      	bpl.n	4008aa <computeWaveletPitch+0x2f2>
  40089c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  4008a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008a4:	db01      	blt.n	4008aa <computeWaveletPitch+0x2f2>
  4008a6:	2001      	movs	r0, #1
  4008a8:	2200      	movs	r2, #0
			if (previousDV > -1000.0f) 
  4008aa:	eeb4 7ac8 	vcmpe.f32	s14, s16
			dv = si - si1;
  4008ae:	ee77 7ae6 	vsub.f32	s15, s15, s13
			if (previousDV > -1000.0f) 
  4008b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008b6:	ddd6      	ble.n	400866 <computeWaveletPitch+0x2ae>
				if (findMin && previousDV < 0.0f && dv >= 0.0f) 
  4008b8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  4008bc:	f000 0401 	and.w	r4, r0, #1
  4008c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008c4:	bf58      	it	pl
  4008c6:	2400      	movpl	r4, #0
  4008c8:	b1a4      	cbz	r4, 4008f4 <computeWaveletPitch+0x33c>
  4008ca:	eef5 7a40 	vcmp.f32	s15, #0.0
  4008ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008d2:	db0f      	blt.n	4008f4 <computeWaveletPitch+0x33c>
					if (Abs(si1) >= ampltitudeThreshold) 
  4008d4:	eeb0 6ae6 	vabs.f32	s12, s13
  4008d8:	eeb4 9ac6 	vcmpe.f32	s18, s12
  4008dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008e0:	d808      	bhi.n	4008f4 <computeWaveletPitch+0x33c>
						if (i - 1 > lastMinIndex + delta)
  4008e2:	eb0e 040c 	add.w	r4, lr, ip
  4008e6:	42bc      	cmp	r4, r7
  4008e8:	da04      	bge.n	4008f4 <computeWaveletPitch+0x33c>
							mins[nbMins++] = i - 1;
  4008ea:	f849 7025 	str.w	r7, [r9, r5, lsl #2]
  4008ee:	46bc      	mov	ip, r7
  4008f0:	3501      	adds	r5, #1
							findMin = 0;
  4008f2:	2000      	movs	r0, #0
				if (findMax && previousDV > 0.0f && dv <= 0.0f) 
  4008f4:	eeb5 7a40 	vcmp.f32	s14, #0.0
  4008f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008fc:	ddb3      	ble.n	400866 <computeWaveletPitch+0x2ae>
  4008fe:	2a00      	cmp	r2, #0
  400900:	d0b1      	beq.n	400866 <computeWaveletPitch+0x2ae>
  400902:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  400906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40090a:	d8ab      	bhi.n	400864 <computeWaveletPitch+0x2ac>
					if (Abs(si1) >= ampltitudeThreshold) 
  40090c:	eef0 6ae6 	vabs.f32	s13, s13
  400910:	eeb4 9ae6 	vcmpe.f32	s18, s13
  400914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400918:	d8a4      	bhi.n	400864 <computeWaveletPitch+0x2ac>
						if (i -1 > lastmaxIndex + delta) 
  40091a:	eb0e 0208 	add.w	r2, lr, r8
  40091e:	42ba      	cmp	r2, r7
  400920:	daa0      	bge.n	400864 <computeWaveletPitch+0x2ac>
		for (i = 1; i < curSamNb; i++) 
  400922:	3301      	adds	r3, #1
							maxs[nbMaxs++] = i - 1;
  400924:	4acf      	ldr	r2, [pc, #828]	; (400c64 <computeWaveletPitch+0x6ac>)
  400926:	46b8      	mov	r8, r7
			dv = si - si1;
  400928:	eeb0 7a67 	vmov.f32	s14, s15
		for (i = 1; i < curSamNb; i++) 
  40092c:	459a      	cmp	sl, r3
							maxs[nbMaxs++] = i - 1;
  40092e:	f842 7026 	str.w	r7, [r2, r6, lsl #2]
  400932:	f106 0601 	add.w	r6, r6, #1
							findMax = 0;
  400936:	f04f 0200 	mov.w	r2, #0
		for (i = 1; i < curSamNb; i++) 
  40093a:	dc99      	bgt.n	400870 <computeWaveletPitch+0x2b8>
  40093c:	4674      	mov	r4, lr
		if (nbMins == 0 && nbMaxs == 0) 
  40093e:	b915      	cbnz	r5, 400946 <computeWaveletPitch+0x38e>
  400940:	2e00      	cmp	r6, #0
  400942:	f000 810d 	beq.w	400b60 <computeWaveletPitch+0x5a8>
		memset(distances, 0, WIN_SIZE*sizeof(int32_t));
  400946:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  40094a:	2100      	movs	r1, #0
  40094c:	4658      	mov	r0, fp
  40094e:	4bc6      	ldr	r3, [pc, #792]	; (400c68 <computeWaveletPitch+0x6b0>)
  400950:	4798      	blx	r3
		for (i = 0 ; i < nbMins ; i++) 
  400952:	b34d      	cbz	r5, 4009a8 <computeWaveletPitch+0x3f0>
  400954:	f8df e32c 	ldr.w	lr, [pc, #812]	; 400c84 <computeWaveletPitch+0x6cc>
  400958:	2202      	movs	r2, #2
  40095a:	2700      	movs	r7, #0
  40095c:	4671      	mov	r1, lr
  40095e:	e012      	b.n	400986 <computeWaveletPitch+0x3ce>
					d = Abs(mins[i] - mins[i+j]);
  400960:	f8d1 c000 	ldr.w	ip, [r1]
  400964:	684b      	ldr	r3, [r1, #4]
  400966:	ebac 0303 	sub.w	r3, ip, r3
  40096a:	2b00      	cmp	r3, #0
  40096c:	bfb8      	it	lt
  40096e:	425b      	neglt	r3, r3
				if (i+j < nbMins) 
  400970:	42aa      	cmp	r2, r5
					distances[d]++; 
  400972:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  400976:	f100 0001 	add.w	r0, r0, #1
  40097a:	f84b 0023 	str.w	r0, [fp, r3, lsl #2]
				if (i+j < nbMins) 
  40097e:	f2c0 80cc 	blt.w	400b1a <computeWaveletPitch+0x562>
  400982:	3104      	adds	r1, #4
  400984:	3201      	adds	r2, #1
  400986:	3701      	adds	r7, #1
  400988:	42af      	cmp	r7, r5
  40098a:	dbe9      	blt.n	400960 <computeWaveletPitch+0x3a8>
  40098c:	42aa      	cmp	r2, r5
  40098e:	da0b      	bge.n	4009a8 <computeWaveletPitch+0x3f0>
					d = Abs(mins[i] - mins[i+j]);
  400990:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
  400994:	680b      	ldr	r3, [r1, #0]
  400996:	1a9b      	subs	r3, r3, r2
  400998:	2b00      	cmp	r3, #0
  40099a:	bfb8      	it	lt
  40099c:	425b      	neglt	r3, r3
					distances[d]++; 
  40099e:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
  4009a2:	3201      	adds	r2, #1
  4009a4:	f84b 2023 	str.w	r2, [fp, r3, lsl #2]
		for (i = 0 ; i < nbMaxs ; i++) 
  4009a8:	b346      	cbz	r6, 4009fc <computeWaveletPitch+0x444>
  4009aa:	4dae      	ldr	r5, [pc, #696]	; (400c64 <computeWaveletPitch+0x6ac>)
  4009ac:	2202      	movs	r2, #2
  4009ae:	2700      	movs	r7, #0
  4009b0:	4629      	mov	r1, r5
  4009b2:	e012      	b.n	4009da <computeWaveletPitch+0x422>
					d = Abs(maxs[i] - maxs[i+j]);
  4009b4:	f8d1 e000 	ldr.w	lr, [r1]
  4009b8:	684b      	ldr	r3, [r1, #4]
  4009ba:	ebae 0303 	sub.w	r3, lr, r3
  4009be:	2b00      	cmp	r3, #0
  4009c0:	bfb8      	it	lt
  4009c2:	425b      	neglt	r3, r3
				if (i+j < nbMaxs) 
  4009c4:	42b2      	cmp	r2, r6
					distances[d]++; 
  4009c6:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  4009ca:	f100 0001 	add.w	r0, r0, #1
  4009ce:	f84b 0023 	str.w	r0, [fp, r3, lsl #2]
				if (i+j < nbMaxs) 
  4009d2:	f2c0 818f 	blt.w	400cf4 <computeWaveletPitch+0x73c>
  4009d6:	3104      	adds	r1, #4
  4009d8:	3201      	adds	r2, #1
  4009da:	3701      	adds	r7, #1
  4009dc:	42b7      	cmp	r7, r6
  4009de:	dbe9      	blt.n	4009b4 <computeWaveletPitch+0x3fc>
  4009e0:	42b2      	cmp	r2, r6
  4009e2:	da0b      	bge.n	4009fc <computeWaveletPitch+0x444>
					d = Abs(maxs[i] - maxs[i+j]);
  4009e4:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4009e8:	680b      	ldr	r3, [r1, #0]
  4009ea:	1a9b      	subs	r3, r3, r2
  4009ec:	2b00      	cmp	r3, #0
  4009ee:	bfb8      	it	lt
  4009f0:	425b      	neglt	r3, r3
					distances[d]++; 
  4009f2:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
  4009f6:	3201      	adds	r2, #1
  4009f8:	f84b 2023 	str.w	r2, [fp, r3, lsl #2]
		for (i = 0 ; i < nbMaxs ; i++) 
  4009fc:	f04f 36ff 	mov.w	r6, #4294967295
  400a00:	f1c4 0e00 	rsb	lr, r4, #0
  400a04:	2500      	movs	r5, #0
  400a06:	f104 0c01 	add.w	ip, r4, #1
  400a0a:	4637      	mov	r7, r6
			for (j = -delta ; j <= delta ; j++) 
  400a0c:	4574      	cmp	r4, lr
  400a0e:	f2c0 8082 	blt.w	400b16 <computeWaveletPitch+0x55e>
  400a12:	1b2b      	subs	r3, r5, r4
  400a14:	eb0c 0205 	add.w	r2, ip, r5
  400a18:	2100      	movs	r1, #0
				if (i+j >=0 && i+j < curSamNb)
  400a1a:	4553      	cmp	r3, sl
  400a1c:	da04      	bge.n	400a28 <computeWaveletPitch+0x470>
  400a1e:	2b00      	cmp	r3, #0
  400a20:	db02      	blt.n	400a28 <computeWaveletPitch+0x470>
					summed += distances[i+j];
  400a22:	f85b 0023 	ldr.w	r0, [fp, r3, lsl #2]
  400a26:	4401      	add	r1, r0
  400a28:	3301      	adds	r3, #1
			for (j = -delta ; j <= delta ; j++) 
  400a2a:	4293      	cmp	r3, r2
  400a2c:	d1f5      	bne.n	400a1a <computeWaveletPitch+0x462>
			if (summed == bestValue) 
  400a2e:	42b9      	cmp	r1, r7
  400a30:	d06c      	beq.n	400b0c <computeWaveletPitch+0x554>
			else if (summed > bestValue) 
  400a32:	dd01      	ble.n	400a38 <computeWaveletPitch+0x480>
  400a34:	460f      	mov	r7, r1
  400a36:	462e      	mov	r6, r5
		for (i = 0; i< curSamNb; i++) 
  400a38:	3501      	adds	r5, #1
  400a3a:	4555      	cmp	r5, sl
  400a3c:	d1e6      	bne.n	400a0c <computeWaveletPitch+0x454>
		for (j = -delta ; j <= delta ; j++) 
  400a3e:	4574      	cmp	r4, lr
  400a40:	f2c0 8087 	blt.w	400b52 <computeWaveletPitch+0x59a>
  400a44:	ed9f 7a89 	vldr	s14, [pc, #548]	; 400c6c <computeWaveletPitch+0x6b4>
  400a48:	1c62      	adds	r2, r4, #1
  400a4a:	1b33      	subs	r3, r6, r4
  400a4c:	eef0 6a47 	vmov.f32	s13, s14
  400a50:	4416      	add	r6, r2
			if (bestDistance+j >=0 && bestDistance+j < WIN_SIZE) 
  400a52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
  400a56:	d211      	bcs.n	400a7c <computeWaveletPitch+0x4c4>
				int32_t nbDist = distances[bestDistance+j];
  400a58:	f85b 2023 	ldr.w	r2, [fp, r3, lsl #2]
					distAvg += (bestDistance+j)*nbDist;
  400a5c:	fb02 f103 	mul.w	r1, r2, r3
					nbDists += nbDist;
  400a60:	ee06 2a10 	vmov	s12, r2
				if (nbDist > 0) {
  400a64:	2a00      	cmp	r2, #0
					distAvg += (bestDistance+j)*nbDist;
  400a66:	ee07 1a90 	vmov	s15, r1
					nbDists += nbDist;
  400a6a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
					distAvg += (bestDistance+j)*nbDist;
  400a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				if (nbDist > 0) {
  400a72:	dd03      	ble.n	400a7c <computeWaveletPitch+0x4c4>
					nbDists += nbDist;
  400a74:	ee76 6a86 	vadd.f32	s13, s13, s12
					distAvg += (bestDistance+j)*nbDist;
  400a78:	ee37 7a27 	vadd.f32	s14, s14, s15
  400a7c:	3301      	adds	r3, #1
		for (j = -delta ; j <= delta ; j++) 
  400a7e:	42b3      	cmp	r3, r6
  400a80:	d1e7      	bne.n	400a52 <computeWaveletPitch+0x49a>
  400a82:	ee87 6a26 	vdiv.f32	s12, s14, s13
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400a86:	9b00      	ldr	r3, [sp, #0]
		if (curModeDistance > -1.0f) 
  400a88:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  400a8c:	eef4 9ae7 	vcmpe.f32	s19, s15
  400a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400a94:	dd12      	ble.n	400abc <computeWaveletPitch+0x504>
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a96:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
			if (similarity <= 2*delta) 
  400a9a:	0064      	lsls	r4, r4, #1
			float similarity = Abs(distAvg*2 - curModeDistance);
  400a9c:	eef0 6a69 	vmov.f32	s13, s19
			if (similarity <= 2*delta) 
  400aa0:	ee07 4a90 	vmov	s15, r4
			float similarity = Abs(distAvg*2 - curModeDistance);
  400aa4:	eed6 6a07 	vfnms.f32	s13, s12, s14
			if (similarity <= 2*delta) 
  400aa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			float similarity = Abs(distAvg*2 - curModeDistance);
  400aac:	eeb0 7ae6 	vabs.f32	s14, s13
			if (similarity <= 2*delta) 
  400ab0:	eeb4 7ae7 	vcmpe.f32	s14, s15
  400ab4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ab8:	f240 8087 	bls.w	400bca <computeWaveletPitch+0x612>
		curLevel = curLevel + 1;
  400abc:	3301      	adds	r3, #1
		if (curLevel >= maxFLWTlevels) 
  400abe:	2b06      	cmp	r3, #6
		curLevel = curLevel + 1;
  400ac0:	9300      	str	r3, [sp, #0]
		if (curLevel >= maxFLWTlevels) 
  400ac2:	d04d      	beq.n	400b60 <computeWaveletPitch+0x5a8>
  400ac4:	9b01      	ldr	r3, [sp, #4]
		for (i = 0; i < curSamNb/2; i++)
  400ac6:	ea4f 0a6a 	mov.w	sl, sl, asr #1
  400aca:	4a69      	ldr	r2, [pc, #420]	; (400c70 <computeWaveletPitch+0x6b8>)
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400acc:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
  400ad0:	eb03 01ca 	add.w	r1, r3, sl, lsl #3
		for (i = 0; i < curSamNb/2; i++)
  400ad4:	4613      	mov	r3, r2
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400ad6:	ed93 7a00 	vldr	s14, [r3]
  400ada:	3308      	adds	r3, #8
  400adc:	ed53 7a01 	vldr	s15, [r3, #-4]
		for (i = 0; i < curSamNb/2; i++)
  400ae0:	428b      	cmp	r3, r1
			sam[i] = (sam[2*i] + sam[2*i + 1]) * 0.5f;
  400ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
  400ae6:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400aea:	ece2 7a01 	vstmia	r2!, {s15}
		for (i = 0; i < curSamNb/2; i++)
  400aee:	d1f2      	bne.n	400ad6 <computeWaveletPitch+0x51e>
	for (j = 0; j < i; j++) res <<= 1;
  400af0:	9b00      	ldr	r3, [sp, #0]
  400af2:	2b01      	cmp	r3, #1
  400af4:	d057      	beq.n	400ba6 <computeWaveletPitch+0x5ee>
  400af6:	2b02      	cmp	r3, #2
  400af8:	d030      	beq.n	400b5c <computeWaveletPitch+0x5a4>
  400afa:	2b03      	cmp	r3, #3
  400afc:	d02c      	beq.n	400b58 <computeWaveletPitch+0x5a0>
  400afe:	2b05      	cmp	r3, #5
  400b00:	bf0c      	ite	eq
  400b02:	2320      	moveq	r3, #32
  400b04:	2310      	movne	r3, #16
		curModeDistance = distAvg;
  400b06:	eef0 9a46 	vmov.f32	s19, s12
  400b0a:	e595      	b.n	400638 <computeWaveletPitch+0x80>
				if (i == 2*bestDistance)
  400b0c:	ebb5 0f46 	cmp.w	r5, r6, lsl #1
  400b10:	bf08      	it	eq
  400b12:	462e      	moveq	r6, r5
  400b14:	e790      	b.n	400a38 <computeWaveletPitch+0x480>
			int32_t summed = 0;
  400b16:	2100      	movs	r1, #0
  400b18:	e789      	b.n	400a2e <computeWaveletPitch+0x476>
					d = Abs(mins[i] - mins[i+j]);
  400b1a:	f85e 3022 	ldr.w	r3, [lr, r2, lsl #2]
  400b1e:	ebac 0303 	sub.w	r3, ip, r3
  400b22:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
  400b26:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
					distances[d]++; 
  400b2a:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
  400b2e:	3301      	adds	r3, #1
  400b30:	f84b 3020 	str.w	r3, [fp, r0, lsl #2]
  400b34:	e725      	b.n	400982 <computeWaveletPitch+0x3ca>
		if (curSamNb < 2) return pitchF;
  400b36:	2000      	movs	r0, #0
  400b38:	494d      	ldr	r1, [pc, #308]	; (400c70 <computeWaveletPitch+0x6b8>)
  400b3a:	f8df 814c 	ldr.w	r8, [pc, #332]	; 400c88 <computeWaveletPitch+0x6d0>
  400b3e:	eeb0 7a48 	vmov.f32	s14, s16
  400b42:	2301      	movs	r3, #1
  400b44:	4602      	mov	r2, r0
  400b46:	4606      	mov	r6, r0
  400b48:	4605      	mov	r5, r0
  400b4a:	46c4      	mov	ip, r8
  400b4c:	9101      	str	r1, [sp, #4]
  400b4e:	460f      	mov	r7, r1
  400b50:	e668      	b.n	400824 <computeWaveletPitch+0x26c>
		for (j = -delta ; j <= delta ; j++) 
  400b52:	ed9f 6a48 	vldr	s12, [pc, #288]	; 400c74 <computeWaveletPitch+0x6bc>
  400b56:	e796      	b.n	400a86 <computeWaveletPitch+0x4ce>
	for (j = 0; j < i; j++) res <<= 1;
  400b58:	2308      	movs	r3, #8
  400b5a:	e7d4      	b.n	400b06 <computeWaveletPitch+0x54e>
  400b5c:	2304      	movs	r3, #4
  400b5e:	e7d2      	b.n	400b06 <computeWaveletPitch+0x54e>
		if (pitchtracker._prevPitch > -1.0f) 
  400b60:	4a45      	ldr	r2, [pc, #276]	; (400c78 <computeWaveletPitch+0x6c0>)
  400b62:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  400b66:	edd2 7a00 	vldr	s15, [r2]
  400b6a:	eef4 7ac7 	vcmpe.f32	s15, s14
  400b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b72:	dd1a      	ble.n	400baa <computeWaveletPitch+0x5f2>
			if (pitchtracker._pitchConfidence >= 1) 
  400b74:	6853      	ldr	r3, [r2, #4]
  400b76:	2b00      	cmp	r3, #0
  400b78:	dd20      	ble.n	400bbc <computeWaveletPitch+0x604>
				pitchtracker._pitchConfidence = Max(0, pitchtracker._pitchConfidence - 1);
  400b7a:	3b01      	subs	r3, #1
  400b7c:	6053      	str	r3, [r2, #4]
	if (pitchtracker._pitchConfidence >= 1) 
  400b7e:	2b00      	cmp	r3, #0
  400b80:	dd13      	ble.n	400baa <computeWaveletPitch+0x5f2>
	if (pitch < -1.0f) pitch = 0.0f;
  400b82:	eeff 6a00 	vmov.f32	s13, #240	; 0xbf800000 -1.0
  400b86:	ed9f 7a39 	vldr	s14, [pc, #228]	; 400c6c <computeWaveletPitch+0x6b4>
  400b8a:	eef4 7a66 	vcmp.f32	s15, s13
  400b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400b92:	bf48      	it	mi
  400b94:	eef0 7a47 	vmovmi.f32	s15, s14
	return _dywapitch_dynamicprocess(get_raw_pitch(samples)); 
  400b98:	ee17 0a90 	vmov	r0, s15
  400b9c:	b007      	add	sp, #28
  400b9e:	ecbd 8b04 	vpop	{d8-d9}
  400ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (j = 0; j < i; j++) res <<= 1;
  400ba6:	2302      	movs	r3, #2
  400ba8:	e7ad      	b.n	400b06 <computeWaveletPitch+0x54e>
	float estimatedPitch = -1.0f;
  400baa:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
  400bae:	ee17 0a90 	vmov	r0, s15
  400bb2:	b007      	add	sp, #28
  400bb4:	ecbd 8b04 	vpop	{d8-d9}
  400bb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				pitchtracker._pitchConfidence = 0;
  400bbc:	2300      	movs	r3, #0
				pitchtracker._prevPitch = -1.0f;
  400bbe:	ed82 7a00 	vstr	s14, [r2]
		pitch = -1.0f;
  400bc2:	eef0 7a47 	vmov.f32	s15, s14
				pitchtracker._pitchConfidence = 0;
  400bc6:	6053      	str	r3, [r2, #4]
  400bc8:	e7f1      	b.n	400bae <computeWaveletPitch+0x5f6>
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400bca:	3b01      	subs	r3, #1
	for (j = 0; j < i; j++) res <<= 1;
  400bcc:	2b00      	cmp	r3, #0
  400bce:	f340 808e 	ble.w	400cee <computeWaveletPitch+0x736>
  400bd2:	2b01      	cmp	r3, #1
  400bd4:	f000 809e 	beq.w	400d14 <computeWaveletPitch+0x75c>
  400bd8:	2b02      	cmp	r3, #2
  400bda:	f000 8099 	beq.w	400d10 <computeWaveletPitch+0x758>
  400bde:	2b04      	cmp	r3, #4
  400be0:	bf0c      	ite	eq
  400be2:	2310      	moveq	r3, #16
  400be4:	2308      	movne	r3, #8
  400be6:	ee07 3a90 	vmov	s15, r3
  400bea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400bee:	ee69 9aa7 	vmul.f32	s19, s19, s15
  400bf2:	eddf 6a22 	vldr	s13, [pc, #136]	; 400c7c <computeWaveletPitch+0x6c4>
	if (pitch < 1.0f) pitch = -1.0f;
  400bf6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
				pitchF = SAMPLE_RATE/(_2power(curLevel-1)*curModeDistance);
  400bfa:	eec6 7aa9 	vdiv.f32	s15, s13, s19
	if (pitch < 1.0f) pitch = -1.0f;
  400bfe:	eef4 7ac7 	vcmpe.f32	s15, s14
  400c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c06:	d4ab      	bmi.n	400b60 <computeWaveletPitch+0x5a8>
	if (pitch > -1.0) {
  400c08:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  400c0c:	eef4 7ac7 	vcmpe.f32	s15, s14
  400c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c14:	dda4      	ble.n	400b60 <computeWaveletPitch+0x5a8>
		if (pitchtracker._prevPitch < 0.0f) 
  400c16:	4a18      	ldr	r2, [pc, #96]	; (400c78 <computeWaveletPitch+0x6c0>)
  400c18:	edd2 6a00 	vldr	s13, [r2]
  400c1c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
  400c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c24:	d43a      	bmi.n	400c9c <computeWaveletPitch+0x6e4>
		else if (abs(pitchtracker._prevPitch - pitch)/pitch < acceptedError) 
  400c26:	ee36 7ae7 	vsub.f32	s14, s13, s15
  400c2a:	ed9f 6a15 	vldr	s12, [pc, #84]	; 400c80 <computeWaveletPitch+0x6c8>
  400c2e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
  400c32:	ee17 3a10 	vmov	r3, s14
  400c36:	2b00      	cmp	r3, #0
  400c38:	bfb8      	it	lt
  400c3a:	425b      	neglt	r3, r3
  400c3c:	ee07 3a10 	vmov	s14, r3
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c40:	6853      	ldr	r3, [r2, #4]
		else if (abs(pitchtracker._prevPitch - pitch)/pitch < acceptedError) 
  400c42:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  400c46:	eec7 5a27 	vdiv.f32	s11, s14, s15
  400c4a:	eef4 5ac6 	vcmpe.f32	s11, s12
  400c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400c52:	d51b      	bpl.n	400c8c <computeWaveletPitch+0x6d4>
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c54:	2b04      	cmp	r3, #4
			pitchtracker._prevPitch = pitch;
  400c56:	edc2 7a00 	vstr	s15, [r2]
			pitchtracker._pitchConfidence = Min(maxConfidence, pitchtracker._pitchConfidence + 1); // maximum 3
  400c5a:	bfd4      	ite	le
  400c5c:	3301      	addle	r3, #1
  400c5e:	2305      	movgt	r3, #5
				pitchtracker._pitchConfidence = max(0, pitchtracker._pitchConfidence - 1);
  400c60:	6053      	str	r3, [r2, #4]
  400c62:	e78c      	b.n	400b7e <computeWaveletPitch+0x5c6>
  400c64:	20405400 	.word	0x20405400
  400c68:	004051c1 	.word	0x004051c1
  400c6c:	00000000 	.word	0x00000000
  400c70:	20407400 	.word	0x20407400
  400c74:	7fc00000 	.word	0x7fc00000
  400c78:	2040001c 	.word	0x2040001c
  400c7c:	47386000 	.word	0x47386000
  400c80:	3e4ccccd 	.word	0x3e4ccccd
  400c84:	20406400 	.word	0x20406400
  400c88:	fff0bdc0 	.word	0xfff0bdc0
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 2.0f*pitch)/(2.0f*pitch) < acceptedError) 
  400c8c:	2b02      	cmp	r3, #2
  400c8e:	dc0a      	bgt.n	400ca6 <computeWaveletPitch+0x6ee>
			if (pitchtracker._pitchConfidence >= 1) 
  400c90:	2b00      	cmp	r3, #0
  400c92:	dd03      	ble.n	400c9c <computeWaveletPitch+0x6e4>
				pitchtracker._pitchConfidence = max(0, pitchtracker._pitchConfidence - 1);
  400c94:	3b01      	subs	r3, #1
				estimatedPitch = pitchtracker._prevPitch;
  400c96:	eef0 7a66 	vmov.f32	s15, s13
  400c9a:	e7e1      	b.n	400c60 <computeWaveletPitch+0x6a8>
				pitchtracker._pitchConfidence = 1;
  400c9c:	2301      	movs	r3, #1
				pitchtracker._prevPitch = pitch;
  400c9e:	edc2 7a00 	vstr	s15, [r2]
				pitchtracker._pitchConfidence = 1;
  400ca2:	6053      	str	r3, [r2, #4]
  400ca4:	e76d      	b.n	400b82 <computeWaveletPitch+0x5ca>
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 2.0f*pitch)/(2.0f*pitch) < acceptedError) 
  400ca6:	ee37 7aa7 	vadd.f32	s14, s15, s15
  400caa:	ee76 5ac7 	vsub.f32	s11, s13, s14
  400cae:	eef0 5ae5 	vabs.f32	s11, s11
  400cb2:	ee85 5a87 	vdiv.f32	s10, s11, s14
  400cb6:	eeb4 5ac6 	vcmpe.f32	s10, s12
  400cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400cbe:	d504      	bpl.n	400cca <computeWaveletPitch+0x712>
			pitchtracker._prevPitch = estimatedPitch;
  400cc0:	ed82 7a00 	vstr	s14, [r2]
			estimatedPitch = 2.0f*pitch;
  400cc4:	eef0 7a47 	vmov.f32	s15, s14
  400cc8:	e75b      	b.n	400b82 <computeWaveletPitch+0x5ca>
		else if ((pitchtracker._pitchConfidence >= maxConfidence-2) && Abs(pitchtracker._prevPitch - 0.5f*pitch)/(0.5f*pitch) < acceptedError) 
  400cca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400cce:	ee67 7a87 	vmul.f32	s15, s15, s14
  400cd2:	ee36 7ae7 	vsub.f32	s14, s13, s15
  400cd6:	eeb0 7ac7 	vabs.f32	s14, s14
  400cda:	eec7 5a27 	vdiv.f32	s11, s14, s15
  400cde:	eef4 5ac6 	vcmpe.f32	s11, s12
  400ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ce6:	d5d5      	bpl.n	400c94 <computeWaveletPitch+0x6dc>
			pitchtracker._prevPitch = estimatedPitch;
  400ce8:	edc2 7a00 	vstr	s15, [r2]
  400cec:	e749      	b.n	400b82 <computeWaveletPitch+0x5ca>
	for (j = 0; j < i; j++) res <<= 1;
  400cee:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  400cf2:	e77c      	b.n	400bee <computeWaveletPitch+0x636>
					d = Abs(maxs[i] - maxs[i+j]);
  400cf4:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  400cf8:	ebae 0303 	sub.w	r3, lr, r3
  400cfc:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
  400d00:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
					distances[d]++; 
  400d04:	f85b 3020 	ldr.w	r3, [fp, r0, lsl #2]
  400d08:	3301      	adds	r3, #1
  400d0a:	f84b 3020 	str.w	r3, [fp, r0, lsl #2]
  400d0e:	e662      	b.n	4009d6 <computeWaveletPitch+0x41e>
	for (j = 0; j < i; j++) res <<= 1;
  400d10:	2304      	movs	r3, #4
  400d12:	e768      	b.n	400be6 <computeWaveletPitch+0x62e>
  400d14:	2302      	movs	r3, #2
  400d16:	e766      	b.n	400be6 <computeWaveletPitch+0x62e>

00400d18 <PSOLA_init>:
static float prev_pitch_shifts[MAX_NUM_SHIFTS]; 
static float window[10*WIN_SIZE]; // sufficiently large window array  
/************************ Static variables *********************/

void PSOLA_init(void)
{
  400d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	arm_fill_f32(0.0f, input_ring_buffer, RING_BUFFER_SIZE); 
  400d1a:	2600      	movs	r6, #0
  400d1c:	4c19      	ldr	r4, [pc, #100]	; (400d84 <PSOLA_init+0x6c>)
  400d1e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d22:	4919      	ldr	r1, [pc, #100]	; (400d88 <PSOLA_init+0x70>)
  400d24:	4630      	mov	r0, r6
	arm_fill_f32(0.0f, output_ring_buffer, RING_BUFFER_SIZE);
	arm_fill_f32(0.0f, window, 10*WIN_SIZE); 
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d26:	4d19      	ldr	r5, [pc, #100]	; (400d8c <PSOLA_init+0x74>)
	arm_fill_f32(0.0f, input_ring_buffer, RING_BUFFER_SIZE); 
  400d28:	47a0      	blx	r4
	arm_fill_f32(0.0f, output_ring_buffer, RING_BUFFER_SIZE);
  400d2a:	4630      	mov	r0, r6
  400d2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400d30:	4917      	ldr	r1, [pc, #92]	; (400d90 <PSOLA_init+0x78>)
  400d32:	47a0      	blx	r4
	arm_fill_f32(0.0f, window, 10*WIN_SIZE); 
  400d34:	4630      	mov	r0, r6
  400d36:	f44f 5220 	mov.w	r2, #10240	; 0x2800
  400d3a:	4916      	ldr	r1, [pc, #88]	; (400d94 <PSOLA_init+0x7c>)
  400d3c:	47a0      	blx	r4
  400d3e:	274c      	movs	r7, #76	; 0x4c
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d40:	4629      	mov	r1, r5
  400d42:	2213      	movs	r2, #19
  400d44:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
	prev_pitch_shifts[0] = 1.0f; 
  400d48:	f04f 567e 	mov.w	r6, #1065353216	; 0x3f800000
	arm_fill_f32(1.0f, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  400d4c:	47a0      	blx	r4
	prev_pitch_shifts[1] = -1.0f; 
  400d4e:	4b12      	ldr	r3, [pc, #72]	; (400d98 <PSOLA_init+0x80>)
  400d50:	463a      	mov	r2, r7
  400d52:	4c12      	ldr	r4, [pc, #72]	; (400d9c <PSOLA_init+0x84>)
  400d54:	2100      	movs	r1, #0
  400d56:	4812      	ldr	r0, [pc, #72]	; (400da0 <PSOLA_init+0x88>)
  400d58:	606b      	str	r3, [r5, #4]
	prev_pitch_shifts[0] = 1.0f; 
  400d5a:	602e      	str	r6, [r5, #0]
  400d5c:	47a0      	blx	r4
  400d5e:	463a      	mov	r2, r7
  400d60:	2100      	movs	r1, #0
  400d62:	4810      	ldr	r0, [pc, #64]	; (400da4 <PSOLA_init+0x8c>)
	{
		outPtrList[i] = 0; 
		saved_samplesLeftInPeriod[i] = 0; 
	}
		
	current_num_shifts = 1; // always doing root 
  400d64:	2701      	movs	r7, #1
  400d66:	47a0      	blx	r4
  400d68:	4e0f      	ldr	r6, [pc, #60]	; (400da8 <PSOLA_init+0x90>)
	
	readPos = RING_BUFFER_SIZE - WIN_SIZE; // + WEIRD_OFFSET; 
  400d6a:	4c10      	ldr	r4, [pc, #64]	; (400dac <PSOLA_init+0x94>)
  400d6c:	f44f 6540 	mov.w	r5, #3072	; 0xc00
	inPtr = 0; 
  400d70:	490f      	ldr	r1, [pc, #60]	; (400db0 <PSOLA_init+0x98>)
  400d72:	2000      	movs	r0, #0
	inputPeriodLength = SAMPLE_RATE / MINIMUM_PITCH; 
  400d74:	4b0f      	ldr	r3, [pc, #60]	; (400db4 <PSOLA_init+0x9c>)
  400d76:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
	current_num_shifts = 1; // always doing root 
  400d7a:	6037      	str	r7, [r6, #0]
	readPos = RING_BUFFER_SIZE - WIN_SIZE; // + WEIRD_OFFSET; 
  400d7c:	6025      	str	r5, [r4, #0]
	inPtr = 0; 
  400d7e:	6008      	str	r0, [r1, #0]
	inputPeriodLength = SAMPLE_RATE / MINIMUM_PITCH; 
  400d80:	601a      	str	r2, [r3, #0]
  400d82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d84:	0040382d 	.word	0x0040382d
  400d88:	20409000 	.word	0x20409000
  400d8c:	20412000 	.word	0x20412000
  400d90:	2040e000 	.word	0x2040e000
  400d94:	2041209c 	.word	0x2041209c
  400d98:	bf800000 	.word	0xbf800000
  400d9c:	004051c1 	.word	0x004051c1
  400da0:	2040d000 	.word	0x2040d000
  400da4:	20412050 	.word	0x20412050
  400da8:	20408400 	.word	0x20408400
  400dac:	2041204c 	.word	0x2041204c
  400db0:	20408404 	.word	0x20408404
  400db4:	20408408 	.word	0x20408408

00400db8 <create_harmonies>:
	currentPitch = MINIMUM_PITCH; 
}

// assumes valid pitch shifts 
void create_harmonies(float* input, float *output, float inputPitch, float *pitch_shifts_in, float harm_volume, float dry_volume)
{
  400db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400dbc:	ed2d 8b08 	vpush	{d8-d11}
  400dc0:	b08b      	sub	sp, #44	; 0x2c
  400dc2:	ee09 2a10 	vmov	s18, r2
  400dc6:	4ebb      	ldr	r6, [pc, #748]	; (4010b4 <create_harmonies+0x2fc>)
  400dc8:	9305      	str	r3, [sp, #20]
	uint32_t i, w; 
	int32_t olaIdx; 
	
	uint32_t saved_inPtr = inPtr; 
  400dca:	4bbb      	ldr	r3, [pc, #748]	; (4010b8 <create_harmonies+0x300>)
{
  400dcc:	9109      	str	r1, [sp, #36]	; 0x24
	uint32_t saved_inPtr = inPtr; 
  400dce:	681b      	ldr	r3, [r3, #0]
{
  400dd0:	ed9d 8a1c 	vldr	s16, [sp, #112]	; 0x70
	uint32_t outPtr; 
	uint32_t pitch_idx = 0; 
	
	uint32_t starting_input_ptr = inPtr + WIN_SIZE; 
  400dd4:	461a      	mov	r2, r3
	uint32_t saved_inPtr = inPtr; 
  400dd6:	9306      	str	r3, [sp, #24]
{
  400dd8:	eddd 9a1d 	vldr	s19, [sp, #116]	; 0x74
	uint32_t starting_input_ptr = inPtr + WIN_SIZE; 
  400ddc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400de0:	f502 6100 	add.w	r1, r2, #2048	; 0x800
	for (i = 0; i < WIN_SIZE; i++)
	{
		input_ring_buffer[(starting_input_ptr++) & RING_BUFFER_MASK] = input[i]; 
  400de4:	f3c3 020b 	ubfx	r2, r3, #0, #12
  400de8:	3301      	adds	r3, #1
  400dea:	f850 4b04 	ldr.w	r4, [r0], #4
  400dee:	eb06 0282 	add.w	r2, r6, r2, lsl #2
	for (i = 0; i < WIN_SIZE; i++)
  400df2:	428b      	cmp	r3, r1
		input_ring_buffer[(starting_input_ptr++) & RING_BUFFER_MASK] = input[i]; 
  400df4:	6014      	str	r4, [r2, #0]
	for (i = 0; i < WIN_SIZE; i++)
  400df6:	d1f5      	bne.n	400de4 <create_harmonies+0x2c>
	}
			
	uint32_t outLag;
	uint32_t inHalfAway;
	float periodRatio;
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400df8:	4bb0      	ldr	r3, [pc, #704]	; (4010bc <create_harmonies+0x304>)
  400dfa:	681f      	ldr	r7, [r3, #0]
	uint32_t samplesLeftInPeriod = 0; 
	
	float scale = 1.0f;  
	if (current_num_shifts > 1) 
  400dfc:	4bb0      	ldr	r3, [pc, #704]	; (4010c0 <create_harmonies+0x308>)
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400dfe:	ee07 7a90 	vmov	s15, r7
	if (current_num_shifts > 1) 
  400e02:	6818      	ldr	r0, [r3, #0]
	float inputPeriodLengthRecip = 1.0f / inputPeriodLength;
  400e04:	eef8 aae7 	vcvt.f32.s32	s21, s15
	if (current_num_shifts > 1) 
  400e08:	2801      	cmp	r0, #1
  400e0a:	f240 80f3 	bls.w	400ff4 <create_harmonies+0x23c>
		scale = 1.0f / log((float)(current_num_shifts+1)); 
  400e0e:	3001      	adds	r0, #1
  400e10:	4bac      	ldr	r3, [pc, #688]	; (4010c4 <create_harmonies+0x30c>)
  400e12:	4cad      	ldr	r4, [pc, #692]	; (4010c8 <create_harmonies+0x310>)
  400e14:	ee07 0a90 	vmov	s15, r0
  400e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
  400e1c:	ee17 0a90 	vmov	r0, s15
  400e20:	4798      	blx	r3
  400e22:	4baa      	ldr	r3, [pc, #680]	; (4010cc <create_harmonies+0x314>)
  400e24:	4798      	blx	r3
  400e26:	4602      	mov	r2, r0
  400e28:	460b      	mov	r3, r1
  400e2a:	2000      	movs	r0, #0
  400e2c:	49a8      	ldr	r1, [pc, #672]	; (4010d0 <create_harmonies+0x318>)
  400e2e:	47a0      	blx	r4
  400e30:	4ba8      	ldr	r3, [pc, #672]	; (4010d4 <create_harmonies+0x31c>)
  400e32:	4798      	blx	r3
  400e34:	ee07 0a90 	vmov	s15, r0
	
	// pre-compute window function	
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e38:	2f00      	cmp	r7, #0
  400e3a:	dd24      	ble.n	400e86 <create_harmonies+0xce>
  400e3c:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 4010d8 <create_harmonies+0x320>
  400e40:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
	{
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e44:	eeb7 ba00 	vmov.f32	s22, #112	; 0x3f800000  1.0
  400e48:	4da4      	ldr	r5, [pc, #656]	; (4010dc <create_harmonies+0x324>)
  400e4a:	ee87 aa2a 	vdiv.f32	s20, s14, s21
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e4e:	2400      	movs	r4, #0
  400e50:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 401108 <create_harmonies+0x350>
  400e54:	ee67 8aa8 	vmul.f32	s17, s15, s17
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e58:	ee07 4a90 	vmov	s15, r4
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e5c:	3401      	adds	r4, #1
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400e62:	ee67 7a8a 	vmul.f32	s15, s15, s20
  400e66:	ee17 0a90 	vmov	r0, s15
  400e6a:	47c0      	blx	r8
  400e6c:	ee07 0a90 	vmov	s15, r0
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e70:	4b92      	ldr	r3, [pc, #584]	; (4010bc <create_harmonies+0x304>)
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e72:	ee7b 7a67 	vsub.f32	s15, s22, s15
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e76:	681f      	ldr	r7, [r3, #0]
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e78:	ee67 7aa8 	vmul.f32	s15, s15, s17
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e7c:	ebb4 0f47 	cmp.w	r4, r7, lsl #1
		window[w] = scale * (1.0f - arm_cos_f32(PI_F * (float)olaIdx * inputPeriodLengthRecip)) * 0.5f;
  400e80:	ece5 7a01 	vstmia	r5!, {s15}
	for (olaIdx = 0, w = 0; olaIdx < 2*inputPeriodLength; olaIdx++, w++)
  400e84:	dbe8      	blt.n	400e58 <create_harmonies+0xa0>
		samplesLeftInPeriod = saved_samplesLeftInPeriod[0];
		if (pitch_idx > 0)
		{
			float tmp; 
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
			for (i = 1; i < current_num_shifts; i++)
  400e86:	498e      	ldr	r1, [pc, #568]	; (4010c0 <create_harmonies+0x308>)
  400e88:	ee07 7a90 	vmov	s15, r7
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400e8c:	4a94      	ldr	r2, [pc, #592]	; (4010e0 <create_harmonies+0x328>)
			for (i = 1; i < current_num_shifts; i++)
  400e8e:	2300      	movs	r3, #0
  400e90:	6809      	ldr	r1, [r1, #0]
		periodRatio = 1.0f / pitch_shifts_in[pitch_idx]; 
  400e92:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400e96:	edd2 5a00 	vldr	s11, [r2]
  400e9a:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
  400e9e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  400ea2:	4890      	ldr	r0, [pc, #576]	; (4010e4 <create_harmonies+0x32c>)
			for (i = 1; i < current_num_shifts; i++)
  400ea4:	469b      	mov	fp, r3
  400ea6:	f1c7 0a00 	rsb	sl, r7, #0
  400eaa:	9207      	str	r2, [sp, #28]
		outPtr = outPtrList[0];
  400eac:	46bc      	mov	ip, r7
  400eae:	4a82      	ldr	r2, [pc, #520]	; (4010b8 <create_harmonies+0x300>)
  400eb0:	f8df e258 	ldr.w	lr, [pc, #600]	; 40110c <create_harmonies+0x354>
  400eb4:	f8d2 9000 	ldr.w	r9, [r2]
  400eb8:	9a05      	ldr	r2, [sp, #20]
			for (i = 1; i < current_num_shifts; i++)
  400eba:	9108      	str	r1, [sp, #32]
  400ebc:	9003      	str	r0, [sp, #12]
  400ebe:	9204      	str	r2, [sp, #16]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400ec0:	9a04      	ldr	r2, [sp, #16]
  400ec2:	ecb2 7a01 	vldmia	r2!, {s14}
  400ec6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
  400eca:	9204      	str	r2, [sp, #16]
  400ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400ed0:	f340 80c6 	ble.w	401060 <create_harmonies+0x2a8>
		outPtr = outPtrList[0];
  400ed4:	4b84      	ldr	r3, [pc, #528]	; (4010e8 <create_harmonies+0x330>)
		periodRatio = 1.0f / pitch_shifts_in[pitch_idx]; 
  400ed6:	ee84 6a87 	vdiv.f32	s12, s9, s14
		outPtr = outPtrList[0];
  400eda:	681f      	ldr	r7, [r3, #0]
		samplesLeftInPeriod = saved_samplesLeftInPeriod[0];
  400edc:	4b83      	ldr	r3, [pc, #524]	; (4010ec <create_harmonies+0x334>)
  400ede:	681b      	ldr	r3, [r3, #0]
		if (pitch_idx > 0)
  400ee0:	f1bb 0f00 	cmp.w	fp, #0
  400ee4:	d01d      	beq.n	400f22 <create_harmonies+0x16a>
			for (i = 1; i < current_num_shifts; i++)
  400ee6:	9a08      	ldr	r2, [sp, #32]
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400ee8:	ee77 6a65 	vsub.f32	s13, s14, s11
			for (i = 1; i < current_num_shifts; i++)
  400eec:	2a01      	cmp	r2, #1
			float min = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[0]); 
  400eee:	eef0 6ae6 	vabs.f32	s13, s13
			for (i = 1; i < current_num_shifts; i++)
  400ef2:	d916      	bls.n	400f22 <create_harmonies+0x16a>
  400ef4:	487e      	ldr	r0, [pc, #504]	; (4010f0 <create_harmonies+0x338>)
  400ef6:	497f      	ldr	r1, [pc, #508]	; (4010f4 <create_harmonies+0x33c>)
  400ef8:	4a7f      	ldr	r2, [pc, #508]	; (4010f8 <create_harmonies+0x340>)
			{
				tmp = Abs(pitch_shifts_in[pitch_idx] - prev_pitch_shifts[i]);
  400efa:	ecf0 7a01 	vldmia	r0!, {s15}
  400efe:	ee77 7a67 	vsub.f32	s15, s14, s15
  400f02:	eef0 7ae7 	vabs.f32	s15, s15
				if (tmp < min)
  400f06:	eef4 6ae7 	vcmpe.f32	s13, s15
  400f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400f0e:	dd03      	ble.n	400f18 <create_harmonies+0x160>
				{
					outPtr = outPtrList[i]; 
					samplesLeftInPeriod = saved_samplesLeftInPeriod[i]; 
					min = tmp; 
  400f10:	eef0 6a67 	vmov.f32	s13, s15
					outPtr = outPtrList[i]; 
  400f14:	680f      	ldr	r7, [r1, #0]
					samplesLeftInPeriod = saved_samplesLeftInPeriod[i]; 
  400f16:	6813      	ldr	r3, [r2, #0]
			for (i = 1; i < current_num_shifts; i++)
  400f18:	9c07      	ldr	r4, [sp, #28]
  400f1a:	3104      	adds	r1, #4
  400f1c:	3204      	adds	r2, #4
  400f1e:	4284      	cmp	r4, r0
  400f20:	d1eb      	bne.n	400efa <create_harmonies+0x142>
  400f22:	ee65 7a06 	vmul.f32	s15, s10, s12
					min = tmp; 
  400f26:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400f2a:	f8dd 9018 	ldr.w	r9, [sp, #24]
  400f2e:	9202      	str	r2, [sp, #8]
  400f30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400f34:	f8cd b000 	str.w	fp, [sp]
  400f38:	edcd 7a01 	vstr	s15, [sp, #4]
			}
		}

		for (i = 0; i < WIN_SIZE; i++)
		{		
			if (samplesLeftInPeriod == 0)
  400f3c:	2b00      	cmp	r3, #0
  400f3e:	d13b      	bne.n	400fb8 <create_harmonies+0x200>
			{
				outLag = 1; 
			
				inHalfAway = (inPtr + RING_BUFFER_SIZE_D2) & RING_BUFFER_MASK;
  400f40:	f509 6800 	add.w	r8, r9, #2048	; 0x800
  400f44:	f3c8 080b 	ubfx	r8, r8, #0, #12
                
				if (inHalfAway < RING_BUFFER_SIZE_D2) 
  400f48:	f5b8 6f00 	cmp.w	r8, #2048	; 0x800
  400f4c:	f080 8082 	bcs.w	401054 <create_harmonies+0x29c>
				{
					/* The zero element of the input buffer lies
						in (inptr, inHalfAway] */
					if (outPtr < inHalfAway || outPtr > inPtr) {
  400f50:	45b8      	cmp	r8, r7
  400f52:	d830      	bhi.n	400fb6 <create_harmonies+0x1fe>
  400f54:	45b9      	cmp	r9, r7
  400f56:	d32e      	bcc.n	400fb6 <create_harmonies+0x1fe>
  400f58:	f509 7b16 	add.w	fp, r9, #600	; 0x258
				}

				while(outLag == 1)
				{
					// set outPtr about the sample at which we OLA 
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400f5c:	9b01      	ldr	r3, [sp, #4]
  400f5e:	441f      	add	r7, r3
				
					// OLA 
					if (pitch_idx == 0)
  400f60:	9b00      	ldr	r3, [sp, #0]
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  400f62:	f3c7 070b 	ubfx	r7, r7, #0, #12
					if (pitch_idx == 0)
  400f66:	2b00      	cmp	r3, #0
  400f68:	d052      	beq.n	401010 <create_harmonies+0x258>
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
						}
					}
					else
					{
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f6a:	45d4      	cmp	ip, sl
  400f6c:	dd1e      	ble.n	400fac <create_harmonies+0x1f4>
  400f6e:	eba7 020c 	sub.w	r2, r7, ip
  400f72:	485a      	ldr	r0, [pc, #360]	; (4010dc <create_harmonies+0x324>)
  400f74:	eb07 050c 	add.w	r5, r7, ip
  400f78:	ebab 0407 	sub.w	r4, fp, r7
						{
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f7c:	18a3      	adds	r3, r4, r2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f7e:	f3c2 010b 	ubfx	r1, r2, #0, #12
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f82:	ecb0 7a01 	vldmia	r0!, {s14}
  400f86:	3201      	adds	r2, #1
  400f88:	f3c3 030b 	ubfx	r3, r3, #0, #12
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f8c:	eb0e 0181 	add.w	r1, lr, r1, lsl #2
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f90:	ee27 7a08 	vmul.f32	s14, s14, s16
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400f94:	4295      	cmp	r5, r2
								harm_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  400f96:	eb06 0383 	add.w	r3, r6, r3, lsl #2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  400f9a:	edd1 7a00 	vldr	s15, [r1]
  400f9e:	edd3 6a00 	vldr	s13, [r3]
  400fa2:	eee7 7a26 	vfma.f32	s15, s14, s13
  400fa6:	edc1 7a00 	vstr	s15, [r1]
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  400faa:	d1e7      	bne.n	400f7c <create_harmonies+0x1c4>
						}
					}
	
					
					if (inHalfAway < RING_BUFFER_SIZE_D2) 
  400fac:	f5b8 6f00 	cmp.w	r8, #2048	; 0x800
  400fb0:	d223      	bcs.n	400ffa <create_harmonies+0x242>
					{
						/* The zero element of the input buffer lies
							in (inptr, inHalfAway] */
						if (outPtr < inHalfAway || outPtr > inPtr) {
  400fb2:	45b8      	cmp	r8, r7
  400fb4:	d923      	bls.n	400ffe <create_harmonies+0x246>
						}
					}		
				}
			
				// assume uniform frequency within window 
				samplesLeftInPeriod = inputPeriodLength;
  400fb6:	4663      	mov	r3, ip
		for (i = 0; i < WIN_SIZE; i++)
  400fb8:	9a02      	ldr	r2, [sp, #8]
			}
		
			--samplesLeftInPeriod; 
		
			// inc/wrap input ring buffer index 
			inPtr = (inPtr+1) & RING_BUFFER_MASK; 		
  400fba:	f109 0901 	add.w	r9, r9, #1
			--samplesLeftInPeriod; 
  400fbe:	3b01      	subs	r3, #1
		for (i = 0; i < WIN_SIZE; i++)
  400fc0:	3a01      	subs	r2, #1
			inPtr = (inPtr+1) & RING_BUFFER_MASK; 		
  400fc2:	f3c9 090b 	ubfx	r9, r9, #0, #12
		for (i = 0; i < WIN_SIZE; i++)
  400fc6:	9202      	str	r2, [sp, #8]
  400fc8:	d1b8      	bne.n	400f3c <create_harmonies+0x184>
  400fca:	f8dd b000 	ldr.w	fp, [sp]
		}

		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
		outPtrList[pitch_idx] = outPtr; 
  400fce:	4a46      	ldr	r2, [pc, #280]	; (4010e8 <create_harmonies+0x330>)
  400fd0:	f842 702b 	str.w	r7, [r2, fp, lsl #2]
		pitch_idx++;  
  400fd4:	f10b 0b01 	add.w	fp, fp, #1
		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
  400fd8:	9a03      	ldr	r2, [sp, #12]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400fda:	f1bb 0f13 	cmp.w	fp, #19
		saved_samplesLeftInPeriod[pitch_idx] = samplesLeftInPeriod; 
  400fde:	f842 3f04 	str.w	r3, [r2, #4]!
  400fe2:	f04f 0301 	mov.w	r3, #1
  400fe6:	9203      	str	r2, [sp, #12]
	while(pitch_idx < MAX_NUM_SHIFTS && pitch_shifts_in[pitch_idx] > 0.0f)
  400fe8:	f47f af6a 	bne.w	400ec0 <create_harmonies+0x108>
  400fec:	4b32      	ldr	r3, [pc, #200]	; (4010b8 <create_harmonies+0x300>)
  400fee:	f8c3 9000 	str.w	r9, [r3]
  400ff2:	e037      	b.n	401064 <create_harmonies+0x2ac>
	float scale = 1.0f;  
  400ff4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  400ff8:	e71e      	b.n	400e38 <create_harmonies+0x80>
						if (outPtr > inPtr && outPtr < inHalfAway) {
  400ffa:	45b8      	cmp	r8, r7
  400ffc:	d9ae      	bls.n	400f5c <create_harmonies+0x1a4>
  400ffe:	454f      	cmp	r7, r9
  401000:	d8d9      	bhi.n	400fb6 <create_harmonies+0x1fe>
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  401002:	9b01      	ldr	r3, [sp, #4]
  401004:	441f      	add	r7, r3
					if (pitch_idx == 0)
  401006:	9b00      	ldr	r3, [sp, #0]
					outPtr = (outPtr + (uint32_t)((float)inputPeriodLength * periodRatio)) & RING_BUFFER_MASK; 
  401008:	f3c7 070b 	ubfx	r7, r7, #0, #12
					if (pitch_idx == 0)
  40100c:	2b00      	cmp	r3, #0
  40100e:	d1ac      	bne.n	400f6a <create_harmonies+0x1b2>
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  401010:	45d4      	cmp	ip, sl
  401012:	ddcb      	ble.n	400fac <create_harmonies+0x1f4>
  401014:	eba7 030c 	sub.w	r3, r7, ip
  401018:	4830      	ldr	r0, [pc, #192]	; (4010dc <create_harmonies+0x324>)
  40101a:	eb07 050c 	add.w	r5, r7, ip
  40101e:	ebab 0407 	sub.w	r4, fp, r7
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401022:	18e2      	adds	r2, r4, r3
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  401024:	f3c3 010b 	ubfx	r1, r3, #0, #12
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401028:	ecb0 7a01 	vldmia	r0!, {s14}
  40102c:	3301      	adds	r3, #1
  40102e:	f3c2 020b 	ubfx	r2, r2, #0, #12
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  401032:	eb0e 0181 	add.w	r1, lr, r1, lsl #2
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  401036:	ee27 7a29 	vmul.f32	s14, s14, s19
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  40103a:	429d      	cmp	r5, r3
							dry_volume * window[w] * input_ring_buffer[(uint32_t)(olaIdx + (int64_t)inPtr + LAG_OFFSET) & RING_BUFFER_MASK];
  40103c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
							output_ring_buffer[(uint32_t)(olaIdx + (int64_t)outPtr) & RING_BUFFER_MASK] +=
  401040:	edd1 7a00 	vldr	s15, [r1]
  401044:	edd2 6a00 	vldr	s13, [r2]
  401048:	eee7 7a26 	vfma.f32	s15, s14, s13
  40104c:	edc1 7a00 	vstr	s15, [r1]
						for (olaIdx = -inputPeriodLength, w = 0; olaIdx < inputPeriodLength; olaIdx++, w++)
  401050:	d1e7      	bne.n	401022 <create_harmonies+0x26a>
  401052:	e7ab      	b.n	400fac <create_harmonies+0x1f4>
					if (outPtr > inPtr && outPtr < inHalfAway) {
  401054:	45b9      	cmp	r9, r7
  401056:	f4bf af7f 	bcs.w	400f58 <create_harmonies+0x1a0>
  40105a:	45b8      	cmp	r8, r7
  40105c:	d8ab      	bhi.n	400fb6 <create_harmonies+0x1fe>
  40105e:	e77b      	b.n	400f58 <create_harmonies+0x1a0>
  401060:	2b00      	cmp	r3, #0
  401062:	d1c3      	bne.n	400fec <create_harmonies+0x234>
  401064:	9a09      	ldr	r2, [sp, #36]	; 0x24
	}
	
	for(i = 0; i < WIN_SIZE; i++)
	{
		output[i] = output_ring_buffer[readPos]; 	
		output_ring_buffer[readPos] = 0.0f;
  401066:	2500      	movs	r5, #0
  401068:	4924      	ldr	r1, [pc, #144]	; (4010fc <create_harmonies+0x344>)
  40106a:	f502 5480 	add.w	r4, r2, #4096	; 0x1000
  40106e:	680b      	ldr	r3, [r1, #0]
		output[i] = output_ring_buffer[readPos]; 	
  401070:	eb0e 0083 	add.w	r0, lr, r3, lsl #2
		readPos = (readPos+1) & RING_BUFFER_MASK;
  401074:	3301      	adds	r3, #1
		output[i] = output_ring_buffer[readPos]; 	
  401076:	6806      	ldr	r6, [r0, #0]
		readPos = (readPos+1) & RING_BUFFER_MASK;
  401078:	f3c3 030b 	ubfx	r3, r3, #0, #12
		output[i] = output_ring_buffer[readPos]; 	
  40107c:	f842 6b04 	str.w	r6, [r2], #4
	for(i = 0; i < WIN_SIZE; i++)
  401080:	42a2      	cmp	r2, r4
		output_ring_buffer[readPos] = 0.0f;
  401082:	6005      	str	r5, [r0, #0]
	for(i = 0; i < WIN_SIZE; i++)
  401084:	d1f4      	bne.n	401070 <create_harmonies+0x2b8>
	// averaging -- not used currently 
	//if (pitch_idx > 1) //  scale = 2.0f / (float)current_num_shifts ; // just in case 
	//arm_scale_f32(output, 2.0f, output, WIN_SIZE); 
	
	currentPitch = inputPitch; 
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  401086:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 401100 <create_harmonies+0x348>
	current_num_shifts = pitch_idx; 
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  40108a:	2213      	movs	r2, #19
	current_num_shifts = pitch_idx; 
  40108c:	4c0c      	ldr	r4, [pc, #48]	; (4010c0 <create_harmonies+0x308>)
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  40108e:	eec7 7a09 	vdiv.f32	s15, s14, s18
  401092:	600b      	str	r3, [r1, #0]
	current_num_shifts = pitch_idx; 
  401094:	f8c4 b000 	str.w	fp, [r4]
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  401098:	9805      	ldr	r0, [sp, #20]
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  40109a:	4c08      	ldr	r4, [pc, #32]	; (4010bc <create_harmonies+0x304>)
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  40109c:	4910      	ldr	r1, [pc, #64]	; (4010e0 <create_harmonies+0x328>)
  40109e:	4b19      	ldr	r3, [pc, #100]	; (401104 <create_harmonies+0x34c>)
	inputPeriodLength = (uint32_t)(SAMPLE_RATE / currentPitch);
  4010a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  4010a4:	edc4 7a00 	vstr	s15, [r4]
}
  4010a8:	b00b      	add	sp, #44	; 0x2c
  4010aa:	ecbd 8b08 	vpop	{d8-d11}
  4010ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	arm_copy_f32(pitch_shifts_in, prev_pitch_shifts, MAX_NUM_SHIFTS); 
  4010b2:	4718      	bx	r3
  4010b4:	20409000 	.word	0x20409000
  4010b8:	20408404 	.word	0x20408404
  4010bc:	20408408 	.word	0x20408408
  4010c0:	20408400 	.word	0x20408400
  4010c4:	004043f1 	.word	0x004043f1
  4010c8:	004046ed 	.word	0x004046ed
  4010cc:	00403c2d 	.word	0x00403c2d
  4010d0:	3ff00000 	.word	0x3ff00000
  4010d4:	004049f9 	.word	0x004049f9
  4010d8:	40490fdb 	.word	0x40490fdb
  4010dc:	2041209c 	.word	0x2041209c
  4010e0:	20412000 	.word	0x20412000
  4010e4:	2041204c 	.word	0x2041204c
  4010e8:	2040d000 	.word	0x2040d000
  4010ec:	20412050 	.word	0x20412050
  4010f0:	20412004 	.word	0x20412004
  4010f4:	2040d004 	.word	0x2040d004
  4010f8:	20412054 	.word	0x20412054
  4010fc:	2041204c 	.word	0x2041204c
  401100:	47386000 	.word	0x47386000
  401104:	0040385d 	.word	0x0040385d
  401108:	00403b39 	.word	0x00403b39
  40110c:	2040e000 	.word	0x2040e000

00401110 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  401114:	b990      	cbnz	r0, 40113c <_read+0x2c>
		return -1;
	}

	for (; len > 0; --len) {
  401116:	2a00      	cmp	r2, #0
  401118:	4690      	mov	r8, r2
  40111a:	dd0d      	ble.n	401138 <_read+0x28>
  40111c:	460c      	mov	r4, r1
  40111e:	188f      	adds	r7, r1, r2
  401120:	4e08      	ldr	r6, [pc, #32]	; (401144 <_read+0x34>)
  401122:	4d09      	ldr	r5, [pc, #36]	; (401148 <_read+0x38>)
		ptr_get(stdio_base, ptr);
  401124:	4621      	mov	r1, r4
		ptr++;
  401126:	3401      	adds	r4, #1
		ptr_get(stdio_base, ptr);
  401128:	6830      	ldr	r0, [r6, #0]
  40112a:	682b      	ldr	r3, [r5, #0]
  40112c:	4798      	blx	r3
	for (; len > 0; --len) {
  40112e:	42bc      	cmp	r4, r7
  401130:	d1f8      	bne.n	401124 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  401132:	4640      	mov	r0, r8
  401134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len > 0; --len) {
  401138:	4680      	mov	r8, r0
  40113a:	e7fa      	b.n	401132 <_read+0x22>
		return -1;
  40113c:	f04f 38ff 	mov.w	r8, #4294967295
  401140:	e7f7      	b.n	401132 <_read+0x22>
  401142:	bf00      	nop
  401144:	2044a808 	.word	0x2044a808
  401148:	2044a800 	.word	0x2044a800

0040114c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40114c:	3801      	subs	r0, #1
  40114e:	2802      	cmp	r0, #2
  401150:	d81e      	bhi.n	401190 <_write+0x44>
{
  401152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401156:	4615      	mov	r5, r2
		return -1;
	}

	for (; len != 0; --len) {
  401158:	b1ba      	cbz	r2, 40118a <_write+0x3e>
  40115a:	460e      	mov	r6, r1
  40115c:	460c      	mov	r4, r1
  40115e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 40119c <_write+0x50>
  401162:	4f0d      	ldr	r7, [pc, #52]	; (401198 <_write+0x4c>)
  401164:	e001      	b.n	40116a <_write+0x1e>
  401166:	3d01      	subs	r5, #1
  401168:	d00d      	beq.n	401186 <_write+0x3a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40116a:	f814 1b01 	ldrb.w	r1, [r4], #1
  40116e:	f8d8 0000 	ldr.w	r0, [r8]
  401172:	683b      	ldr	r3, [r7, #0]
  401174:	4798      	blx	r3
  401176:	2800      	cmp	r0, #0
  401178:	eba4 0006 	sub.w	r0, r4, r6
  40117c:	daf3      	bge.n	401166 <_write+0x1a>
		return -1;
  40117e:	f04f 30ff 	mov.w	r0, #4294967295
  401182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401186:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (; len != 0; --len) {
  40118a:	4610      	mov	r0, r2
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  40118c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401190:	f04f 30ff 	mov.w	r0, #4294967295
}
  401194:	4770      	bx	lr
  401196:	bf00      	nop
  401198:	2044a804 	.word	0x2044a804
  40119c:	2044a808 	.word	0x2044a808

004011a0 <wm8904_write_register>:
 *
 * \param uc_register_address Register address to write
 * \param us_data Data to write.
 */
void wm8904_write_register(uint8_t uc_register_address, uint16_t us_data)
{
  4011a0:	b570      	push	{r4, r5, r6, lr}
  4011a2:	460b      	mov	r3, r1
  4011a4:	b086      	sub	sp, #24
	uint8_t uc_temp_data[2];
	twihs_packet_t packet;

	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  4011a6:	0a0e      	lsrs	r6, r1, #8

	packet.addr[0]     = uc_register_address;
	packet.addr_length = 0x1;
	packet.buffer      = uc_temp_data;
	packet.length      = 0x2;
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011a8:	221a      	movs	r2, #26
	uc_temp_data[1] = us_data & 0xff;
  4011aa:	f88d 3001 	strb.w	r3, [sp, #1]
	packet.addr_length = 0x1;
  4011ae:	2501      	movs	r5, #1
	packet.length      = 0x2;
  4011b0:	2402      	movs	r4, #2

	twihs_master_write(WM8904_TWIHS, &packet);
  4011b2:	a901      	add	r1, sp, #4
  4011b4:	4b07      	ldr	r3, [pc, #28]	; (4011d4 <wm8904_write_register+0x34>)
	packet.addr[0]     = uc_register_address;
  4011b6:	f88d 0004 	strb.w	r0, [sp, #4]
	twihs_master_write(WM8904_TWIHS, &packet);
  4011ba:	4807      	ldr	r0, [pc, #28]	; (4011d8 <wm8904_write_register+0x38>)
	uc_temp_data[0] = (us_data & 0xff00) >> 8;
  4011bc:	f88d 6000 	strb.w	r6, [sp]
	packet.addr_length = 0x1;
  4011c0:	9502      	str	r5, [sp, #8]
	packet.buffer      = uc_temp_data;
  4011c2:	f8cd d00c 	str.w	sp, [sp, #12]
	packet.length      = 0x2;
  4011c6:	9404      	str	r4, [sp, #16]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011c8:	f88d 2014 	strb.w	r2, [sp, #20]
	twihs_master_write(WM8904_TWIHS, &packet);
  4011cc:	4798      	blx	r3
}
  4011ce:	b006      	add	sp, #24
  4011d0:	bd70      	pop	{r4, r5, r6, pc}
  4011d2:	bf00      	nop
  4011d4:	00401545 	.word	0x00401545
  4011d8:	40018000 	.word	0x40018000

004011dc <wm8904_read_register>:
 *
 * \param uc_register_address Register address to write
 * \retun Register value.
 */
uint16_t wm8904_read_register(uint8_t uc_register_address)
{
  4011dc:	b530      	push	{r4, r5, lr}
  4011de:	b087      	sub	sp, #28

	packet.addr[0]     = uc_register_address;
	packet.addr_length = 0x1;
	packet.buffer      = uc_temp_data;
	packet.length      = 0x2;
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011e0:	221a      	movs	r2, #26
	packet.addr_length = 0x1;
  4011e2:	2501      	movs	r5, #1
	packet.length      = 0x2;
  4011e4:	2402      	movs	r4, #2
	packet.addr[0]     = uc_register_address;
  4011e6:	f88d 0004 	strb.w	r0, [sp, #4]

	twihs_master_read(WM8904_TWIHS, &packet);
  4011ea:	a901      	add	r1, sp, #4
  4011ec:	4b08      	ldr	r3, [pc, #32]	; (401210 <wm8904_read_register+0x34>)
  4011ee:	4809      	ldr	r0, [pc, #36]	; (401214 <wm8904_read_register+0x38>)
	packet.addr_length = 0x1;
  4011f0:	9502      	str	r5, [sp, #8]
	packet.buffer      = uc_temp_data;
  4011f2:	f8cd d00c 	str.w	sp, [sp, #12]
	packet.length      = 0x2;
  4011f6:	9404      	str	r4, [sp, #16]
	packet.chip        = WM8904_SLAVE_ADDRESS;
  4011f8:	f88d 2014 	strb.w	r2, [sp, #20]
	twihs_master_read(WM8904_TWIHS, &packet);
  4011fc:	4798      	blx	r3
	us_data = (((uint16_t)uc_temp_data[0] << 8) & 0xff00) | uc_temp_data[1];
  4011fe:	f89d 0000 	ldrb.w	r0, [sp]
  401202:	f89d 3001 	ldrb.w	r3, [sp, #1]

	return us_data;
}
  401206:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  40120a:	b007      	add	sp, #28
  40120c:	bd30      	pop	{r4, r5, pc}
  40120e:	bf00      	nop
  401210:	00401491 	.word	0x00401491
  401214:	40018000 	.word	0x40018000

00401218 <wm8904_twi_init>:
 * \brief Initialize TWIHS connect to WM8904.
 *
 * \retun TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t wm8904_twi_init(void)
{
  401218:	b510      	push	{r4, lr}
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  40121a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
{
  40121e:	b084      	sub	sp, #16
	pio_configure_pin(WM8904_TK_PIO, WM8904_TK_FLAGS);
  401220:	4c15      	ldr	r4, [pc, #84]	; (401278 <wm8904_twi_init+0x60>)
  401222:	2021      	movs	r0, #33	; 0x21
  401224:	47a0      	blx	r4
	pio_configure_pin(WM8904_TF_PIO, WM8904_TF_FLAGS);
  401226:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40122a:	2020      	movs	r0, #32
  40122c:	47a0      	blx	r4
	pio_configure_pin(WM8904_TD_PIO, WM8904_TD_FLAGS);
  40122e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401232:	207a      	movs	r0, #122	; 0x7a
  401234:	47a0      	blx	r4
	pio_configure_pin(WM8904_RK_PIO, WM8904_RK_FLAGS);
  401236:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40123a:	2016      	movs	r0, #22
  40123c:	47a0      	blx	r4
	pio_configure_pin(WM8904_RF_PIO, WM8904_RF_FLAGS);
  40123e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401242:	2078      	movs	r0, #120	; 0x78
  401244:	47a0      	blx	r4
	pio_configure_pin(WM8904_RD_PIO, WM8904_RD_FLAGS);
  401246:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40124a:	200a      	movs	r0, #10
  40124c:	47a0      	blx	r4
	pio_configure_pin(WM8904_PCK2_PIO, WM8904_PCK2_FLAGS);
  40124e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401252:	2012      	movs	r0, #18
  401254:	47a0      	blx	r4

static inline uint32_t twihs_master_setup(twihs_master_t p_twihs,
		twihs_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_peripheral_hz();
	p_opt->smbus      = 0;
  401256:	2200      	movs	r2, #0
	p_opt->master_clk = sysclk_get_peripheral_hz();
  401258:	4908      	ldr	r1, [pc, #32]	; (40127c <wm8904_twi_init+0x64>)
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40125a:	2013      	movs	r0, #19

	twihs_options_t opt;
	opt.master_clk = sysclk_get_cpu_hz();
	opt.speed = WM8904_TWIHS_CLK;
  40125c:	4c08      	ldr	r4, [pc, #32]	; (401280 <wm8904_twi_init+0x68>)
  40125e:	4b09      	ldr	r3, [pc, #36]	; (401284 <wm8904_twi_init+0x6c>)
  401260:	9101      	str	r1, [sp, #4]
	p_opt->smbus      = 0;
  401262:	f88d 200d 	strb.w	r2, [sp, #13]
  401266:	9402      	str	r4, [sp, #8]
  401268:	4798      	blx	r3
#endif		
	} else {
		// Do Nothing
	}
#endif
	return (twihs_master_init(p_twihs, p_opt));
  40126a:	a901      	add	r1, sp, #4
  40126c:	4b06      	ldr	r3, [pc, #24]	; (401288 <wm8904_twi_init+0x70>)
  40126e:	4807      	ldr	r0, [pc, #28]	; (40128c <wm8904_twi_init+0x74>)
  401270:	4798      	blx	r3
	return twihs_master_setup(WM8904_TWIHS, &opt);
}
  401272:	b004      	add	sp, #16
  401274:	bd10      	pop	{r4, pc}
  401276:	bf00      	nop
  401278:	00401be5 	.word	0x00401be5
  40127c:	08f0d180 	.word	0x08f0d180
  401280:	00061a80 	.word	0x00061a80
  401284:	00402235 	.word	0x00402235
  401288:	004013b1 	.word	0x004013b1
  40128c:	40018000 	.word	0x40018000

00401290 <ssc_reset>:
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_reset(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_SWRST;
	p_ssc->SSC_CMR = 0;
  401290:	2300      	movs	r3, #0
	p_ssc->SSC_CR = SSC_CR_SWRST;
  401292:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401296:	6002      	str	r2, [r0, #0]
	p_ssc->SSC_CMR = 0;
  401298:	6043      	str	r3, [r0, #4]
	p_ssc->SSC_RCMR = 0;
  40129a:	6103      	str	r3, [r0, #16]
	p_ssc->SSC_RFMR = 0;
  40129c:	6143      	str	r3, [r0, #20]
	p_ssc->SSC_TCMR = 0;
  40129e:	6183      	str	r3, [r0, #24]
	p_ssc->SSC_TFMR = 0;
  4012a0:	61c3      	str	r3, [r0, #28]
  4012a2:	4770      	bx	lr

004012a4 <ssc_enable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXEN;
  4012a4:	2301      	movs	r3, #1
  4012a6:	6003      	str	r3, [r0, #0]
  4012a8:	4770      	bx	lr
  4012aa:	bf00      	nop

004012ac <ssc_disable_rx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_rx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_RXDIS;
  4012ac:	2302      	movs	r3, #2
  4012ae:	6003      	str	r3, [r0, #0]
  4012b0:	4770      	bx	lr
  4012b2:	bf00      	nop

004012b4 <ssc_enable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_enable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXEN;
  4012b4:	f44f 7380 	mov.w	r3, #256	; 0x100
  4012b8:	6003      	str	r3, [r0, #0]
  4012ba:	4770      	bx	lr

004012bc <ssc_disable_tx>:
 *
 * \param p_ssc Pointer to an SSC instance.
 */
void ssc_disable_tx(Ssc *p_ssc)
{
	p_ssc->SSC_CR = SSC_CR_TXDIS;
  4012bc:	f44f 7300 	mov.w	r3, #512	; 0x200
  4012c0:	6003      	str	r3, [r0, #0]
  4012c2:	4770      	bx	lr

004012c4 <ssc_set_receiver>:
 * \param p_rx_clk_opt Pointer to the receiver clock configuration structure.
 * \param p_rx_data_frame Pointer to the receiver data frame configuration structure.
 */
void ssc_set_receiver(Ssc *p_ssc, clock_opt_t *p_rx_clk_opt,
		data_frame_opt_t *p_rx_data_frame)
{
  4012c4:	b4f0      	push	{r4, r5, r6, r7}
	if (p_rx_clk_opt == NULL) {
  4012c6:	2900      	cmp	r1, #0
  4012c8:	d02f      	beq.n	40132a <ssc_set_receiver+0x66>
		p_ssc->SSC_RCMR = 0;
	} else {
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012ca:	6904      	ldr	r4, [r0, #16]
  4012cc:	68cf      	ldr	r7, [r1, #12]
  4012ce:	698e      	ldr	r6, [r1, #24]
  4012d0:	e891 0028 	ldmia.w	r1, {r3, r5}
  4012d4:	432b      	orrs	r3, r5
  4012d6:	688d      	ldr	r5, [r1, #8]
  4012d8:	4323      	orrs	r3, r4
				p_rx_clk_opt->ul_cko | p_rx_clk_opt->ul_cki |
				p_rx_clk_opt->ul_ckg |
				p_rx_clk_opt->ul_start_sel |
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012da:	694c      	ldr	r4, [r1, #20]
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012dc:	432b      	orrs	r3, r5
				SSC_RCMR_PERIOD(p_rx_clk_opt->ul_period) |
  4012de:	690d      	ldr	r5, [r1, #16]
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012e0:	0421      	lsls	r1, r4, #16
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012e2:	433b      	orrs	r3, r7
				SSC_RCMR_STTDLY(p_rx_clk_opt->ul_sttdly);
  4012e4:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_RCMR |= p_rx_clk_opt->ul_cks |
  4012e8:	4333      	orrs	r3, r6
  4012ea:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  4012ee:	430b      	orrs	r3, r1
  4012f0:	6103      	str	r3, [r0, #16]
	}

	if (p_rx_data_frame == NULL) {
  4012f2:	b1ea      	cbz	r2, 401330 <ssc_set_receiver+0x6c>
		p_ssc->SSC_RFMR = 0;
	} else {
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  4012f4:	6954      	ldr	r4, [r2, #20]
  4012f6:	6853      	ldr	r3, [r2, #4]
  4012f8:	6991      	ldr	r1, [r2, #24]
  4012fa:	4323      	orrs	r3, r4
  4012fc:	6946      	ldr	r6, [r0, #20]
  4012fe:	6814      	ldr	r4, [r2, #0]
  401300:	430b      	orrs	r3, r1
				p_rx_data_frame->ul_msbf |
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  401302:	6891      	ldr	r1, [r2, #8]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  401304:	f004 041f 	and.w	r4, r4, #31
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
				SSC_RFMR_FSLEN_EXT(p_rx_data_frame->ul_fslen_ext) |
  401308:	6915      	ldr	r5, [r2, #16]
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  40130a:	4333      	orrs	r3, r6
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  40130c:	68d2      	ldr	r2, [r2, #12]
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  40130e:	0209      	lsls	r1, r1, #8
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  401310:	4323      	orrs	r3, r4
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  401312:	0412      	lsls	r2, r2, #16
				SSC_RFMR_DATNB(p_rx_data_frame->ul_datnb) |
  401314:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  401318:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
				SSC_RFMR_FSLEN(p_rx_data_frame->ul_fslen) |
  40131c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  401320:	430b      	orrs	r3, r1
  401322:	4313      	orrs	r3, r2
				p_rx_data_frame->ul_fsos |
				p_rx_data_frame->ul_fsedge;
	}
}
  401324:	bcf0      	pop	{r4, r5, r6, r7}
		p_ssc->SSC_RFMR |= SSC_RFMR_DATLEN(p_rx_data_frame->ul_datlen) |
  401326:	6143      	str	r3, [r0, #20]
}
  401328:	4770      	bx	lr
		p_ssc->SSC_RCMR = 0;
  40132a:	6101      	str	r1, [r0, #16]
	if (p_rx_data_frame == NULL) {
  40132c:	2a00      	cmp	r2, #0
  40132e:	d1e1      	bne.n	4012f4 <ssc_set_receiver+0x30>
		p_ssc->SSC_RFMR = 0;
  401330:	6142      	str	r2, [r0, #20]
}
  401332:	bcf0      	pop	{r4, r5, r6, r7}
  401334:	4770      	bx	lr
  401336:	bf00      	nop

00401338 <ssc_set_transmitter>:
 * \param p_tx_clk_opt Pointer to the transmitter clock configuration structure.
 * \param p_tx_data_frame Pointer to the transmitter data frame configuration structure.
 */
void ssc_set_transmitter(Ssc *p_ssc, clock_opt_t *p_tx_clk_opt,
		data_frame_opt_t *p_tx_data_frame)
{
  401338:	b4f0      	push	{r4, r5, r6, r7}
	if (p_tx_clk_opt == NULL) {
  40133a:	2900      	cmp	r1, #0
  40133c:	d02f      	beq.n	40139e <ssc_set_transmitter+0x66>
		p_ssc->SSC_TCMR = 0;
	} else {
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  40133e:	6984      	ldr	r4, [r0, #24]
  401340:	68cf      	ldr	r7, [r1, #12]
  401342:	698e      	ldr	r6, [r1, #24]
  401344:	e891 0028 	ldmia.w	r1, {r3, r5}
  401348:	432b      	orrs	r3, r5
  40134a:	688d      	ldr	r5, [r1, #8]
  40134c:	4323      	orrs	r3, r4
				p_tx_clk_opt->ul_cko | p_tx_clk_opt->ul_cki |
				p_tx_clk_opt->ul_ckg |
				p_tx_clk_opt->ul_start_sel |
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  40134e:	694c      	ldr	r4, [r1, #20]
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401350:	432b      	orrs	r3, r5
				SSC_TCMR_PERIOD(p_tx_clk_opt->ul_period) |
  401352:	690d      	ldr	r5, [r1, #16]
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  401354:	0421      	lsls	r1, r4, #16
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  401356:	433b      	orrs	r3, r7
				SSC_TCMR_STTDLY(p_tx_clk_opt->ul_sttdly);
  401358:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
		p_ssc->SSC_TCMR |= p_tx_clk_opt->ul_cks |
  40135c:	4333      	orrs	r3, r6
  40135e:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  401362:	430b      	orrs	r3, r1
  401364:	6183      	str	r3, [r0, #24]
	}

	if (p_tx_data_frame == NULL) {
  401366:	b1ea      	cbz	r2, 4013a4 <ssc_set_transmitter+0x6c>
		p_ssc->SSC_TFMR = 0;
	} else {
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401368:	6954      	ldr	r4, [r2, #20]
  40136a:	6853      	ldr	r3, [r2, #4]
  40136c:	6991      	ldr	r1, [r2, #24]
  40136e:	4323      	orrs	r3, r4
  401370:	69c6      	ldr	r6, [r0, #28]
  401372:	6814      	ldr	r4, [r2, #0]
  401374:	430b      	orrs	r3, r1
				p_tx_data_frame->ul_msbf |
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  401376:	6891      	ldr	r1, [r2, #8]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401378:	f004 041f 	and.w	r4, r4, #31
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
				SSC_TFMR_FSLEN_EXT(p_tx_data_frame->ul_fslen_ext) |
  40137c:	6915      	ldr	r5, [r2, #16]
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  40137e:	4333      	orrs	r3, r6
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  401380:	68d2      	ldr	r2, [r2, #12]
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  401382:	0209      	lsls	r1, r1, #8
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401384:	4323      	orrs	r3, r4
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  401386:	0412      	lsls	r2, r2, #16
				SSC_TFMR_DATNB(p_tx_data_frame->ul_datnb) |
  401388:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  40138c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
				SSC_TFMR_FSLEN(p_tx_data_frame->ul_fslen) |
  401390:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  401394:	430b      	orrs	r3, r1
  401396:	4313      	orrs	r3, r2
				p_tx_data_frame->ul_fsos |
				p_tx_data_frame->ul_fsedge;
	}
}
  401398:	bcf0      	pop	{r4, r5, r6, r7}
		p_ssc->SSC_TFMR |= SSC_RFMR_DATLEN(p_tx_data_frame->ul_datlen) |
  40139a:	61c3      	str	r3, [r0, #28]
}
  40139c:	4770      	bx	lr
		p_ssc->SSC_TCMR = 0;
  40139e:	6181      	str	r1, [r0, #24]
	if (p_tx_data_frame == NULL) {
  4013a0:	2a00      	cmp	r2, #0
  4013a2:	d1e1      	bne.n	401368 <ssc_set_transmitter+0x30>
		p_ssc->SSC_TFMR = 0;
  4013a4:	61c2      	str	r2, [r0, #28]
}
  4013a6:	bcf0      	pop	{r4, r5, r6, r7}
  4013a8:	4770      	bx	lr
  4013aa:	bf00      	nop

004013ac <ssc_disable_interrupt>:
 * \param p_ssc Pointer to an SSC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void ssc_disable_interrupt(Ssc *p_ssc, uint32_t ul_sources)
{
	p_ssc->SSC_IDR = ul_sources;
  4013ac:	6481      	str	r1, [r0, #72]	; 0x48
  4013ae:	4770      	bx	lr

004013b0 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  4013b0:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t status = TWIHS_SUCCESS;

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  4013b2:	f04f 33ff 	mov.w	r3, #4294967295
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4013b6:	2680      	movs	r6, #128	; 0x80
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4013b8:	2204      	movs	r2, #4
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4013ba:	2508      	movs	r5, #8
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4013bc:	2420      	movs	r4, #32
	p_twihs->TWIHS_IDR = ~0UL;
  4013be:	6283      	str	r3, [r0, #40]	; 0x28
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4013c0:	4b2f      	ldr	r3, [pc, #188]	; (401480 <twihs_master_init+0xd0>)
	p_twihs->TWIHS_SR;
  4013c2:	6a07      	ldr	r7, [r0, #32]
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4013c4:	6006      	str	r6, [r0, #0]
	p_twihs->TWIHS_RHR;
  4013c6:	6b06      	ldr	r6, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4013c8:	6005      	str	r5, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4013ca:	6004      	str	r4, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4013cc:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4013ce:	684a      	ldr	r2, [r1, #4]
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4013d0:	429a      	cmp	r2, r3
  4013d2:	d84d      	bhi.n	401470 <twihs_master_init+0xc0>
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4013d4:	4c2b      	ldr	r4, [pc, #172]	; (401484 <twihs_master_init+0xd4>)
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4013d6:	680b      	ldr	r3, [r1, #0]
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4013d8:	42a2      	cmp	r2, r4
  4013da:	d92e      	bls.n	40143a <twihs_master_init+0x8a>
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013dc:	4c2a      	ldr	r4, [pc, #168]	; (401488 <twihs_master_init+0xd8>)
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013de:	492b      	ldr	r1, [pc, #172]	; (40148c <twihs_master_init+0xdc>)
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013e0:	4414      	add	r4, r2
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013e2:	fba1 2103 	umull	r2, r1, r1, r3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013e6:	00a4      	lsls	r4, r4, #2
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013e8:	0b89      	lsrs	r1, r1, #14
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013ea:	fbb3 f3f4 	udiv	r3, r3, r4
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013ee:	3903      	subs	r1, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  4013f0:	3b03      	subs	r3, #3
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  4013f2:	29ff      	cmp	r1, #255	; 0xff
  4013f4:	d940      	bls.n	401478 <twihs_master_init+0xc8>
  4013f6:	2200      	movs	r2, #0
  4013f8:	e000      	b.n	4013fc <twihs_master_init+0x4c>
  4013fa:	b13c      	cbz	r4, 40140c <twihs_master_init+0x5c>
			ckdiv++;
  4013fc:	3201      	adds	r2, #1
			cldiv /= TWIHS_CLK_DIVIDER;
  4013fe:	0849      	lsrs	r1, r1, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401400:	2a06      	cmp	r2, #6
  401402:	bf8c      	ite	hi
  401404:	2400      	movhi	r4, #0
  401406:	2401      	movls	r4, #1
  401408:	29ff      	cmp	r1, #255	; 0xff
  40140a:	d8f6      	bhi.n	4013fa <twihs_master_init+0x4a>
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40140c:	2bff      	cmp	r3, #255	; 0xff
  40140e:	d907      	bls.n	401420 <twihs_master_init+0x70>
  401410:	b914      	cbnz	r4, 401418 <twihs_master_init+0x68>
  401412:	e005      	b.n	401420 <twihs_master_init+0x70>
  401414:	2a06      	cmp	r2, #6
  401416:	d803      	bhi.n	401420 <twihs_master_init+0x70>
			chdiv /= TWIHS_CLK_DIVIDER;
  401418:	085b      	lsrs	r3, r3, #1
			ckdiv++;
  40141a:	3201      	adds	r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40141c:	2bff      	cmp	r3, #255	; 0xff
  40141e:	d8f9      	bhi.n	401414 <twihs_master_init+0x64>
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401420:	021b      	lsls	r3, r3, #8
	uint32_t status = TWIHS_SUCCESS;
  401422:	2400      	movs	r4, #0
				TWIHS_CWGR_CKDIV(ckdiv);
  401424:	0412      	lsls	r2, r2, #16
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401426:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401428:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40142c:	b2c9      	uxtb	r1, r1
  40142e:	4313      	orrs	r3, r2
  401430:	430b      	orrs	r3, r1
		p_twihs->TWIHS_CWGR =
  401432:	6103      	str	r3, [r0, #16]
}
  401434:	4620      	mov	r0, r4
  401436:	bcf0      	pop	{r4, r5, r6, r7}
  401438:	4770      	bx	lr
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  40143a:	0052      	lsls	r2, r2, #1
  40143c:	fbb3 f3f2 	udiv	r3, r3, r2
  401440:	3b03      	subs	r3, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401442:	2200      	movs	r2, #0
  401444:	2bff      	cmp	r3, #255	; 0xff
  401446:	d802      	bhi.n	40144e <twihs_master_init+0x9e>
  401448:	e008      	b.n	40145c <twihs_master_init+0xac>
  40144a:	2a06      	cmp	r2, #6
  40144c:	d803      	bhi.n	401456 <twihs_master_init+0xa6>
			c_lh_div /= TWIHS_CLK_DIVIDER;
  40144e:	085b      	lsrs	r3, r3, #1
			ckdiv++;
  401450:	3201      	adds	r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401452:	2bff      	cmp	r3, #255	; 0xff
  401454:	d8f9      	bhi.n	40144a <twihs_master_init+0x9a>
  401456:	0412      	lsls	r2, r2, #16
  401458:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40145c:	0219      	lsls	r1, r3, #8
	uint32_t status = TWIHS_SUCCESS;
  40145e:	2400      	movs	r4, #0
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401460:	b2db      	uxtb	r3, r3
  401462:	b289      	uxth	r1, r1
  401464:	4313      	orrs	r3, r2
  401466:	430b      	orrs	r3, r1
		p_twihs->TWIHS_CWGR =
  401468:	6103      	str	r3, [r0, #16]
}
  40146a:	4620      	mov	r0, r4
  40146c:	bcf0      	pop	{r4, r5, r6, r7}
  40146e:	4770      	bx	lr
		status = TWIHS_INVALID_ARGUMENT;
  401470:	2401      	movs	r4, #1
}
  401472:	4620      	mov	r0, r4
  401474:	bcf0      	pop	{r4, r5, r6, r7}
  401476:	4770      	bx	lr
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401478:	2401      	movs	r4, #1
	uint32_t ckdiv = 0;
  40147a:	2200      	movs	r2, #0
  40147c:	e7c6      	b.n	40140c <twihs_master_init+0x5c>
  40147e:	bf00      	nop
  401480:	00061a80 	.word	0x00061a80
  401484:	0005dc00 	.word	0x0005dc00
  401488:	3ffd1200 	.word	0x3ffd1200
  40148c:	057619f1 	.word	0x057619f1

00401490 <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  401490:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  401492:	2a00      	cmp	r2, #0
  401494:	d053      	beq.n	40153e <twihs_master_read+0xae>
{
  401496:	b470      	push	{r4, r5, r6}
	p_twihs->TWIHS_MMR = 0;
  401498:	2600      	movs	r6, #0
	uint8_t *buffer = p_packet->buffer;
  40149a:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  40149c:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40149e:	684b      	ldr	r3, [r1, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4014a0:	7c0d      	ldrb	r5, [r1, #16]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4014a2:	021b      	lsls	r3, r3, #8
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4014a4:	042d      	lsls	r5, r5, #16
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4014a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4014aa:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4014ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4014b2:	432b      	orrs	r3, r5
  4014b4:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4014b6:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4014b8:	684b      	ldr	r3, [r1, #4]
	if (len == 0)
  4014ba:	b99b      	cbnz	r3, 4014e4 <twihs_master_read+0x54>
		return 0;
  4014bc:	461d      	mov	r5, r3
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4014be:	2301      	movs	r3, #1
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4014c0:	60c5      	str	r5, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  4014c2:	6003      	str	r3, [r0, #0]
		status = p_twihs->TWIHS_SR;
  4014c4:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014c6:	05d9      	lsls	r1, r3, #23
  4014c8:	d41f      	bmi.n	40150a <twihs_master_read+0x7a>
  4014ca:	2a01      	cmp	r2, #1
  4014cc:	d020      	beq.n	401510 <twihs_master_read+0x80>
  4014ce:	f247 5130 	movw	r1, #30000	; 0x7530
		if (!(status & TWIHS_SR_RXRDY)) {
  4014d2:	079e      	lsls	r6, r3, #30
  4014d4:	d412      	bmi.n	4014fc <twihs_master_read+0x6c>
		status = p_twihs->TWIHS_SR;
  4014d6:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4014d8:	05dd      	lsls	r5, r3, #23
  4014da:	d416      	bmi.n	40150a <twihs_master_read+0x7a>
		if (!timeout--) {
  4014dc:	3901      	subs	r1, #1
  4014de:	d1f8      	bne.n	4014d2 <twihs_master_read+0x42>
			return TWIHS_ERROR_TIMEOUT;
  4014e0:	2009      	movs	r0, #9
  4014e2:	e02a      	b.n	40153a <twihs_master_read+0xaa>
	if (len > 1) {
  4014e4:	2b01      	cmp	r3, #1
	val = addr[0];
  4014e6:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4014e8:	dde9      	ble.n	4014be <twihs_master_read+0x2e>
		val |= addr[1];
  4014ea:	784e      	ldrb	r6, [r1, #1]
	if (len > 2) {
  4014ec:	2b02      	cmp	r3, #2
		val |= addr[1];
  4014ee:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
	if (len > 2) {
  4014f2:	d0e4      	beq.n	4014be <twihs_master_read+0x2e>
		val |= addr[2];
  4014f4:	788b      	ldrb	r3, [r1, #2]
  4014f6:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
  4014fa:	e7e0      	b.n	4014be <twihs_master_read+0x2e>
		*buffer++ = p_twihs->TWIHS_RHR;
  4014fc:	6b03      	ldr	r3, [r0, #48]	; 0x30
		cnt--;
  4014fe:	3a01      	subs	r2, #1
		*buffer++ = p_twihs->TWIHS_RHR;
  401500:	f804 3b01 	strb.w	r3, [r4], #1
		status = p_twihs->TWIHS_SR;
  401504:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  401506:	05d9      	lsls	r1, r3, #23
  401508:	d5df      	bpl.n	4014ca <twihs_master_read+0x3a>
			return TWIHS_RECEIVE_NACK;
  40150a:	2005      	movs	r0, #5
}
  40150c:	bc70      	pop	{r4, r5, r6}
  40150e:	4770      	bx	lr
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401510:	2102      	movs	r1, #2
		if (!(status & TWIHS_SR_RXRDY)) {
  401512:	079d      	lsls	r5, r3, #30
		if (status & TWIHS_SR_NACK) {
  401514:	f247 5230 	movw	r2, #30000	; 0x7530
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401518:	6001      	str	r1, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  40151a:	d407      	bmi.n	40152c <twihs_master_read+0x9c>
		status = p_twihs->TWIHS_SR;
  40151c:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40151e:	05de      	lsls	r6, r3, #23
  401520:	d4f3      	bmi.n	40150a <twihs_master_read+0x7a>
		if (!timeout--) {
  401522:	3a01      	subs	r2, #1
  401524:	d0dc      	beq.n	4014e0 <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  401526:	079d      	lsls	r5, r3, #30
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401528:	6001      	str	r1, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  40152a:	d5f7      	bpl.n	40151c <twihs_master_read+0x8c>
		*buffer++ = p_twihs->TWIHS_RHR;
  40152c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40152e:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401530:	6a03      	ldr	r3, [r0, #32]
  401532:	07db      	lsls	r3, r3, #31
  401534:	d5fc      	bpl.n	401530 <twihs_master_read+0xa0>
	p_twihs->TWIHS_SR;
  401536:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  401538:	2000      	movs	r0, #0
}
  40153a:	bc70      	pop	{r4, r5, r6}
  40153c:	4770      	bx	lr
		return TWIHS_INVALID_ARGUMENT;
  40153e:	2001      	movs	r0, #1
  401540:	4770      	bx	lr
  401542:	bf00      	nop

00401544 <twihs_master_write>:
{
  401544:	4603      	mov	r3, r0
	uint32_t status, cnt = p_packet->length;
  401546:	68c8      	ldr	r0, [r1, #12]
	if (cnt == 0) {
  401548:	2800      	cmp	r0, #0
  40154a:	d034      	beq.n	4015b6 <twihs_master_write+0x72>
{
  40154c:	b470      	push	{r4, r5, r6}
	p_twihs->TWIHS_MMR = 0;
  40154e:	2600      	movs	r6, #0
	uint8_t *buffer = p_packet->buffer;
  401550:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  401552:	605e      	str	r6, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401554:	7c0a      	ldrb	r2, [r1, #16]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401556:	684d      	ldr	r5, [r1, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401558:	0412      	lsls	r2, r2, #16
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40155a:	022d      	lsls	r5, r5, #8
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  40155c:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401560:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401564:	432a      	orrs	r2, r5
  401566:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_IADR = 0;
  401568:	60de      	str	r6, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  40156a:	684a      	ldr	r2, [r1, #4]
	if (len == 0)
  40156c:	b98a      	cbnz	r2, 401592 <twihs_master_write+0x4e>
		return 0;
  40156e:	4615      	mov	r5, r2
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401570:	60dd      	str	r5, [r3, #12]
		status = p_twihs->TWIHS_SR;
  401572:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  401574:	05d6      	lsls	r6, r2, #23
  401576:	d409      	bmi.n	40158c <twihs_master_write+0x48>
		if (!(status & TWIHS_SR_TXRDY)) {
  401578:	0755      	lsls	r5, r2, #29
  40157a:	d5fa      	bpl.n	401572 <twihs_master_write+0x2e>
		p_twihs->TWIHS_THR = *buffer++;
  40157c:	f814 2b01 	ldrb.w	r2, [r4], #1
	while (cnt > 0) {
  401580:	3801      	subs	r0, #1
		p_twihs->TWIHS_THR = *buffer++;
  401582:	635a      	str	r2, [r3, #52]	; 0x34
	while (cnt > 0) {
  401584:	d013      	beq.n	4015ae <twihs_master_write+0x6a>
		status = p_twihs->TWIHS_SR;
  401586:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  401588:	05d6      	lsls	r6, r2, #23
  40158a:	d5f5      	bpl.n	401578 <twihs_master_write+0x34>
			return TWIHS_RECEIVE_NACK;
  40158c:	2005      	movs	r0, #5
}
  40158e:	bc70      	pop	{r4, r5, r6}
  401590:	4770      	bx	lr
	if (len > 1) {
  401592:	2a01      	cmp	r2, #1
	val = addr[0];
  401594:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  401596:	ddeb      	ble.n	401570 <twihs_master_write+0x2c>
		val |= addr[1];
  401598:	784e      	ldrb	r6, [r1, #1]
	if (len > 2) {
  40159a:	2a02      	cmp	r2, #2
		val |= addr[1];
  40159c:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
	if (len > 2) {
  4015a0:	d0e6      	beq.n	401570 <twihs_master_write+0x2c>
		val |= addr[2];
  4015a2:	788a      	ldrb	r2, [r1, #2]
  4015a4:	ea42 2505 	orr.w	r5, r2, r5, lsl #8
  4015a8:	e7e2      	b.n	401570 <twihs_master_write+0x2c>
		if (status & TWIHS_SR_TXRDY) {
  4015aa:	0751      	lsls	r1, r2, #29
  4015ac:	d405      	bmi.n	4015ba <twihs_master_write+0x76>
		status = p_twihs->TWIHS_SR;
  4015ae:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWIHS_SR_NACK) {
  4015b0:	05d4      	lsls	r4, r2, #23
  4015b2:	d4eb      	bmi.n	40158c <twihs_master_write+0x48>
  4015b4:	e7f9      	b.n	4015aa <twihs_master_write+0x66>
		return TWIHS_INVALID_ARGUMENT;
  4015b6:	2001      	movs	r0, #1
  4015b8:	4770      	bx	lr
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  4015ba:	2202      	movs	r2, #2
  4015bc:	601a      	str	r2, [r3, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  4015be:	6a1a      	ldr	r2, [r3, #32]
  4015c0:	07d2      	lsls	r2, r2, #31
  4015c2:	d5fc      	bpl.n	4015be <twihs_master_write+0x7a>
}
  4015c4:	bc70      	pop	{r4, r5, r6}
  4015c6:	4770      	bx	lr

004015c8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4015c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015ca:	4603      	mov	r3, r0
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015cc:	4c24      	ldr	r4, [pc, #144]	; (401660 <usart_init_rs232+0x98>)
	p_usart->US_MR = 0;
  4015ce:	2000      	movs	r0, #0
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015d0:	f04f 0e88 	mov.w	lr, #136	; 0x88
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4015d4:	f8c3 40e4 	str.w	r4, [r3, #228]	; 0xe4
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015d8:	2724      	movs	r7, #36	; 0x24
	p_usart->US_CR = US_CR_RSTSTA;
  4015da:	f44f 7680 	mov.w	r6, #256	; 0x100
	p_usart->US_CR = US_CR_RTSDIS;
  4015de:	f44f 2500 	mov.w	r5, #524288	; 0x80000
	ul_reg_val = 0;
  4015e2:	4c20      	ldr	r4, [pc, #128]	; (401664 <usart_init_rs232+0x9c>)
	p_usart->US_MR = 0;
  4015e4:	6058      	str	r0, [r3, #4]
	ul_reg_val = 0;
  4015e6:	6020      	str	r0, [r4, #0]
	p_usart->US_RTOR = 0;
  4015e8:	6258      	str	r0, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4015ea:	6298      	str	r0, [r3, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015ec:	f8c3 e000 	str.w	lr, [r3]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015f0:	601f      	str	r7, [r3, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4015f2:	601e      	str	r6, [r3, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4015f4:	601d      	str	r5, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4015f6:	b361      	cbz	r1, 401652 <usart_init_rs232+0x8a>
  4015f8:	6808      	ldr	r0, [r1, #0]
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4015fa:	0105      	lsls	r5, r0, #4
  4015fc:	42aa      	cmp	r2, r5
  4015fe:	d31c      	bcc.n	40163a <usart_init_rs232+0x72>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401600:	0868      	lsrs	r0, r5, #1
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401602:	f64f 76fe 	movw	r6, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401606:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
  40160a:	fbb2 f2f5 	udiv	r2, r2, r5
	cd = cd_fp >> 3;
  40160e:	08d5      	lsrs	r5, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401610:	1e68      	subs	r0, r5, #1
  401612:	42b0      	cmp	r0, r6
  401614:	d81d      	bhi.n	401652 <usart_init_rs232+0x8a>
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401616:	0412      	lsls	r2, r2, #16
	p_usart->US_MR |= ul_reg_val;
  401618:	2000      	movs	r0, #0
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40161a:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40161e:	432a      	orrs	r2, r5
  401620:	621a      	str	r2, [r3, #32]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401622:	684d      	ldr	r5, [r1, #4]
  401624:	688a      	ldr	r2, [r1, #8]
  401626:	690f      	ldr	r7, [r1, #16]
  401628:	432a      	orrs	r2, r5
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40162a:	68ce      	ldr	r6, [r1, #12]
	p_usart->US_MR |= ul_reg_val;
  40162c:	6859      	ldr	r1, [r3, #4]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40162e:	433a      	orrs	r2, r7
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401630:	4332      	orrs	r2, r6
	p_usart->US_MR |= ul_reg_val;
  401632:	4311      	orrs	r1, r2
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401634:	6022      	str	r2, [r4, #0]
	p_usart->US_MR |= ul_reg_val;
  401636:	6059      	str	r1, [r3, #4]
  401638:	bdf0      	pop	{r4, r5, r6, r7, pc}
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40163a:	00c0      	lsls	r0, r0, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40163c:	f64f 76fe 	movw	r6, #65534	; 0xfffe
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401640:	00d2      	lsls	r2, r2, #3
  401642:	eb02 0250 	add.w	r2, r2, r0, lsr #1
  401646:	fbb2 f2f0 	udiv	r2, r2, r0
	cd = cd_fp >> 3;
  40164a:	08d5      	lsrs	r5, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40164c:	1e68      	subs	r0, r5, #1
  40164e:	42b0      	cmp	r0, r6
  401650:	d901      	bls.n	401656 <usart_init_rs232+0x8e>
		return 1;
  401652:	2001      	movs	r0, #1
  401654:	bdf0      	pop	{r4, r5, r6, r7, pc}
		p_usart->US_MR |= US_MR_OVER;
  401656:	6858      	ldr	r0, [r3, #4]
  401658:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
  40165c:	6058      	str	r0, [r3, #4]
  40165e:	e7da      	b.n	401616 <usart_init_rs232+0x4e>
  401660:	55534100 	.word	0x55534100
  401664:	2041c09c 	.word	0x2041c09c

00401668 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401668:	2340      	movs	r3, #64	; 0x40
  40166a:	6003      	str	r3, [r0, #0]
  40166c:	4770      	bx	lr
  40166e:	bf00      	nop

00401670 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401670:	2310      	movs	r3, #16
  401672:	6003      	str	r3, [r0, #0]
  401674:	4770      	bx	lr
  401676:	bf00      	nop

00401678 <usart_enable_interrupt>:
	p_usart->US_IER = ul_sources;
  401678:	6081      	str	r1, [r0, #8]
  40167a:	4770      	bx	lr

0040167c <usart_get_status>:
	return p_usart->US_CSR;
  40167c:	6940      	ldr	r0, [r0, #20]
}
  40167e:	4770      	bx	lr

00401680 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401680:	6942      	ldr	r2, [r0, #20]
{
  401682:	4603      	mov	r3, r0
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401684:	0792      	lsls	r2, r2, #30
  401686:	d504      	bpl.n	401692 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401688:	f3c1 0108 	ubfx	r1, r1, #0, #9
	return 0;
  40168c:	2000      	movs	r0, #0
	p_usart->US_THR = US_THR_TXCHR(c);
  40168e:	61d9      	str	r1, [r3, #28]
	return 0;
  401690:	4770      	bx	lr
		return 1;
  401692:	2001      	movs	r0, #1
}
  401694:	4770      	bx	lr
  401696:	bf00      	nop

00401698 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401698:	6943      	ldr	r3, [r0, #20]
  40169a:	07db      	lsls	r3, r3, #31
  40169c:	d505      	bpl.n	4016aa <usart_read+0x12>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40169e:	6983      	ldr	r3, [r0, #24]
	return 0;
  4016a0:	2000      	movs	r0, #0
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4016a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4016a6:	600b      	str	r3, [r1, #0]
	return 0;
  4016a8:	4770      	bx	lr
		return 1;
  4016aa:	2001      	movs	r0, #1
}
  4016ac:	4770      	bx	lr
  4016ae:	bf00      	nop

004016b0 <xdmac_configure_transfer>:
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  4016b0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4016b4:	6853      	ldr	r3, [r2, #4]
  4016b6:	6dc8      	ldr	r0, [r1, #92]	; 0x5c
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  4016b8:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4016ba:	6893      	ldr	r3, [r2, #8]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  4016bc:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4016be:	6813      	ldr	r3, [r2, #0]
  4016c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016c4:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4016c6:	6913      	ldr	r3, [r2, #16]
  4016c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4016cc:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4016ce:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  4016d0:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  4016d2:	6993      	ldr	r3, [r2, #24]
  4016d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016d8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4016dc:	69d3      	ldr	r3, [r2, #28]
  4016de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4016e2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  4016e6:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  4016e8:	678b      	str	r3, [r1, #120]	; 0x78
  4016ea:	4770      	bx	lr

004016ec <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4016ec:	b570      	push	{r4, r5, r6, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4016ee:	4810      	ldr	r0, [pc, #64]	; (401730 <sysclk_init+0x44>)
  4016f0:	4d10      	ldr	r5, [pc, #64]	; (401734 <sysclk_init+0x48>)
  4016f2:	47a8      	blx	r5
	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
		break;

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4016f4:	2020      	movs	r0, #32
  4016f6:	4b10      	ldr	r3, [pc, #64]	; (401738 <sysclk_init+0x4c>)
  4016f8:	4c10      	ldr	r4, [pc, #64]	; (40173c <sysclk_init+0x50>)
  4016fa:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4016fc:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4016fe:	2800      	cmp	r0, #0
  401700:	d0fc      	beq.n	4016fc <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401702:	4b0f      	ldr	r3, [pc, #60]	; (401740 <sysclk_init+0x54>)
  401704:	4798      	blx	r3
  401706:	4c0f      	ldr	r4, [pc, #60]	; (401744 <sysclk_init+0x58>)
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401708:	4b0f      	ldr	r3, [pc, #60]	; (401748 <sysclk_init+0x5c>)
  40170a:	4a10      	ldr	r2, [pc, #64]	; (40174c <sysclk_init+0x60>)
  40170c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40170e:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401710:	2800      	cmp	r0, #0
  401712:	d0fc      	beq.n	40170e <sysclk_init+0x22>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401714:	2002      	movs	r0, #2
  401716:	4b0e      	ldr	r3, [pc, #56]	; (401750 <sysclk_init+0x64>)
  401718:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40171a:	4b0e      	ldr	r3, [pc, #56]	; (401754 <sysclk_init+0x68>)
  40171c:	2000      	movs	r0, #0
  40171e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401720:	4b0d      	ldr	r3, [pc, #52]	; (401758 <sysclk_init+0x6c>)
  401722:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401724:	462b      	mov	r3, r5
  401726:	4802      	ldr	r0, [pc, #8]	; (401730 <sysclk_init+0x44>)

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401728:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	system_init_flash(sysclk_get_cpu_hz());
  40172c:	4718      	bx	r3
  40172e:	bf00      	nop
  401730:	11e1a300 	.word	0x11e1a300
  401734:	004024a1 	.word	0x004024a1
  401738:	004021b9 	.word	0x004021b9
  40173c:	00402205 	.word	0x00402205
  401740:	00402215 	.word	0x00402215
  401744:	00402225 	.word	0x00402225
  401748:	400e0600 	.word	0x400e0600
  40174c:	20183f01 	.word	0x20183f01
  401750:	00402135 	.word	0x00402135
  401754:	00402165 	.word	0x00402165
  401758:	004023b9 	.word	0x004023b9

0040175c <board_init>:

void board_init(void)
{
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40175c:	4ba4      	ldr	r3, [pc, #656]	; (4019f0 <board_init+0x294>)
  40175e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
{
  401762:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	WDT->WDT_MR = WDT_MR_WDDIS;
  401766:	605a      	str	r2, [r3, #4]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401768:	f3bf 8f5f 	dmb	sy
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  40176c:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 401a64 <board_init+0x308>
	dw_region_attr =
  401770:	4fa0      	ldr	r7, [pc, #640]	; (4019f4 <board_init+0x298>)
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401772:	4ea1      	ldr	r6, [pc, #644]	; (4019f8 <board_init+0x29c>)
  401774:	4640      	mov	r0, r8
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401776:	4da1      	ldr	r5, [pc, #644]	; (4019fc <board_init+0x2a0>)
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  401778:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40177a:	ea40 0107 	orr.w	r1, r0, r7
  40177e:	2011      	movs	r0, #17
  401780:	47a8      	blx	r5
		mpu_cal_mpu_region_size(IFLASH_END_ADDRESS - IFLASH_START_ADDRESS) |
  401782:	489f      	ldr	r0, [pc, #636]	; (401a00 <board_init+0x2a4>)
  401784:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401786:	499f      	ldr	r1, [pc, #636]	; (401a04 <board_init+0x2a8>)
	dw_region_attr =
  401788:	4c9f      	ldr	r4, [pc, #636]	; (401a08 <board_init+0x2ac>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  40178a:	4301      	orrs	r1, r0
  40178c:	489f      	ldr	r0, [pc, #636]	; (401a0c <board_init+0x2b0>)
  40178e:	47a8      	blx	r5
		mpu_cal_mpu_region_size(DTCM_END_ADDRESS - DTCM_START_ADDRESS) |
  401790:	4640      	mov	r0, r8
  401792:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  401794:	ea40 0107 	orr.w	r1, r0, r7
  401798:	489d      	ldr	r0, [pc, #628]	; (401a10 <board_init+0x2b4>)
  40179a:	47a8      	blx	r5
		mpu_cal_mpu_region_size(SRAM_FIRST_END_ADDRESS - SRAM_FIRST_START_ADDRESS)
  40179c:	489d      	ldr	r0, [pc, #628]	; (401a14 <board_init+0x2b8>)
  40179e:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017a0:	ea40 0104 	orr.w	r1, r0, r4
  4017a4:	489c      	ldr	r0, [pc, #624]	; (401a18 <board_init+0x2bc>)
  4017a6:	47a8      	blx	r5
		mpu_cal_mpu_region_size(SRAM_SECOND_END_ADDRESS - SRAM_SECOND_START_ADDRESS) |
  4017a8:	489c      	ldr	r0, [pc, #624]	; (401a1c <board_init+0x2c0>)
  4017aa:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017ac:	ea40 0104 	orr.w	r1, r0, r4
  4017b0:	489b      	ldr	r0, [pc, #620]	; (401a20 <board_init+0x2c4>)
  4017b2:	47a8      	blx	r5
		mpu_cal_mpu_region_size(PERIPHERALS_END_ADDRESS - PERIPHERALS_START_ADDRESS)
  4017b4:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  4017b8:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017ba:	499a      	ldr	r1, [pc, #616]	; (401a24 <board_init+0x2c8>)
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4017bc:	4c9a      	ldr	r4, [pc, #616]	; (401a28 <board_init+0x2cc>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017be:	4301      	orrs	r1, r0
  4017c0:	489a      	ldr	r0, [pc, #616]	; (401a2c <board_init+0x2d0>)
  4017c2:	47a8      	blx	r5
		mpu_cal_mpu_region_size(EXT_EBI_END_ADDRESS - EXT_EBI_START_ADDRESS) |
  4017c4:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  4017c8:	47b0      	blx	r6
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  4017ca:	4999      	ldr	r1, [pc, #612]	; (401a30 <board_init+0x2d4>)
  4017cc:	4301      	orrs	r1, r0
  4017ce:	4899      	ldr	r0, [pc, #612]	; (401a34 <board_init+0x2d8>)
  4017d0:	47a8      	blx	r5
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4017d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  4017d4:	2005      	movs	r0, #5
  4017d6:	4a98      	ldr	r2, [pc, #608]	; (401a38 <board_init+0x2dc>)
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  4017d8:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  4017dc:	6263      	str	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  4017de:	4790      	blx	r2
  __ASM volatile ("dsb");
  4017e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017e4:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb");
  4017e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017ec:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4017f0:	f04f 0900 	mov.w	r9, #0
  4017f4:	f8c4 9250 	str.w	r9, [r4, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4017f8:	6963      	ldr	r3, [r4, #20]
  4017fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4017fe:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb");
  401800:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401804:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401808:	4b8c      	ldr	r3, [pc, #560]	; (401a3c <board_init+0x2e0>)
  40180a:	498d      	ldr	r1, [pc, #564]	; (401a40 <board_init+0x2e4>)
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40180c:	4a8d      	ldr	r2, [pc, #564]	; (401a44 <board_init+0x2e8>)
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40180e:	6059      	str	r1, [r3, #4]
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401810:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  401812:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401816:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  40181a:	f8d4 3290 	ldr.w	r3, [r4, #656]	; 0x290
  40181e:	f023 0301 	bic.w	r3, r3, #1
  401822:	f8c4 3290 	str.w	r3, [r4, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401826:	f8d4 3294 	ldr.w	r3, [r4, #660]	; 0x294
  40182a:	f023 0301 	bic.w	r3, r3, #1
  40182e:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  __ASM volatile ("dsb");
  401832:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401836:	f3bf 8f6f 	isb	sy
  40183a:	4c83      	ldr	r4, [pc, #524]	; (401a48 <board_init+0x2ec>)
  40183c:	200a      	movs	r0, #10
  40183e:	47a0      	blx	r4
  401840:	200b      	movs	r0, #11
  401842:	47a0      	blx	r4
  401844:	200c      	movs	r0, #12
  401846:	47a0      	blx	r4
  401848:	2010      	movs	r0, #16
  40184a:	47a0      	blx	r4
  40184c:	2011      	movs	r0, #17
  40184e:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401850:	f44f 7500 	mov.w	r5, #512	; 0x200
  401854:	4c7d      	ldr	r4, [pc, #500]	; (401a4c <board_init+0x2f0>)
  401856:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  40185a:	4f7d      	ldr	r7, [pc, #500]	; (401a50 <board_init+0x2f4>)
		base->PIO_PUDR = mask;
  40185c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401860:	6123      	str	r3, [r4, #16]
		base->PIO_PUDR = mask;
  401862:	2610      	movs	r6, #16
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401864:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_PUDR = mask;
  401868:	f04f 0e08 	mov.w	lr, #8
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40186c:	6323      	str	r3, [r4, #48]	; 0x30
	ioport_set_pin_mode(SD_MMC_0_CD_GPIO, SD_MMC_0_CD_FLAGS);
#endif

#ifdef CONF_BOARD_ILI9488
	/**LCD pin configure on EBI*/
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  40186e:	4638      	mov	r0, r7
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401870:	613d      	str	r5, [r7, #16]
  401872:	464b      	mov	r3, r9
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401874:	f8c7 50a0 	str.w	r5, [r7, #160]	; 0xa0
  401878:	f44f 5200 	mov.w	r2, #8192	; 0x2000
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40187c:	633d      	str	r5, [r7, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40187e:	6165      	str	r5, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401880:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		base->PIO_PUER = mask;
  401884:	6665      	str	r5, [r4, #100]	; 0x64
		base->PIO_PPDDR = mask;
  401886:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40188a:	6565      	str	r5, [r4, #84]	; 0x54
		base->PIO_IFER = mask;
  40188c:	6225      	str	r5, [r4, #32]
		base->PIO_IFSCER = mask;
  40188e:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  401892:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401896:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 401a68 <board_init+0x30c>
  40189a:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
  40189e:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4018a2:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  4018a6:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
  4018aa:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4018ae:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4018b2:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4018b6:	f8c4 50b0 	str.w	r5, [r4, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4018ba:	6621      	str	r1, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018bc:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018c0:	6561      	str	r1, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018c2:	6261      	str	r1, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018c4:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4018c8:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
  4018cc:	f42c 1c00 	bic.w	ip, ip, #2097152	; 0x200000
  4018d0:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4018d4:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  4018d8:	f42c 1c00 	bic.w	ip, ip, #2097152	; 0x200000
  4018dc:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018e0:	6061      	str	r1, [r4, #4]
  4018e2:	f8d8 1114 	ldr.w	r1, [r8, #276]	; 0x114
  4018e6:	ea41 0c06 	orr.w	ip, r1, r6
		base->PIO_PUDR = mask;
  4018ea:	495a      	ldr	r1, [pc, #360]	; (401a54 <board_init+0x2f8>)
  4018ec:	f8c8 c114 	str.w	ip, [r8, #276]	; 0x114
  4018f0:	660e      	str	r6, [r1, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018f2:	f8c1 6090 	str.w	r6, [r1, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018f6:	654e      	str	r6, [r1, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018f8:	624e      	str	r6, [r1, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018fa:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4018fe:	f8d1 c070 	ldr.w	ip, [r1, #112]	; 0x70
	pio_configure(PIN_EBI_RESET_PIO, PIN_EBI_RESET_TYPE, PIN_EBI_RESET_MASK, PIN_EBI_RESET_ATTRI);
  401902:	f8df 8168 	ldr.w	r8, [pc, #360]	; 401a6c <board_init+0x310>
  401906:	ea4c 0c06 	orr.w	ip, ip, r6
  40190a:	f8c1 c070 	str.w	ip, [r1, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40190e:	f8d1 c074 	ldr.w	ip, [r1, #116]	; 0x74
  401912:	ea4c 0c06 	orr.w	ip, ip, r6
  401916:	f8c1 c074 	str.w	ip, [r1, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40191a:	604e      	str	r6, [r1, #4]
  40191c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
		base->PIO_PUDR = mask;
  401920:	f8c4 e060 	str.w	lr, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401924:	f8c4 e090 	str.w	lr, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401928:	f8c4 e054 	str.w	lr, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  40192c:	f8c4 e024 	str.w	lr, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401930:	f8c4 e080 	str.w	lr, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401934:	f8d4 c070 	ldr.w	ip, [r4, #112]	; 0x70
  401938:	f02c 0c08 	bic.w	ip, ip, #8
  40193c:	f8c4 c070 	str.w	ip, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401940:	f8d4 c074 	ldr.w	ip, [r4, #116]	; 0x74
  401944:	f02c 0c08 	bic.w	ip, ip, #8
  401948:	f8c4 c074 	str.w	ip, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40194c:	f8c4 e004 	str.w	lr, [r4, #4]
		base->PIO_PUDR = mask;
  401950:	6626      	str	r6, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401952:	f8c4 6090 	str.w	r6, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  401956:	6566      	str	r6, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  401958:	6266      	str	r6, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40195a:	f8c4 6080 	str.w	r6, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40195e:	f8d4 e070 	ldr.w	lr, [r4, #112]	; 0x70
  401962:	f02e 0e10 	bic.w	lr, lr, #16
  401966:	f8c4 e070 	str.w	lr, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40196a:	f8d4 e074 	ldr.w	lr, [r4, #116]	; 0x74
  40196e:	f02e 0e10 	bic.w	lr, lr, #16
  401972:	f8c4 e074 	str.w	lr, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401976:	6066      	str	r6, [r4, #4]
  401978:	47c0      	blx	r8
	pio_configure(PIN_EBI_CDS_PIO, PIN_EBI_CDS_TYPE, PIN_EBI_CDS_MASK, PIN_EBI_CDS_ATTRI);
  40197a:	464b      	mov	r3, r9
  40197c:	4638      	mov	r0, r7
  40197e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401982:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401986:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAL_PIO, PIN_EBI_DATAL_TYPE, PIN_EBI_DATAL_MASK, PIN_EBI_DATAL_ATTRI);
  401988:	4638      	mov	r0, r7
  40198a:	2301      	movs	r3, #1
  40198c:	22ff      	movs	r2, #255	; 0xff
  40198e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401992:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_0_PIO, PIN_EBI_DATAH_0_TYPE, PIN_EBI_DATAH_0_MASK, PIN_EBI_DATAH_0_ATTRI);
  401994:	2301      	movs	r3, #1
  401996:	223f      	movs	r2, #63	; 0x3f
  401998:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40199c:	482e      	ldr	r0, [pc, #184]	; (401a58 <board_init+0x2fc>)
  40199e:	47c0      	blx	r8
	pio_configure(PIN_EBI_DATAH_1_PIO, PIN_EBI_DATAH_1_TYPE, PIN_EBI_DATAH_1_MASK, PIN_EBI_DATAH_1_ATTRI);
  4019a0:	4620      	mov	r0, r4
  4019a2:	2301      	movs	r3, #1
  4019a4:	f44f 32c0 	mov.w	r2, #98304	; 0x18000
  4019a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019ac:	47c0      	blx	r8
	pio_configure(PIN_EBI_NWE_PIO, PIN_EBI_NWE_TYPE, PIN_EBI_NWE_MASK, PIN_EBI_NWE_ATTRI);
  4019ae:	4638      	mov	r0, r7
  4019b0:	2301      	movs	r3, #1
  4019b2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4019b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019ba:	47c0      	blx	r8
	pio_configure(PIN_EBI_NRD_PIO, PIN_EBI_NRD_TYPE, PIN_EBI_NRD_MASK, PIN_EBI_NRD_ATTRI);
  4019bc:	4638      	mov	r0, r7
  4019be:	2301      	movs	r3, #1
  4019c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4019c4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019c8:	47c0      	blx	r8
	pio_configure(PIN_EBI_CS_PIO, PIN_EBI_CS_TYPE, PIN_EBI_CS_MASK, PIN_EBI_CS_ATTRI);
  4019ca:	2301      	movs	r3, #1
  4019cc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4019d0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019d4:	4821      	ldr	r0, [pc, #132]	; (401a5c <board_init+0x300>)
  4019d6:	47c0      	blx	r8
	pio_configure(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_TYPE, PIN_EBI_BACKLIGHT_MASK, PIN_EBI_BACKLIGHT_ATTRI);
  4019d8:	464b      	mov	r3, r9
  4019da:	462a      	mov	r2, r5
  4019dc:	4638      	mov	r0, r7
  4019de:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4019e2:	47c0      	blx	r8
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4019e4:	4629      	mov	r1, r5
  4019e6:	4638      	mov	r0, r7
  4019e8:	4b1d      	ldr	r3, [pc, #116]	; (401a60 <board_init+0x304>)
	pio_configure_pin(ISI_PCK_PIO, ISI_PCK_FLAGS);
	pio_configure_pin(ISI_PCK0_PIO, ISI_PCK0_FLAGS);
	pio_configure_pin(OV_PWD_GPIO, OV_PWD_FLAGS);
	pio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
#endif
}
  4019ea:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	pio_set(PIN_EBI_BACKLIGHT_PIO, PIN_EBI_BACKLIGHT_MASK);
  4019ee:	4718      	bx	r3
  4019f0:	400e1850 	.word	0x400e1850
  4019f4:	01000001 	.word	0x01000001
  4019f8:	00401a89 	.word	0x00401a89
  4019fc:	00401a7d 	.word	0x00401a7d
  401a00:	001fffff 	.word	0x001fffff
  401a04:	06230001 	.word	0x06230001
  401a08:	03230001 	.word	0x03230001
  401a0c:	00400012 	.word	0x00400012
  401a10:	20000013 	.word	0x20000013
  401a14:	0003ffff 	.word	0x0003ffff
  401a18:	20400014 	.word	0x20400014
  401a1c:	0001ffff 	.word	0x0001ffff
  401a20:	20440015 	.word	0x20440015
  401a24:	13010001 	.word	0x13010001
  401a28:	e000ed00 	.word	0xe000ed00
  401a2c:	40000016 	.word	0x40000016
  401a30:	03000001 	.word	0x03000001
  401a34:	60000017 	.word	0x60000017
  401a38:	00401a71 	.word	0x00401a71
  401a3c:	400e0c00 	.word	0x400e0c00
  401a40:	5a00080c 	.word	0x5a00080c
  401a44:	5a00070c 	.word	0x5a00070c
  401a48:	00402235 	.word	0x00402235
  401a4c:	400e0e00 	.word	0x400e0e00
  401a50:	400e1200 	.word	0x400e1200
  401a54:	400e1000 	.word	0x400e1000
  401a58:	400e1600 	.word	0x400e1600
  401a5c:	400e1400 	.word	0x400e1400
  401a60:	00401aad 	.word	0x00401aad
  401a64:	003fffff 	.word	0x003fffff
  401a68:	40088000 	.word	0x40088000
  401a6c:	00401ab1 	.word	0x00401ab1

00401a70 <mpu_enable>:
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void mpu_enable(uint32_t dw_mpu_enable)
{
	MPU->CTRL = dw_mpu_enable ;
  401a70:	4b01      	ldr	r3, [pc, #4]	; (401a78 <mpu_enable+0x8>)
  401a72:	6058      	str	r0, [r3, #4]
  401a74:	4770      	bx	lr
  401a76:	bf00      	nop
  401a78:	e000ed90 	.word	0xe000ed90

00401a7c <mpu_set_region>:
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void mpu_set_region(uint32_t dw_region_base_addr, uint32_t dw_region_attr)
{
	MPU->RBAR = dw_region_base_addr;
  401a7c:	4b01      	ldr	r3, [pc, #4]	; (401a84 <mpu_set_region+0x8>)
  401a7e:	60d8      	str	r0, [r3, #12]
	MPU->RASR = dw_region_attr;
  401a80:	6119      	str	r1, [r3, #16]
  401a82:	4770      	bx	lr
  401a84:	e000ed90 	.word	0xe000ed90

00401a88 <mpu_cal_mpu_region_size>:
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;

	while( dwReturnValue < 31 ) {
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a88:	2820      	cmp	r0, #32
  401a8a:	d90d      	bls.n	401aa8 <mpu_cal_mpu_region_size+0x20>
  401a8c:	2240      	movs	r2, #64	; 0x40
  401a8e:	2305      	movs	r3, #5
  401a90:	e002      	b.n	401a98 <mpu_cal_mpu_region_size+0x10>
			break;
		} else {
			dwReturnValue++;
  401a92:	3301      	adds	r3, #1
	while( dwReturnValue < 31 ) {
  401a94:	2b1f      	cmp	r3, #31
  401a96:	d005      	beq.n	401aa4 <mpu_cal_mpu_region_size+0x1c>
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a98:	4290      	cmp	r0, r2
		}
		dwRegionSize <<= 1;
  401a9a:	ea4f 0242 	mov.w	r2, r2, lsl #1
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  401a9e:	d8f8      	bhi.n	401a92 <mpu_cal_mpu_region_size+0xa>
  401aa0:	0058      	lsls	r0, r3, #1
  401aa2:	4770      	bx	lr
  401aa4:	203e      	movs	r0, #62	; 0x3e
  401aa6:	4770      	bx	lr
  401aa8:	2008      	movs	r0, #8
	}

	return ( dwReturnValue << 1 );
}
  401aaa:	4770      	bx	lr

00401aac <pio_set>:
  401aac:	6301      	str	r1, [r0, #48]	; 0x30
  401aae:	4770      	bx	lr

00401ab0 <pio_configure>:
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
	/* Configure pins */
	switch (ul_type) {
  401ab0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
{
  401ab4:	b430      	push	{r4, r5}
	switch (ul_type) {
  401ab6:	d03b      	beq.n	401b30 <pio_configure+0x80>
  401ab8:	d931      	bls.n	401b1e <pio_configure+0x6e>
  401aba:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401abe:	d01b      	beq.n	401af8 <pio_configure+0x48>
  401ac0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401ac4:	d018      	beq.n	401af8 <pio_configure+0x48>
  401ac6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401aca:	d003      	beq.n	401ad4 <pio_configure+0x24>
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
		break;

	default:
		return 0;
  401acc:	2300      	movs	r3, #0
	}

	return 1;
}
  401ace:	bc30      	pop	{r4, r5}
  401ad0:	4618      	mov	r0, r3
  401ad2:	4770      	bx	lr
	if (ul_pull_up_enable) {
  401ad4:	07dd      	lsls	r5, r3, #31
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401ad6:	6442      	str	r2, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401ad8:	d448      	bmi.n	401b6c <pio_configure+0xbc>
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401ada:	f013 0f0a 	tst.w	r3, #10
		p_pio->PIO_PUDR = ul_mask;
  401ade:	6602      	str	r2, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401ae0:	d048      	beq.n	401b74 <pio_configure+0xc4>
	if (ul_attribute & PIO_DEGLITCH) {
  401ae2:	079c      	lsls	r4, r3, #30
		p_pio->PIO_IFER = ul_mask;
  401ae4:	6202      	str	r2, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401ae6:	d548      	bpl.n	401b7a <pio_configure+0xca>
		p_pio->PIO_IFSCDR = ul_mask;
  401ae8:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
	return 1;
  401aec:	2301      	movs	r3, #1
	p_pio->PIO_ODR = ul_mask;
  401aee:	6142      	str	r2, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401af0:	6002      	str	r2, [r0, #0]
}
  401af2:	4618      	mov	r0, r3
  401af4:	bc30      	pop	{r4, r5}
  401af6:	4770      	bx	lr
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401af8:	f003 0404 	and.w	r4, r3, #4
	if (ul_pull_up_enable) {
  401afc:	07db      	lsls	r3, r3, #31
	p_pio->PIO_IDR = ul_mask;
  401afe:	6442      	str	r2, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401b00:	d52f      	bpl.n	401b62 <pio_configure+0xb2>
		p_pio->PIO_PUER = ul_mask;
  401b02:	6642      	str	r2, [r0, #100]	; 0x64
	if (ul_multidrive_enable) {
  401b04:	2c00      	cmp	r4, #0
  401b06:	d02f      	beq.n	401b68 <pio_configure+0xb8>
		p_pio->PIO_MDER = ul_mask;
  401b08:	6502      	str	r2, [r0, #80]	; 0x50
	if (ul_default_level) {
  401b0a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401b0e:	d04e      	beq.n	401bae <pio_configure+0xfe>
		p_pio->PIO_CODR = ul_mask;
  401b10:	6342      	str	r2, [r0, #52]	; 0x34
	return 1;
  401b12:	2301      	movs	r3, #1
	p_pio->PIO_OER = ul_mask;
  401b14:	6102      	str	r2, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401b16:	6002      	str	r2, [r0, #0]
}
  401b18:	4618      	mov	r0, r3
  401b1a:	bc30      	pop	{r4, r5}
  401b1c:	4770      	bx	lr
	switch (ul_type) {
  401b1e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401b22:	d005      	beq.n	401b30 <pio_configure+0x80>
  401b24:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401b28:	d002      	beq.n	401b30 <pio_configure+0x80>
  401b2a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401b2e:	d1cd      	bne.n	401acc <pio_configure+0x1c>
	switch (ul_type) {
  401b30:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
	p_pio->PIO_IDR = ul_mask;
  401b34:	6442      	str	r2, [r0, #68]	; 0x44
	switch (ul_type) {
  401b36:	d03c      	beq.n	401bb2 <pio_configure+0x102>
  401b38:	d924      	bls.n	401b84 <pio_configure+0xd4>
  401b3a:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401b3e:	d042      	beq.n	401bc6 <pio_configure+0x116>
  401b40:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401b44:	d105      	bne.n	401b52 <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b46:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401b48:	4311      	orrs	r1, r2
  401b4a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b4c:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401b4e:	4311      	orrs	r1, r2
  401b50:	6741      	str	r1, [r0, #116]	; 0x74
	if (ul_pull_up_enable) {
  401b52:	07db      	lsls	r3, r3, #31
	p_pio->PIO_PDR = ul_mask;
  401b54:	6042      	str	r2, [r0, #4]
	if (ul_pull_up_enable) {
  401b56:	d525      	bpl.n	401ba4 <pio_configure+0xf4>
	return 1;
  401b58:	2301      	movs	r3, #1
		p_pio->PIO_PUER = ul_mask;
  401b5a:	6642      	str	r2, [r0, #100]	; 0x64
}
  401b5c:	4618      	mov	r0, r3
  401b5e:	bc30      	pop	{r4, r5}
  401b60:	4770      	bx	lr
		p_pio->PIO_PUDR = ul_mask;
  401b62:	6602      	str	r2, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401b64:	2c00      	cmp	r4, #0
  401b66:	d1cf      	bne.n	401b08 <pio_configure+0x58>
		p_pio->PIO_MDDR = ul_mask;
  401b68:	6542      	str	r2, [r0, #84]	; 0x54
  401b6a:	e7ce      	b.n	401b0a <pio_configure+0x5a>
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401b6c:	f013 0f0a 	tst.w	r3, #10
		p_pio->PIO_PUER = ul_mask;
  401b70:	6642      	str	r2, [r0, #100]	; 0x64
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401b72:	d1b6      	bne.n	401ae2 <pio_configure+0x32>
	if (ul_attribute & PIO_DEGLITCH) {
  401b74:	079c      	lsls	r4, r3, #30
		p_pio->PIO_IFDR = ul_mask;
  401b76:	6242      	str	r2, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  401b78:	d4b6      	bmi.n	401ae8 <pio_configure+0x38>
		if (ul_attribute & PIO_DEBOUNCE) {
  401b7a:	0719      	lsls	r1, r3, #28
  401b7c:	d5b6      	bpl.n	401aec <pio_configure+0x3c>
			p_pio->PIO_IFSCER = ul_mask;
  401b7e:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  401b82:	e7b3      	b.n	401aec <pio_configure+0x3c>
	switch (ul_type) {
  401b84:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401b88:	d1e3      	bne.n	401b52 <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401b8a:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401b8c:	43d1      	mvns	r1, r2
  401b8e:	6f05      	ldr	r5, [r0, #112]	; 0x70
  401b90:	402c      	ands	r4, r5
  401b92:	460d      	mov	r5, r1
  401b94:	400c      	ands	r4, r1
  401b96:	6704      	str	r4, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401b98:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401b9a:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401b9c:	4021      	ands	r1, r4
  401b9e:	4029      	ands	r1, r5
  401ba0:	6741      	str	r1, [r0, #116]	; 0x74
  401ba2:	e7d6      	b.n	401b52 <pio_configure+0xa2>
	return 1;
  401ba4:	2301      	movs	r3, #1
		p_pio->PIO_PUDR = ul_mask;
  401ba6:	6602      	str	r2, [r0, #96]	; 0x60
}
  401ba8:	4618      	mov	r0, r3
  401baa:	bc30      	pop	{r4, r5}
  401bac:	4770      	bx	lr
		p_pio->PIO_SODR = ul_mask;
  401bae:	6302      	str	r2, [r0, #48]	; 0x30
  401bb0:	e7af      	b.n	401b12 <pio_configure+0x62>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401bb2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401bb4:	4311      	orrs	r1, r2
  401bb6:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401bb8:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401bba:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401bbc:	4021      	ands	r1, r4
  401bbe:	ea21 0102 	bic.w	r1, r1, r2
  401bc2:	6741      	str	r1, [r0, #116]	; 0x74
  401bc4:	e7c5      	b.n	401b52 <pio_configure+0xa2>
		ul_sr = p_pio->PIO_ABCDSR[0];
  401bc6:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401bc8:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401bca:	4021      	ands	r1, r4
  401bcc:	ea21 0102 	bic.w	r1, r1, r2
  401bd0:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401bd2:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401bd4:	4311      	orrs	r1, r2
  401bd6:	6741      	str	r1, [r0, #116]	; 0x74
  401bd8:	e7bb      	b.n	401b52 <pio_configure+0xa2>
  401bda:	bf00      	nop

00401bdc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401bdc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401bde:	4770      	bx	lr

00401be0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401be0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401be2:	4770      	bx	lr

00401be4 <pio_configure_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401be4:	4b53      	ldr	r3, [pc, #332]	; (401d34 <pio_configure_pin+0x150>)
	switch (ul_flags & PIO_TYPE_Msk) {
  401be6:	f001 42f0 	and.w	r2, r1, #2013265920	; 0x78000000
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bea:	eb03 1350 	add.w	r3, r3, r0, lsr #5
	switch (ul_flags & PIO_TYPE_Msk) {
  401bee:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
{
  401bf2:	b470      	push	{r4, r5, r6}
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401bf4:	ea4f 2343 	mov.w	r3, r3, lsl #9
	switch (ul_flags & PIO_TYPE_Msk) {
  401bf8:	d06d      	beq.n	401cd6 <pio_configure_pin+0xf2>
  401bfa:	d80b      	bhi.n	401c14 <pio_configure_pin+0x30>
  401bfc:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
  401c00:	d027      	beq.n	401c52 <pio_configure_pin+0x6e>
  401c02:	f1b2 5fc0 	cmp.w	r2, #402653184	; 0x18000000
  401c06:	d052      	beq.n	401cae <pio_configure_pin+0xca>
  401c08:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
  401c0c:	d038      	beq.n	401c80 <pio_configure_pin+0x9c>
		return 0;
  401c0e:	2000      	movs	r0, #0
}
  401c10:	bc70      	pop	{r4, r5, r6}
  401c12:	4770      	bx	lr
	switch (ul_flags & PIO_TYPE_Msk) {
  401c14:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
  401c18:	d066      	beq.n	401ce8 <pio_configure_pin+0x104>
  401c1a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401c1e:	d063      	beq.n	401ce8 <pio_configure_pin+0x104>
  401c20:	f1b2 5f20 	cmp.w	r2, #671088640	; 0x28000000
  401c24:	d1f3      	bne.n	401c0e <pio_configure_pin+0x2a>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c26:	f000 001f 	and.w	r0, r0, #31
  401c2a:	2201      	movs	r2, #1
	if (ul_pull_up_enable) {
  401c2c:	07cd      	lsls	r5, r1, #31
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401c2e:	fa02 f200 	lsl.w	r2, r2, r0
	p_pio->PIO_IDR = ul_mask;
  401c32:	645a      	str	r2, [r3, #68]	; 0x44
	if (ul_pull_up_enable) {
  401c34:	d573      	bpl.n	401d1e <pio_configure_pin+0x13a>
		p_pio->PIO_PUER = ul_mask;
  401c36:	665a      	str	r2, [r3, #100]	; 0x64
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401c38:	f011 0f0a 	tst.w	r1, #10
  401c3c:	d06d      	beq.n	401d1a <pio_configure_pin+0x136>
		p_pio->PIO_IFER = ul_mask;
  401c3e:	621a      	str	r2, [r3, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401c40:	078c      	lsls	r4, r1, #30
  401c42:	d56e      	bpl.n	401d22 <pio_configure_pin+0x13e>
		p_pio->PIO_IFSCDR = ul_mask;
  401c44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401c48:	615a      	str	r2, [r3, #20]
	return 1;
  401c4a:	2001      	movs	r0, #1
	p_pio->PIO_PER = ul_mask;
  401c4c:	601a      	str	r2, [r3, #0]
}
  401c4e:	bc70      	pop	{r4, r5, r6}
  401c50:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401c52:	f000 021f 	and.w	r2, r0, #31
  401c56:	2001      	movs	r0, #1
	if (ul_pull_up_enable) {
  401c58:	07c9      	lsls	r1, r1, #31
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401c5a:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c5e:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c60:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401c62:	ea44 0402 	orr.w	r4, r4, r2
  401c66:	671c      	str	r4, [r3, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c68:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c6a:	6f5d      	ldr	r5, [r3, #116]	; 0x74
  401c6c:	ea04 0405 	and.w	r4, r4, r5
  401c70:	ea24 0402 	bic.w	r4, r4, r2
  401c74:	675c      	str	r4, [r3, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401c76:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401c78:	d516      	bpl.n	401ca8 <pio_configure_pin+0xc4>
		p_pio->PIO_PUER = ul_mask;
  401c7a:	665a      	str	r2, [r3, #100]	; 0x64
}
  401c7c:	bc70      	pop	{r4, r5, r6}
  401c7e:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401c80:	f000 021f 	and.w	r2, r0, #31
  401c84:	2001      	movs	r0, #1
  401c86:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401c8a:	645a      	str	r2, [r3, #68]	; 0x44
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c8c:	43d6      	mvns	r6, r2
		ul_sr = p_pio->PIO_ABCDSR[0];
  401c8e:	6f1d      	ldr	r5, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401c90:	6f1c      	ldr	r4, [r3, #112]	; 0x70
  401c92:	4025      	ands	r5, r4
  401c94:	4035      	ands	r5, r6
  401c96:	671d      	str	r5, [r3, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  401c98:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401c9a:	6f5d      	ldr	r5, [r3, #116]	; 0x74
  401c9c:	402c      	ands	r4, r5
  401c9e:	4034      	ands	r4, r6
  401ca0:	675c      	str	r4, [r3, #116]	; 0x74
	if (ul_pull_up_enable) {
  401ca2:	07cc      	lsls	r4, r1, #31
	p_pio->PIO_PDR = ul_mask;
  401ca4:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401ca6:	d4e8      	bmi.n	401c7a <pio_configure_pin+0x96>
		p_pio->PIO_PUDR = ul_mask;
  401ca8:	661a      	str	r2, [r3, #96]	; 0x60
}
  401caa:	bc70      	pop	{r4, r5, r6}
  401cac:	4770      	bx	lr
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401cae:	f000 021f 	and.w	r2, r0, #31
  401cb2:	2001      	movs	r0, #1
  401cb4:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401cb8:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401cba:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401cbc:	6f1d      	ldr	r5, [r3, #112]	; 0x70
  401cbe:	402c      	ands	r4, r5
  401cc0:	ea24 0402 	bic.w	r4, r4, r2
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401cc4:	671c      	str	r4, [r3, #112]	; 0x70
	if (ul_pull_up_enable) {
  401cc6:	07ce      	lsls	r6, r1, #31
		ul_sr = p_pio->PIO_ABCDSR[1];
  401cc8:	6f5c      	ldr	r4, [r3, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401cca:	ea44 0402 	orr.w	r4, r4, r2
  401cce:	675c      	str	r4, [r3, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  401cd0:	605a      	str	r2, [r3, #4]
	if (ul_pull_up_enable) {
  401cd2:	d5e9      	bpl.n	401ca8 <pio_configure_pin+0xc4>
  401cd4:	e7d1      	b.n	401c7a <pio_configure_pin+0x96>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401cd6:	f000 021f 	and.w	r2, r0, #31
  401cda:	2001      	movs	r0, #1
  401cdc:	fa00 f202 	lsl.w	r2, r0, r2
	p_pio->PIO_IDR = ul_mask;
  401ce0:	645a      	str	r2, [r3, #68]	; 0x44
		ul_sr = p_pio->PIO_ABCDSR[0];
  401ce2:	6f1c      	ldr	r4, [r3, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401ce4:	4314      	orrs	r4, r2
  401ce6:	e7ed      	b.n	401cc4 <pio_configure_pin+0xe0>
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401ce8:	f000 001f 	and.w	r0, r0, #31
  401cec:	2201      	movs	r2, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401cee:	f001 5460 	and.w	r4, r1, #939524096	; 0x38000000
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401cf2:	f001 0504 	and.w	r5, r1, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401cf6:	4082      	lsls	r2, r0
	if (ul_pull_up_enable) {
  401cf8:	07c9      	lsls	r1, r1, #31
	p_pio->PIO_IDR = ul_mask;
  401cfa:	645a      	str	r2, [r3, #68]	; 0x44
	if (ul_pull_up_enable) {
  401cfc:	d50b      	bpl.n	401d16 <pio_configure_pin+0x132>
		p_pio->PIO_PUER = ul_mask;
  401cfe:	665a      	str	r2, [r3, #100]	; 0x64
	if (ul_multidrive_enable) {
  401d00:	b1a5      	cbz	r5, 401d2c <pio_configure_pin+0x148>
		p_pio->PIO_MDER = ul_mask;
  401d02:	651a      	str	r2, [r3, #80]	; 0x50
	if (ul_default_level) {
  401d04:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401d08:	d012      	beq.n	401d30 <pio_configure_pin+0x14c>
		p_pio->PIO_CODR = ul_mask;
  401d0a:	635a      	str	r2, [r3, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401d0c:	611a      	str	r2, [r3, #16]
	return 1;
  401d0e:	2001      	movs	r0, #1
	p_pio->PIO_PER = ul_mask;
  401d10:	601a      	str	r2, [r3, #0]
}
  401d12:	bc70      	pop	{r4, r5, r6}
  401d14:	4770      	bx	lr
		p_pio->PIO_PUDR = ul_mask;
  401d16:	661a      	str	r2, [r3, #96]	; 0x60
  401d18:	e7f2      	b.n	401d00 <pio_configure_pin+0x11c>
		p_pio->PIO_IFDR = ul_mask;
  401d1a:	625a      	str	r2, [r3, #36]	; 0x24
  401d1c:	e790      	b.n	401c40 <pio_configure_pin+0x5c>
		p_pio->PIO_PUDR = ul_mask;
  401d1e:	661a      	str	r2, [r3, #96]	; 0x60
  401d20:	e78a      	b.n	401c38 <pio_configure_pin+0x54>
		if (ul_attribute & PIO_DEBOUNCE) {
  401d22:	0708      	lsls	r0, r1, #28
  401d24:	d590      	bpl.n	401c48 <pio_configure_pin+0x64>
			p_pio->PIO_IFSCER = ul_mask;
  401d26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401d2a:	e78d      	b.n	401c48 <pio_configure_pin+0x64>
		p_pio->PIO_MDDR = ul_mask;
  401d2c:	655a      	str	r2, [r3, #84]	; 0x54
  401d2e:	e7e9      	b.n	401d04 <pio_configure_pin+0x120>
		p_pio->PIO_SODR = ul_mask;
  401d30:	631a      	str	r2, [r3, #48]	; 0x30
  401d32:	e7eb      	b.n	401d0c <pio_configure_pin+0x128>
  401d34:	00200707 	.word	0x00200707

00401d38 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d38:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401d3a:	4b2e      	ldr	r3, [pc, #184]	; (401df4 <PIOA_Handler+0xbc>)
  401d3c:	482e      	ldr	r0, [pc, #184]	; (401df8 <PIOA_Handler+0xc0>)
  401d3e:	4798      	blx	r3
  401d40:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401d42:	4b2e      	ldr	r3, [pc, #184]	; (401dfc <PIOA_Handler+0xc4>)
  401d44:	482c      	ldr	r0, [pc, #176]	; (401df8 <PIOA_Handler+0xc0>)
  401d46:	4798      	blx	r3
	if (status != 0) {
  401d48:	4005      	ands	r5, r0
  401d4a:	d015      	beq.n	401d78 <PIOA_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401d4c:	4c2c      	ldr	r4, [pc, #176]	; (401e00 <PIOA_Handler+0xc8>)
  401d4e:	6820      	ldr	r0, [r4, #0]
  401d50:	280a      	cmp	r0, #10
  401d52:	d019      	beq.n	401d88 <PIOA_Handler+0x50>
  401d54:	6920      	ldr	r0, [r4, #16]
  401d56:	280a      	cmp	r0, #10
  401d58:	d01f      	beq.n	401d9a <PIOA_Handler+0x62>
  401d5a:	6a20      	ldr	r0, [r4, #32]
  401d5c:	280a      	cmp	r0, #10
  401d5e:	d025      	beq.n	401dac <PIOA_Handler+0x74>
  401d60:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401d62:	280a      	cmp	r0, #10
  401d64:	d02b      	beq.n	401dbe <PIOA_Handler+0x86>
  401d66:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401d68:	280a      	cmp	r0, #10
  401d6a:	d031      	beq.n	401dd0 <PIOA_Handler+0x98>
  401d6c:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401d6e:	280a      	cmp	r0, #10
  401d70:	d037      	beq.n	401de2 <PIOA_Handler+0xaa>
  401d72:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401d74:	280a      	cmp	r0, #10
  401d76:	d000      	beq.n	401d7a <PIOA_Handler+0x42>
  401d78:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d7a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401d7c:	4229      	tst	r1, r5
  401d7e:	d0fb      	beq.n	401d78 <PIOA_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d80:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOA, ID_PIOA);
}
  401d82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d86:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d88:	6861      	ldr	r1, [r4, #4]
  401d8a:	420d      	tst	r5, r1
  401d8c:	d0e2      	beq.n	401d54 <PIOA_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d8e:	68e3      	ldr	r3, [r4, #12]
  401d90:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401d92:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401d94:	439d      	bics	r5, r3
  401d96:	d0ef      	beq.n	401d78 <PIOA_Handler+0x40>
  401d98:	e7dc      	b.n	401d54 <PIOA_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d9a:	6961      	ldr	r1, [r4, #20]
  401d9c:	4229      	tst	r1, r5
  401d9e:	d0dc      	beq.n	401d5a <PIOA_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401da0:	69e3      	ldr	r3, [r4, #28]
  401da2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401da4:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401da6:	439d      	bics	r5, r3
  401da8:	d0e6      	beq.n	401d78 <PIOA_Handler+0x40>
  401daa:	e7d6      	b.n	401d5a <PIOA_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401dac:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401dae:	4229      	tst	r1, r5
  401db0:	d0d6      	beq.n	401d60 <PIOA_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401db2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401db4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401db6:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401db8:	439d      	bics	r5, r3
  401dba:	d0dd      	beq.n	401d78 <PIOA_Handler+0x40>
  401dbc:	e7d0      	b.n	401d60 <PIOA_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401dbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401dc0:	4229      	tst	r1, r5
  401dc2:	d0d0      	beq.n	401d66 <PIOA_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401dc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401dc6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401dc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401dca:	439d      	bics	r5, r3
  401dcc:	d0d4      	beq.n	401d78 <PIOA_Handler+0x40>
  401dce:	e7ca      	b.n	401d66 <PIOA_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401dd0:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401dd2:	4229      	tst	r1, r5
  401dd4:	d0ca      	beq.n	401d6c <PIOA_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401dd6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401dd8:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401dda:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401ddc:	439d      	bics	r5, r3
  401dde:	d0cb      	beq.n	401d78 <PIOA_Handler+0x40>
  401de0:	e7c4      	b.n	401d6c <PIOA_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401de2:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401de4:	4229      	tst	r1, r5
  401de6:	d0c4      	beq.n	401d72 <PIOA_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401de8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401dea:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401dec:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401dee:	439d      	bics	r5, r3
  401df0:	d0c2      	beq.n	401d78 <PIOA_Handler+0x40>
  401df2:	e7be      	b.n	401d72 <PIOA_Handler+0x3a>
  401df4:	00401bdd 	.word	0x00401bdd
  401df8:	400e0e00 	.word	0x400e0e00
  401dfc:	00401be1 	.word	0x00401be1
  401e00:	2041c0a0 	.word	0x2041c0a0

00401e04 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401e04:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401e06:	4b2e      	ldr	r3, [pc, #184]	; (401ec0 <PIOB_Handler+0xbc>)
  401e08:	482e      	ldr	r0, [pc, #184]	; (401ec4 <PIOB_Handler+0xc0>)
  401e0a:	4798      	blx	r3
  401e0c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401e0e:	4b2e      	ldr	r3, [pc, #184]	; (401ec8 <PIOB_Handler+0xc4>)
  401e10:	482c      	ldr	r0, [pc, #176]	; (401ec4 <PIOB_Handler+0xc0>)
  401e12:	4798      	blx	r3
	if (status != 0) {
  401e14:	4005      	ands	r5, r0
  401e16:	d015      	beq.n	401e44 <PIOB_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401e18:	4c2c      	ldr	r4, [pc, #176]	; (401ecc <PIOB_Handler+0xc8>)
  401e1a:	6820      	ldr	r0, [r4, #0]
  401e1c:	280b      	cmp	r0, #11
  401e1e:	d019      	beq.n	401e54 <PIOB_Handler+0x50>
  401e20:	6920      	ldr	r0, [r4, #16]
  401e22:	280b      	cmp	r0, #11
  401e24:	d01f      	beq.n	401e66 <PIOB_Handler+0x62>
  401e26:	6a20      	ldr	r0, [r4, #32]
  401e28:	280b      	cmp	r0, #11
  401e2a:	d025      	beq.n	401e78 <PIOB_Handler+0x74>
  401e2c:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401e2e:	280b      	cmp	r0, #11
  401e30:	d02b      	beq.n	401e8a <PIOB_Handler+0x86>
  401e32:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401e34:	280b      	cmp	r0, #11
  401e36:	d031      	beq.n	401e9c <PIOB_Handler+0x98>
  401e38:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401e3a:	280b      	cmp	r0, #11
  401e3c:	d037      	beq.n	401eae <PIOB_Handler+0xaa>
  401e3e:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401e40:	280b      	cmp	r0, #11
  401e42:	d000      	beq.n	401e46 <PIOB_Handler+0x42>
  401e44:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e46:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401e48:	4229      	tst	r1, r5
  401e4a:	d0fb      	beq.n	401e44 <PIOB_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e4c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
    pio_handler_process(PIOB, ID_PIOB);
}
  401e4e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e52:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e54:	6861      	ldr	r1, [r4, #4]
  401e56:	420d      	tst	r5, r1
  401e58:	d0e2      	beq.n	401e20 <PIOB_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e5a:	68e3      	ldr	r3, [r4, #12]
  401e5c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e5e:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401e60:	439d      	bics	r5, r3
  401e62:	d0ef      	beq.n	401e44 <PIOB_Handler+0x40>
  401e64:	e7dc      	b.n	401e20 <PIOB_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e66:	6961      	ldr	r1, [r4, #20]
  401e68:	4229      	tst	r1, r5
  401e6a:	d0dc      	beq.n	401e26 <PIOB_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e6c:	69e3      	ldr	r3, [r4, #28]
  401e6e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e70:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401e72:	439d      	bics	r5, r3
  401e74:	d0e6      	beq.n	401e44 <PIOB_Handler+0x40>
  401e76:	e7d6      	b.n	401e26 <PIOB_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e78:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401e7a:	4229      	tst	r1, r5
  401e7c:	d0d6      	beq.n	401e2c <PIOB_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401e80:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e82:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401e84:	439d      	bics	r5, r3
  401e86:	d0dd      	beq.n	401e44 <PIOB_Handler+0x40>
  401e88:	e7d0      	b.n	401e2c <PIOB_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401e8c:	4229      	tst	r1, r5
  401e8e:	d0d0      	beq.n	401e32 <PIOB_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401e90:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e92:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401e94:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401e96:	439d      	bics	r5, r3
  401e98:	d0d4      	beq.n	401e44 <PIOB_Handler+0x40>
  401e9a:	e7ca      	b.n	401e32 <PIOB_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401e9c:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401e9e:	4229      	tst	r1, r5
  401ea0:	d0ca      	beq.n	401e38 <PIOB_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ea2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401ea4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401ea6:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401ea8:	439d      	bics	r5, r3
  401eaa:	d0cb      	beq.n	401e44 <PIOB_Handler+0x40>
  401eac:	e7c4      	b.n	401e38 <PIOB_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401eae:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401eb0:	4229      	tst	r1, r5
  401eb2:	d0c4      	beq.n	401e3e <PIOB_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401eb4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401eb6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401eb8:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401eba:	439d      	bics	r5, r3
  401ebc:	d0c2      	beq.n	401e44 <PIOB_Handler+0x40>
  401ebe:	e7be      	b.n	401e3e <PIOB_Handler+0x3a>
  401ec0:	00401bdd 	.word	0x00401bdd
  401ec4:	400e1000 	.word	0x400e1000
  401ec8:	00401be1 	.word	0x00401be1
  401ecc:	2041c0a0 	.word	0x2041c0a0

00401ed0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401ed0:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401ed2:	4b2e      	ldr	r3, [pc, #184]	; (401f8c <PIOC_Handler+0xbc>)
  401ed4:	482e      	ldr	r0, [pc, #184]	; (401f90 <PIOC_Handler+0xc0>)
  401ed6:	4798      	blx	r3
  401ed8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401eda:	4b2e      	ldr	r3, [pc, #184]	; (401f94 <PIOC_Handler+0xc4>)
  401edc:	482c      	ldr	r0, [pc, #176]	; (401f90 <PIOC_Handler+0xc0>)
  401ede:	4798      	blx	r3
	if (status != 0) {
  401ee0:	4005      	ands	r5, r0
  401ee2:	d015      	beq.n	401f10 <PIOC_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401ee4:	4c2c      	ldr	r4, [pc, #176]	; (401f98 <PIOC_Handler+0xc8>)
  401ee6:	6820      	ldr	r0, [r4, #0]
  401ee8:	280c      	cmp	r0, #12
  401eea:	d019      	beq.n	401f20 <PIOC_Handler+0x50>
  401eec:	6920      	ldr	r0, [r4, #16]
  401eee:	280c      	cmp	r0, #12
  401ef0:	d01f      	beq.n	401f32 <PIOC_Handler+0x62>
  401ef2:	6a20      	ldr	r0, [r4, #32]
  401ef4:	280c      	cmp	r0, #12
  401ef6:	d025      	beq.n	401f44 <PIOC_Handler+0x74>
  401ef8:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401efa:	280c      	cmp	r0, #12
  401efc:	d02b      	beq.n	401f56 <PIOC_Handler+0x86>
  401efe:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401f00:	280c      	cmp	r0, #12
  401f02:	d031      	beq.n	401f68 <PIOC_Handler+0x98>
  401f04:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401f06:	280c      	cmp	r0, #12
  401f08:	d037      	beq.n	401f7a <PIOC_Handler+0xaa>
  401f0a:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401f0c:	280c      	cmp	r0, #12
  401f0e:	d000      	beq.n	401f12 <PIOC_Handler+0x42>
  401f10:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f12:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401f14:	4229      	tst	r1, r5
  401f16:	d0fb      	beq.n	401f10 <PIOC_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f18:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOC, ID_PIOC);
}
  401f1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f1e:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f20:	6861      	ldr	r1, [r4, #4]
  401f22:	420d      	tst	r5, r1
  401f24:	d0e2      	beq.n	401eec <PIOC_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f26:	68e3      	ldr	r3, [r4, #12]
  401f28:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f2a:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401f2c:	439d      	bics	r5, r3
  401f2e:	d0ef      	beq.n	401f10 <PIOC_Handler+0x40>
  401f30:	e7dc      	b.n	401eec <PIOC_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f32:	6961      	ldr	r1, [r4, #20]
  401f34:	4229      	tst	r1, r5
  401f36:	d0dc      	beq.n	401ef2 <PIOC_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f38:	69e3      	ldr	r3, [r4, #28]
  401f3a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f3c:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  401f3e:	439d      	bics	r5, r3
  401f40:	d0e6      	beq.n	401f10 <PIOC_Handler+0x40>
  401f42:	e7d6      	b.n	401ef2 <PIOC_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f44:	6a61      	ldr	r1, [r4, #36]	; 0x24
  401f46:	4229      	tst	r1, r5
  401f48:	d0d6      	beq.n	401ef8 <PIOC_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f4a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401f4c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  401f50:	439d      	bics	r5, r3
  401f52:	d0dd      	beq.n	401f10 <PIOC_Handler+0x40>
  401f54:	e7d0      	b.n	401ef8 <PIOC_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f56:	6b61      	ldr	r1, [r4, #52]	; 0x34
  401f58:	4229      	tst	r1, r5
  401f5a:	d0d0      	beq.n	401efe <PIOC_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f5c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401f5e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f60:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  401f62:	439d      	bics	r5, r3
  401f64:	d0d4      	beq.n	401f10 <PIOC_Handler+0x40>
  401f66:	e7ca      	b.n	401efe <PIOC_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f68:	6c61      	ldr	r1, [r4, #68]	; 0x44
  401f6a:	4229      	tst	r1, r5
  401f6c:	d0ca      	beq.n	401f04 <PIOC_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f6e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  401f70:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f72:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  401f74:	439d      	bics	r5, r3
  401f76:	d0cb      	beq.n	401f10 <PIOC_Handler+0x40>
  401f78:	e7c4      	b.n	401f04 <PIOC_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401f7a:	6d61      	ldr	r1, [r4, #84]	; 0x54
  401f7c:	4229      	tst	r1, r5
  401f7e:	d0c4      	beq.n	401f0a <PIOC_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401f80:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  401f82:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401f84:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  401f86:	439d      	bics	r5, r3
  401f88:	d0c2      	beq.n	401f10 <PIOC_Handler+0x40>
  401f8a:	e7be      	b.n	401f0a <PIOC_Handler+0x3a>
  401f8c:	00401bdd 	.word	0x00401bdd
  401f90:	400e1200 	.word	0x400e1200
  401f94:	00401be1 	.word	0x00401be1
  401f98:	2041c0a0 	.word	0x2041c0a0

00401f9c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401f9c:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  401f9e:	4b2e      	ldr	r3, [pc, #184]	; (402058 <PIOD_Handler+0xbc>)
  401fa0:	482e      	ldr	r0, [pc, #184]	; (40205c <PIOD_Handler+0xc0>)
  401fa2:	4798      	blx	r3
  401fa4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401fa6:	4b2e      	ldr	r3, [pc, #184]	; (402060 <PIOD_Handler+0xc4>)
  401fa8:	482c      	ldr	r0, [pc, #176]	; (40205c <PIOD_Handler+0xc0>)
  401faa:	4798      	blx	r3
	if (status != 0) {
  401fac:	4005      	ands	r5, r0
  401fae:	d015      	beq.n	401fdc <PIOD_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401fb0:	4c2c      	ldr	r4, [pc, #176]	; (402064 <PIOD_Handler+0xc8>)
  401fb2:	6820      	ldr	r0, [r4, #0]
  401fb4:	2810      	cmp	r0, #16
  401fb6:	d019      	beq.n	401fec <PIOD_Handler+0x50>
  401fb8:	6920      	ldr	r0, [r4, #16]
  401fba:	2810      	cmp	r0, #16
  401fbc:	d01f      	beq.n	401ffe <PIOD_Handler+0x62>
  401fbe:	6a20      	ldr	r0, [r4, #32]
  401fc0:	2810      	cmp	r0, #16
  401fc2:	d025      	beq.n	402010 <PIOD_Handler+0x74>
  401fc4:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401fc6:	2810      	cmp	r0, #16
  401fc8:	d02b      	beq.n	402022 <PIOD_Handler+0x86>
  401fca:	6c20      	ldr	r0, [r4, #64]	; 0x40
  401fcc:	2810      	cmp	r0, #16
  401fce:	d031      	beq.n	402034 <PIOD_Handler+0x98>
  401fd0:	6d20      	ldr	r0, [r4, #80]	; 0x50
  401fd2:	2810      	cmp	r0, #16
  401fd4:	d037      	beq.n	402046 <PIOD_Handler+0xaa>
  401fd6:	6e20      	ldr	r0, [r4, #96]	; 0x60
  401fd8:	2810      	cmp	r0, #16
  401fda:	d000      	beq.n	401fde <PIOD_Handler+0x42>
  401fdc:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fde:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401fe0:	4229      	tst	r1, r5
  401fe2:	d0fb      	beq.n	401fdc <PIOD_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fe4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOD, ID_PIOD);
}
  401fe6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401fea:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401fec:	6861      	ldr	r1, [r4, #4]
  401fee:	420d      	tst	r5, r1
  401ff0:	d0e2      	beq.n	401fb8 <PIOD_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401ff2:	68e3      	ldr	r3, [r4, #12]
  401ff4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401ff6:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  401ff8:	439d      	bics	r5, r3
  401ffa:	d0ef      	beq.n	401fdc <PIOD_Handler+0x40>
  401ffc:	e7dc      	b.n	401fb8 <PIOD_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401ffe:	6961      	ldr	r1, [r4, #20]
  402000:	4229      	tst	r1, r5
  402002:	d0dc      	beq.n	401fbe <PIOD_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402004:	69e3      	ldr	r3, [r4, #28]
  402006:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402008:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  40200a:	439d      	bics	r5, r3
  40200c:	d0e6      	beq.n	401fdc <PIOD_Handler+0x40>
  40200e:	e7d6      	b.n	401fbe <PIOD_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402010:	6a61      	ldr	r1, [r4, #36]	; 0x24
  402012:	4229      	tst	r1, r5
  402014:	d0d6      	beq.n	401fc4 <PIOD_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402016:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402018:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40201a:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  40201c:	439d      	bics	r5, r3
  40201e:	d0dd      	beq.n	401fdc <PIOD_Handler+0x40>
  402020:	e7d0      	b.n	401fc4 <PIOD_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402022:	6b61      	ldr	r1, [r4, #52]	; 0x34
  402024:	4229      	tst	r1, r5
  402026:	d0d0      	beq.n	401fca <PIOD_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402028:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40202a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40202c:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  40202e:	439d      	bics	r5, r3
  402030:	d0d4      	beq.n	401fdc <PIOD_Handler+0x40>
  402032:	e7ca      	b.n	401fca <PIOD_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402034:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402036:	4229      	tst	r1, r5
  402038:	d0ca      	beq.n	401fd0 <PIOD_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40203a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  40203c:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40203e:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  402040:	439d      	bics	r5, r3
  402042:	d0cb      	beq.n	401fdc <PIOD_Handler+0x40>
  402044:	e7c4      	b.n	401fd0 <PIOD_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402046:	6d61      	ldr	r1, [r4, #84]	; 0x54
  402048:	4229      	tst	r1, r5
  40204a:	d0c4      	beq.n	401fd6 <PIOD_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40204c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  40204e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  402050:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  402052:	439d      	bics	r5, r3
  402054:	d0c2      	beq.n	401fdc <PIOD_Handler+0x40>
  402056:	e7be      	b.n	401fd6 <PIOD_Handler+0x3a>
  402058:	00401bdd 	.word	0x00401bdd
  40205c:	400e1400 	.word	0x400e1400
  402060:	00401be1 	.word	0x00401be1
  402064:	2041c0a0 	.word	0x2041c0a0

00402068 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  402068:	b570      	push	{r4, r5, r6, lr}
	status = pio_get_interrupt_status(p_pio);
  40206a:	4b2e      	ldr	r3, [pc, #184]	; (402124 <PIOE_Handler+0xbc>)
  40206c:	482e      	ldr	r0, [pc, #184]	; (402128 <PIOE_Handler+0xc0>)
  40206e:	4798      	blx	r3
  402070:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  402072:	4b2e      	ldr	r3, [pc, #184]	; (40212c <PIOE_Handler+0xc4>)
  402074:	482c      	ldr	r0, [pc, #176]	; (402128 <PIOE_Handler+0xc0>)
  402076:	4798      	blx	r3
	if (status != 0) {
  402078:	4005      	ands	r5, r0
  40207a:	d015      	beq.n	4020a8 <PIOE_Handler+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40207c:	4c2c      	ldr	r4, [pc, #176]	; (402130 <PIOE_Handler+0xc8>)
  40207e:	6820      	ldr	r0, [r4, #0]
  402080:	2811      	cmp	r0, #17
  402082:	d019      	beq.n	4020b8 <PIOE_Handler+0x50>
  402084:	6920      	ldr	r0, [r4, #16]
  402086:	2811      	cmp	r0, #17
  402088:	d01f      	beq.n	4020ca <PIOE_Handler+0x62>
  40208a:	6a20      	ldr	r0, [r4, #32]
  40208c:	2811      	cmp	r0, #17
  40208e:	d025      	beq.n	4020dc <PIOE_Handler+0x74>
  402090:	6b20      	ldr	r0, [r4, #48]	; 0x30
  402092:	2811      	cmp	r0, #17
  402094:	d02b      	beq.n	4020ee <PIOE_Handler+0x86>
  402096:	6c20      	ldr	r0, [r4, #64]	; 0x40
  402098:	2811      	cmp	r0, #17
  40209a:	d031      	beq.n	402100 <PIOE_Handler+0x98>
  40209c:	6d20      	ldr	r0, [r4, #80]	; 0x50
  40209e:	2811      	cmp	r0, #17
  4020a0:	d037      	beq.n	402112 <PIOE_Handler+0xaa>
  4020a2:	6e20      	ldr	r0, [r4, #96]	; 0x60
  4020a4:	2811      	cmp	r0, #17
  4020a6:	d000      	beq.n	4020aa <PIOE_Handler+0x42>
  4020a8:	bd70      	pop	{r4, r5, r6, pc}
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020aa:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4020ac:	4229      	tst	r1, r5
  4020ae:	d0fb      	beq.n	4020a8 <PIOE_Handler+0x40>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020b0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
	pio_handler_process(PIOE, ID_PIOE);
}
  4020b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020b6:	4718      	bx	r3
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020b8:	6861      	ldr	r1, [r4, #4]
  4020ba:	420d      	tst	r5, r1
  4020bc:	d0e2      	beq.n	402084 <PIOE_Handler+0x1c>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020be:	68e3      	ldr	r3, [r4, #12]
  4020c0:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020c2:	6863      	ldr	r3, [r4, #4]
		while (status != 0) {
  4020c4:	439d      	bics	r5, r3
  4020c6:	d0ef      	beq.n	4020a8 <PIOE_Handler+0x40>
  4020c8:	e7dc      	b.n	402084 <PIOE_Handler+0x1c>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020ca:	6961      	ldr	r1, [r4, #20]
  4020cc:	4229      	tst	r1, r5
  4020ce:	d0dc      	beq.n	40208a <PIOE_Handler+0x22>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020d0:	69e3      	ldr	r3, [r4, #28]
  4020d2:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020d4:	6963      	ldr	r3, [r4, #20]
		while (status != 0) {
  4020d6:	439d      	bics	r5, r3
  4020d8:	d0e6      	beq.n	4020a8 <PIOE_Handler+0x40>
  4020da:	e7d6      	b.n	40208a <PIOE_Handler+0x22>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020dc:	6a61      	ldr	r1, [r4, #36]	; 0x24
  4020de:	4229      	tst	r1, r5
  4020e0:	d0d6      	beq.n	402090 <PIOE_Handler+0x28>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020e2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4020e4:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
		while (status != 0) {
  4020e8:	439d      	bics	r5, r3
  4020ea:	d0dd      	beq.n	4020a8 <PIOE_Handler+0x40>
  4020ec:	e7d0      	b.n	402090 <PIOE_Handler+0x28>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4020ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4020f0:	4229      	tst	r1, r5
  4020f2:	d0d0      	beq.n	402096 <PIOE_Handler+0x2e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4020f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4020f6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4020f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
		while (status != 0) {
  4020fa:	439d      	bics	r5, r3
  4020fc:	d0d4      	beq.n	4020a8 <PIOE_Handler+0x40>
  4020fe:	e7ca      	b.n	402096 <PIOE_Handler+0x2e>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402100:	6c61      	ldr	r1, [r4, #68]	; 0x44
  402102:	4229      	tst	r1, r5
  402104:	d0ca      	beq.n	40209c <PIOE_Handler+0x34>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402106:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  402108:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40210a:	6c63      	ldr	r3, [r4, #68]	; 0x44
		while (status != 0) {
  40210c:	439d      	bics	r5, r3
  40210e:	d0cb      	beq.n	4020a8 <PIOE_Handler+0x40>
  402110:	e7c4      	b.n	40209c <PIOE_Handler+0x34>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402112:	6d61      	ldr	r1, [r4, #84]	; 0x54
  402114:	4229      	tst	r1, r5
  402116:	d0c4      	beq.n	4020a2 <PIOE_Handler+0x3a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402118:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  40211a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40211c:	6d63      	ldr	r3, [r4, #84]	; 0x54
		while (status != 0) {
  40211e:	439d      	bics	r5, r3
  402120:	d0c2      	beq.n	4020a8 <PIOE_Handler+0x40>
  402122:	e7be      	b.n	4020a2 <PIOE_Handler+0x3a>
  402124:	00401bdd 	.word	0x00401bdd
  402128:	400e1600 	.word	0x400e1600
  40212c:	00401be1 	.word	0x00401be1
  402130:	2041c0a0 	.word	0x2041c0a0

00402134 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402134:	3802      	subs	r0, #2
  402136:	2802      	cmp	r0, #2
  402138:	d80d      	bhi.n	402156 <pmc_mck_set_division+0x22>
  40213a:	4b08      	ldr	r3, [pc, #32]	; (40215c <pmc_mck_set_division+0x28>)
  40213c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402140:	4907      	ldr	r1, [pc, #28]	; (402160 <pmc_mck_set_division+0x2c>)
  402142:	6b0b      	ldr	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402144:	460a      	mov	r2, r1
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402146:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40214a:	4303      	orrs	r3, r0
	PMC->PMC_MCKR =
  40214c:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40214e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  402150:	071b      	lsls	r3, r3, #28
  402152:	d5fc      	bpl.n	40214e <pmc_mck_set_division+0x1a>
}
  402154:	4770      	bx	lr
{
  402156:	2000      	movs	r0, #0
  402158:	e7f2      	b.n	402140 <pmc_mck_set_division+0xc>
  40215a:	bf00      	nop
  40215c:	004078ac 	.word	0x004078ac
  402160:	400e0600 	.word	0x400e0600

00402164 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402164:	4913      	ldr	r1, [pc, #76]	; (4021b4 <pmc_switch_mck_to_pllack+0x50>)
  402166:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  402168:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40216c:	4318      	orrs	r0, r3
  40216e:	6308      	str	r0, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402170:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  402172:	0718      	lsls	r0, r3, #28
  402174:	d407      	bmi.n	402186 <pmc_switch_mck_to_pllack+0x22>
  402176:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40217a:	e001      	b.n	402180 <pmc_switch_mck_to_pllack+0x1c>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40217c:	3b01      	subs	r3, #1
  40217e:	d016      	beq.n	4021ae <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402180:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  402182:	0712      	lsls	r2, r2, #28
  402184:	d5fa      	bpl.n	40217c <pmc_switch_mck_to_pllack+0x18>
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402186:	490b      	ldr	r1, [pc, #44]	; (4021b4 <pmc_switch_mck_to_pllack+0x50>)
  402188:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40218a:	f023 0303 	bic.w	r3, r3, #3
  40218e:	f043 0302 	orr.w	r3, r3, #2
  402192:	630b      	str	r3, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402194:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  402196:	0718      	lsls	r0, r3, #28
  402198:	d407      	bmi.n	4021aa <pmc_switch_mck_to_pllack+0x46>
  40219a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40219e:	e001      	b.n	4021a4 <pmc_switch_mck_to_pllack+0x40>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4021a0:	3b01      	subs	r3, #1
  4021a2:	d004      	beq.n	4021ae <pmc_switch_mck_to_pllack+0x4a>
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4021a4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4021a6:	0712      	lsls	r2, r2, #28
  4021a8:	d5fa      	bpl.n	4021a0 <pmc_switch_mck_to_pllack+0x3c>
			return 1;
		}
	}

	return 0;
  4021aa:	2000      	movs	r0, #0
}
  4021ac:	4770      	bx	lr
			return 1;
  4021ae:	2001      	movs	r0, #1
  4021b0:	4770      	bx	lr
  4021b2:	bf00      	nop
  4021b4:	400e0600 	.word	0x400e0600

004021b8 <pmc_switch_mainck_to_fastrc>:
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4021b8:	4a0e      	ldr	r2, [pc, #56]	; (4021f4 <pmc_switch_mainck_to_fastrc+0x3c>)
{
  4021ba:	b410      	push	{r4}
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4021bc:	4c0e      	ldr	r4, [pc, #56]	; (4021f8 <pmc_switch_mainck_to_fastrc+0x40>)

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021be:	4611      	mov	r1, r2
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4021c0:	6a13      	ldr	r3, [r2, #32]
  4021c2:	431c      	orrs	r4, r3
  4021c4:	6214      	str	r4, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021c6:	6e8b      	ldr	r3, [r1, #104]	; 0x68
  4021c8:	039a      	lsls	r2, r3, #14
  4021ca:	d5fc      	bpl.n	4021c6 <pmc_switch_mainck_to_fastrc+0xe>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021cc:	6a0c      	ldr	r4, [r1, #32]
  4021ce:	4b0b      	ldr	r3, [pc, #44]	; (4021fc <pmc_switch_mainck_to_fastrc+0x44>)
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021d0:	4a08      	ldr	r2, [pc, #32]	; (4021f4 <pmc_switch_mainck_to_fastrc+0x3c>)
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021d2:	4023      	ands	r3, r4
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4021d4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4021d8:	4318      	orrs	r0, r3
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4021da:	6208      	str	r0, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4021dc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4021de:	039b      	lsls	r3, r3, #14
  4021e0:	d5fc      	bpl.n	4021dc <pmc_switch_mainck_to_fastrc+0x24>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4021e2:	6a11      	ldr	r1, [r2, #32]
  4021e4:	4b06      	ldr	r3, [pc, #24]	; (402200 <pmc_switch_mainck_to_fastrc+0x48>)
  4021e6:	400b      	ands	r3, r1
  4021e8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4021ec:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4021ee:	f85d 4b04 	ldr.w	r4, [sp], #4
  4021f2:	4770      	bx	lr
  4021f4:	400e0600 	.word	0x400e0600
  4021f8:	00370008 	.word	0x00370008
  4021fc:	ffc8ff8f 	.word	0xffc8ff8f
  402200:	fec8ffff 	.word	0xfec8ffff

00402204 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402204:	4b02      	ldr	r3, [pc, #8]	; (402210 <pmc_osc_is_ready_mainck+0xc>)
  402206:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402208:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40220c:	4770      	bx	lr
  40220e:	bf00      	nop
  402210:	400e0600 	.word	0x400e0600

00402214 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402214:	4b02      	ldr	r3, [pc, #8]	; (402220 <pmc_disable_pllack+0xc>)
  402216:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40221a:	629a      	str	r2, [r3, #40]	; 0x28
  40221c:	4770      	bx	lr
  40221e:	bf00      	nop
  402220:	400e0600 	.word	0x400e0600

00402224 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402224:	4b02      	ldr	r3, [pc, #8]	; (402230 <pmc_is_locked_pllack+0xc>)
  402226:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  402228:	f000 0002 	and.w	r0, r0, #2
  40222c:	4770      	bx	lr
  40222e:	bf00      	nop
  402230:	400e0600 	.word	0x400e0600

00402234 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  402234:	283f      	cmp	r0, #63	; 0x3f
  402236:	d81a      	bhi.n	40226e <pmc_enable_periph_clk+0x3a>
		return 1;
	}

	if (ul_id < 32) {
  402238:	281f      	cmp	r0, #31
  40223a:	d80a      	bhi.n	402252 <pmc_enable_periph_clk+0x1e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40223c:	2301      	movs	r3, #1
  40223e:	4a0e      	ldr	r2, [pc, #56]	; (402278 <pmc_enable_periph_clk+0x44>)
  402240:	fa03 f000 	lsl.w	r0, r3, r0
  402244:	6991      	ldr	r1, [r2, #24]
  402246:	ea30 0301 	bics.w	r3, r0, r1
  40224a:	d012      	beq.n	402272 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  40224c:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40224e:	2000      	movs	r0, #0
  402250:	4770      	bx	lr
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402252:	2301      	movs	r3, #1
		ul_id -= 32;
  402254:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402256:	4a08      	ldr	r2, [pc, #32]	; (402278 <pmc_enable_periph_clk+0x44>)
  402258:	fa03 f000 	lsl.w	r0, r3, r0
  40225c:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
  402260:	ea30 0303 	bics.w	r3, r0, r3
  402264:	d005      	beq.n	402272 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER1 = 1 << ul_id;
  402266:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
	return 0;
  40226a:	2000      	movs	r0, #0
  40226c:	4770      	bx	lr
		return 1;
  40226e:	2001      	movs	r0, #1
  402270:	4770      	bx	lr
	return 0;
  402272:	2000      	movs	r0, #0
}
  402274:	4770      	bx	lr
  402276:	bf00      	nop
  402278:	400e0600 	.word	0x400e0600

0040227c <pmc_pck_set_prescaler>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_pres Prescaler value.
 */
void pmc_pck_set_prescaler(uint32_t ul_id, uint32_t ul_pres)
{
  40227c:	4b0b      	ldr	r3, [pc, #44]	; (4022ac <pmc_pck_set_prescaler+0x30>)
  40227e:	f44f 7280 	mov.w	r2, #256	; 0x100
  402282:	b410      	push	{r4}
  402284:	eb03 0480 	add.w	r4, r3, r0, lsl #2
  402288:	fa02 f000 	lsl.w	r0, r2, r0
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_PRES_Msk) | ul_pres;
  40228c:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40228e:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402292:	4311      	orrs	r1, r2
	PMC->PMC_PCK[ul_id] =
  402294:	6421      	str	r1, [r4, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  402296:	e002      	b.n	40229e <pmc_pck_set_prescaler+0x22>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  402298:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  40229a:	4202      	tst	r2, r0
  40229c:	d102      	bne.n	4022a4 <pmc_pck_set_prescaler+0x28>
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  40229e:	681a      	ldr	r2, [r3, #0]
  4022a0:	4202      	tst	r2, r0
  4022a2:	d1f9      	bne.n	402298 <pmc_pck_set_prescaler+0x1c>
}
  4022a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4022a8:	4770      	bx	lr
  4022aa:	bf00      	nop
  4022ac:	400e0600 	.word	0x400e0600

004022b0 <pmc_pck_set_source>:
 *
 * \param ul_id Peripheral ID.
 * \param ul_source Source selection value.
 */
void pmc_pck_set_source(uint32_t ul_id, uint32_t ul_source)
{
  4022b0:	4b0b      	ldr	r3, [pc, #44]	; (4022e0 <pmc_pck_set_source+0x30>)
  4022b2:	f44f 7280 	mov.w	r2, #256	; 0x100
  4022b6:	b410      	push	{r4}
  4022b8:	eb03 0480 	add.w	r4, r3, r0, lsl #2
  4022bc:	fa02 f000 	lsl.w	r0, r2, r0
	PMC->PMC_PCK[ul_id] =
			(PMC->PMC_PCK[ul_id] & ~PMC_PCK_CSS_Msk) | ul_source;
  4022c0:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4022c2:	f022 0207 	bic.w	r2, r2, #7
  4022c6:	4311      	orrs	r1, r2
	PMC->PMC_PCK[ul_id] =
  4022c8:	6421      	str	r1, [r4, #64]	; 0x40
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  4022ca:	e002      	b.n	4022d2 <pmc_pck_set_source+0x22>
			&& !(PMC->PMC_SR & (PMC_SR_PCKRDY0 << ul_id)));
  4022cc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  4022ce:	4202      	tst	r2, r0
  4022d0:	d102      	bne.n	4022d8 <pmc_pck_set_source+0x28>
	while ((PMC->PMC_SCER & (PMC_SCER_PCK0 << ul_id))
  4022d2:	681a      	ldr	r2, [r3, #0]
  4022d4:	4202      	tst	r2, r0
  4022d6:	d1f9      	bne.n	4022cc <pmc_pck_set_source+0x1c>
}
  4022d8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4022dc:	4770      	bx	lr
  4022de:	bf00      	nop
  4022e0:	400e0600 	.word	0x400e0600

004022e4 <pmc_enable_pck>:
 *
 * \param ul_id Id of the programmable clock.
 */
void pmc_enable_pck(uint32_t ul_id)
{
	PMC->PMC_SCER = PMC_SCER_PCK0 << ul_id;
  4022e4:	f44f 7380 	mov.w	r3, #256	; 0x100
  4022e8:	4a02      	ldr	r2, [pc, #8]	; (4022f4 <pmc_enable_pck+0x10>)
  4022ea:	fa03 f000 	lsl.w	r0, r3, r0
  4022ee:	6010      	str	r0, [r2, #0]
  4022f0:	4770      	bx	lr
  4022f2:	bf00      	nop
  4022f4:	400e0600 	.word	0x400e0600

004022f8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4022f8:	e7fe      	b.n	4022f8 <Dummy_Handler>
  4022fa:	bf00      	nop

004022fc <Dummy_Handler2>:
	while (1) {
	}
}

void Dummy_Handler2(void)
{
  4022fc:	e7fe      	b.n	4022fc <Dummy_Handler2>
  4022fe:	bf00      	nop

00402300 <Reset_Handler>:
        if (pSrc != pDest) {
  402300:	4920      	ldr	r1, [pc, #128]	; (402384 <Reset_Handler+0x84>)
  402302:	4821      	ldr	r0, [pc, #132]	; (402388 <Reset_Handler+0x88>)
  402304:	4281      	cmp	r1, r0
{
  402306:	b510      	push	{r4, lr}
  402308:	b082      	sub	sp, #8
        if (pSrc != pDest) {
  40230a:	d009      	beq.n	402320 <Reset_Handler+0x20>
                for (; pDest < &_erelocate;) {
  40230c:	4b1f      	ldr	r3, [pc, #124]	; (40238c <Reset_Handler+0x8c>)
  40230e:	4298      	cmp	r0, r3
  402310:	d206      	bcs.n	402320 <Reset_Handler+0x20>
                        *pDest++ = *pSrc++;
  402312:	43c2      	mvns	r2, r0
  402314:	4c1e      	ldr	r4, [pc, #120]	; (402390 <Reset_Handler+0x90>)
  402316:	441a      	add	r2, r3
  402318:	f022 0203 	bic.w	r2, r2, #3
  40231c:	3204      	adds	r2, #4
  40231e:	47a0      	blx	r4
        for (pDest = &_szero; pDest < &_ezero;) {
  402320:	481c      	ldr	r0, [pc, #112]	; (402394 <Reset_Handler+0x94>)
  402322:	4b1d      	ldr	r3, [pc, #116]	; (402398 <Reset_Handler+0x98>)
  402324:	4298      	cmp	r0, r3
  402326:	d207      	bcs.n	402338 <Reset_Handler+0x38>
                *pDest++ = 0;
  402328:	43c2      	mvns	r2, r0
  40232a:	2100      	movs	r1, #0
  40232c:	4c1b      	ldr	r4, [pc, #108]	; (40239c <Reset_Handler+0x9c>)
  40232e:	441a      	add	r2, r3
  402330:	f022 0203 	bic.w	r2, r2, #3
  402334:	3204      	adds	r2, #4
  402336:	47a0      	blx	r4
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402338:	4b19      	ldr	r3, [pc, #100]	; (4023a0 <Reset_Handler+0xa0>)
  40233a:	4a1a      	ldr	r2, [pc, #104]	; (4023a4 <Reset_Handler+0xa4>)
  40233c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402340:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402342:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402346:	fab3 f383 	clz	r3, r3
  40234a:	095b      	lsrs	r3, r3, #5
  40234c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40234e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402350:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402354:	4a14      	ldr	r2, [pc, #80]	; (4023a8 <Reset_Handler+0xa8>)
  402356:	2300      	movs	r3, #0
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  402358:	4914      	ldr	r1, [pc, #80]	; (4023ac <Reset_Handler+0xac>)
  40235a:	7013      	strb	r3, [r2, #0]
	return flags;
  40235c:	9801      	ldr	r0, [sp, #4]
  40235e:	680b      	ldr	r3, [r1, #0]
  402360:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402364:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  402366:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40236a:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40236e:	b120      	cbz	r0, 40237a <Reset_Handler+0x7a>
		cpu_irq_enable();
  402370:	2301      	movs	r3, #1
  402372:	7013      	strb	r3, [r2, #0]
  __ASM volatile ("dmb");
  402374:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402378:	b662      	cpsie	i
        __libc_init_array();
  40237a:	4b0d      	ldr	r3, [pc, #52]	; (4023b0 <Reset_Handler+0xb0>)
  40237c:	4798      	blx	r3
        main();
  40237e:	4b0d      	ldr	r3, [pc, #52]	; (4023b4 <Reset_Handler+0xb4>)
  402380:	4798      	blx	r3
  402382:	e7fe      	b.n	402382 <Reset_Handler+0x82>
  402384:	0040847c 	.word	0x0040847c
  402388:	20400000 	.word	0x20400000
  40238c:	20400a00 	.word	0x20400a00
  402390:	0040508d 	.word	0x0040508d
  402394:	20404000 	.word	0x20404000
  402398:	2044a8b8 	.word	0x2044a8b8
  40239c:	004051c1 	.word	0x004051c1
  4023a0:	00400000 	.word	0x00400000
  4023a4:	e000ed00 	.word	0xe000ed00
  4023a8:	20400024 	.word	0x20400024
  4023ac:	e000ed88 	.word	0xe000ed88
  4023b0:	00404aa5 	.word	0x00404aa5
  4023b4:	00402a51 	.word	0x00402a51

004023b8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4023b8:	4a32      	ldr	r2, [pc, #200]	; (402484 <SystemCoreClockUpdate+0xcc>)
  4023ba:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4023bc:	f003 0303 	and.w	r3, r3, #3
  4023c0:	2b01      	cmp	r3, #1
  4023c2:	d03c      	beq.n	40243e <SystemCoreClockUpdate+0x86>
  4023c4:	d325      	bcc.n	402412 <SystemCoreClockUpdate+0x5a>
  4023c6:	2b02      	cmp	r3, #2
  4023c8:	d00d      	beq.n	4023e6 <SystemCoreClockUpdate+0x2e>
  4023ca:	482f      	ldr	r0, [pc, #188]	; (402488 <SystemCoreClockUpdate+0xd0>)
  4023cc:	6803      	ldr	r3, [r0, #0]

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4023ce:	492d      	ldr	r1, [pc, #180]	; (402484 <SystemCoreClockUpdate+0xcc>)
  4023d0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023d2:	f002 0270 	and.w	r2, r2, #112	; 0x70
  4023d6:	2a70      	cmp	r2, #112	; 0x70
  4023d8:	d02b      	beq.n	402432 <SystemCoreClockUpdate+0x7a>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4023da:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023dc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4023e0:	40d3      	lsrs	r3, r2
  4023e2:	6003      	str	r3, [r0, #0]
  4023e4:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023e6:	6a13      	ldr	r3, [r2, #32]
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4023e8:	4827      	ldr	r0, [pc, #156]	; (402488 <SystemCoreClockUpdate+0xd0>)
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023ea:	01db      	lsls	r3, r3, #7
  4023ec:	d53a      	bpl.n	402464 <SystemCoreClockUpdate+0xac>
            SystemCoreClock *= 3U;
  4023ee:	4b27      	ldr	r3, [pc, #156]	; (40248c <SystemCoreClockUpdate+0xd4>)
  4023f0:	6003      	str	r3, [r0, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4023f2:	4924      	ldr	r1, [pc, #144]	; (402484 <SystemCoreClockUpdate+0xcc>)
  4023f4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4023f6:	f002 0203 	and.w	r2, r2, #3
  4023fa:	2a02      	cmp	r2, #2
  4023fc:	d1e7      	bne.n	4023ce <SystemCoreClockUpdate+0x16>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4023fe:	6a8a      	ldr	r2, [r1, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402400:	6a89      	ldr	r1, [r1, #40]	; 0x28
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402402:	f3c2 420a 	ubfx	r2, r2, #16, #11
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402406:	b2c9      	uxtb	r1, r1
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402408:	fb02 3303 	mla	r3, r2, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40240c:	fbb3 f3f1 	udiv	r3, r3, r1
  402410:	e7dd      	b.n	4023ce <SystemCoreClockUpdate+0x16>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402412:	4b1f      	ldr	r3, [pc, #124]	; (402490 <SystemCoreClockUpdate+0xd8>)
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402414:	491b      	ldr	r1, [pc, #108]	; (402484 <SystemCoreClockUpdate+0xcc>)
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402416:	695b      	ldr	r3, [r3, #20]
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402418:	6b0a      	ldr	r2, [r1, #48]	; 0x30
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40241a:	f013 0f80 	tst.w	r3, #128	; 0x80
  40241e:	481a      	ldr	r0, [pc, #104]	; (402488 <SystemCoreClockUpdate+0xd0>)
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402420:	f002 0270 	and.w	r2, r2, #112	; 0x70
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402424:	bf14      	ite	ne
  402426:	f44f 4300 	movne.w	r3, #32768	; 0x8000
  40242a:	f44f 43fa 	moveq.w	r3, #32000	; 0x7d00
  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40242e:	2a70      	cmp	r2, #112	; 0x70
  402430:	d1d3      	bne.n	4023da <SystemCoreClockUpdate+0x22>
    SystemCoreClock /= 3U;
  402432:	4a18      	ldr	r2, [pc, #96]	; (402494 <SystemCoreClockUpdate+0xdc>)
  402434:	fba2 2303 	umull	r2, r3, r2, r3
  402438:	085b      	lsrs	r3, r3, #1
  40243a:	6003      	str	r3, [r0, #0]
  40243c:	4770      	bx	lr
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40243e:	6a13      	ldr	r3, [r2, #32]
  402440:	01d9      	lsls	r1, r3, #7
  402442:	d40c      	bmi.n	40245e <SystemCoreClockUpdate+0xa6>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402444:	4810      	ldr	r0, [pc, #64]	; (402488 <SystemCoreClockUpdate+0xd0>)
  402446:	4914      	ldr	r1, [pc, #80]	; (402498 <SystemCoreClockUpdate+0xe0>)
  402448:	6001      	str	r1, [r0, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40244a:	6a12      	ldr	r2, [r2, #32]
  40244c:	f002 0270 	and.w	r2, r2, #112	; 0x70
  402450:	2a10      	cmp	r2, #16
  402452:	d011      	beq.n	402478 <SystemCoreClockUpdate+0xc0>
  402454:	4b0d      	ldr	r3, [pc, #52]	; (40248c <SystemCoreClockUpdate+0xd4>)
  402456:	2a20      	cmp	r2, #32
  402458:	bf18      	it	ne
  40245a:	460b      	movne	r3, r1
  40245c:	e7b7      	b.n	4023ce <SystemCoreClockUpdate+0x16>
  40245e:	4b0b      	ldr	r3, [pc, #44]	; (40248c <SystemCoreClockUpdate+0xd4>)
  402460:	4809      	ldr	r0, [pc, #36]	; (402488 <SystemCoreClockUpdate+0xd0>)
  402462:	e7b4      	b.n	4023ce <SystemCoreClockUpdate+0x16>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402464:	4b0c      	ldr	r3, [pc, #48]	; (402498 <SystemCoreClockUpdate+0xe0>)
  402466:	6003      	str	r3, [r0, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402468:	6a12      	ldr	r2, [r2, #32]
  40246a:	f002 0270 	and.w	r2, r2, #112	; 0x70
  40246e:	2a10      	cmp	r2, #16
  402470:	d004      	beq.n	40247c <SystemCoreClockUpdate+0xc4>
  402472:	2a20      	cmp	r2, #32
  402474:	d0bb      	beq.n	4023ee <SystemCoreClockUpdate+0x36>
  402476:	e7bc      	b.n	4023f2 <SystemCoreClockUpdate+0x3a>
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402478:	4b08      	ldr	r3, [pc, #32]	; (40249c <SystemCoreClockUpdate+0xe4>)
  40247a:	e7a8      	b.n	4023ce <SystemCoreClockUpdate+0x16>
            SystemCoreClock *= 2U;
  40247c:	4b07      	ldr	r3, [pc, #28]	; (40249c <SystemCoreClockUpdate+0xe4>)
  40247e:	6003      	str	r3, [r0, #0]
          break;
  402480:	e7b7      	b.n	4023f2 <SystemCoreClockUpdate+0x3a>
  402482:	bf00      	nop
  402484:	400e0600 	.word	0x400e0600
  402488:	20400028 	.word	0x20400028
  40248c:	00b71b00 	.word	0x00b71b00
  402490:	400e1810 	.word	0x400e1810
  402494:	aaaaaaab 	.word	0xaaaaaaab
  402498:	003d0900 	.word	0x003d0900
  40249c:	007a1200 	.word	0x007a1200

004024a0 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4024a0:	4b16      	ldr	r3, [pc, #88]	; (4024fc <system_init_flash+0x5c>)
  4024a2:	4298      	cmp	r0, r3
  4024a4:	d917      	bls.n	4024d6 <system_init_flash+0x36>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4024a6:	4b16      	ldr	r3, [pc, #88]	; (402500 <system_init_flash+0x60>)
  4024a8:	4298      	cmp	r0, r3
  4024aa:	d910      	bls.n	4024ce <system_init_flash+0x2e>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4024ac:	4b15      	ldr	r3, [pc, #84]	; (402504 <system_init_flash+0x64>)
  4024ae:	4298      	cmp	r0, r3
  4024b0:	d91a      	bls.n	4024e8 <system_init_flash+0x48>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4024b2:	4b15      	ldr	r3, [pc, #84]	; (402508 <system_init_flash+0x68>)
  4024b4:	4298      	cmp	r0, r3
  4024b6:	d913      	bls.n	4024e0 <system_init_flash+0x40>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4024b8:	4b14      	ldr	r3, [pc, #80]	; (40250c <system_init_flash+0x6c>)
  4024ba:	4298      	cmp	r0, r3
  4024bc:	d918      	bls.n	4024f0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4024be:	4b14      	ldr	r3, [pc, #80]	; (402510 <system_init_flash+0x70>)
  4024c0:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4024c2:	4b14      	ldr	r3, [pc, #80]	; (402514 <system_init_flash+0x74>)
  4024c4:	bf94      	ite	ls
  4024c6:	4a14      	ldrls	r2, [pc, #80]	; (402518 <system_init_flash+0x78>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4024c8:	4a14      	ldrhi	r2, [pc, #80]	; (40251c <system_init_flash+0x7c>)
  4024ca:	601a      	str	r2, [r3, #0]
  4024cc:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024ce:	4b11      	ldr	r3, [pc, #68]	; (402514 <system_init_flash+0x74>)
  4024d0:	4a13      	ldr	r2, [pc, #76]	; (402520 <system_init_flash+0x80>)
  4024d2:	601a      	str	r2, [r3, #0]
  4024d4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024d6:	4b0f      	ldr	r3, [pc, #60]	; (402514 <system_init_flash+0x74>)
  4024d8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024dc:	601a      	str	r2, [r3, #0]
  4024de:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024e0:	4b0c      	ldr	r3, [pc, #48]	; (402514 <system_init_flash+0x74>)
  4024e2:	4a10      	ldr	r2, [pc, #64]	; (402524 <system_init_flash+0x84>)
  4024e4:	601a      	str	r2, [r3, #0]
  4024e6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024e8:	4b0a      	ldr	r3, [pc, #40]	; (402514 <system_init_flash+0x74>)
  4024ea:	4a0f      	ldr	r2, [pc, #60]	; (402528 <system_init_flash+0x88>)
  4024ec:	601a      	str	r2, [r3, #0]
  4024ee:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4024f0:	4b08      	ldr	r3, [pc, #32]	; (402514 <system_init_flash+0x74>)
  4024f2:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4024f6:	601a      	str	r2, [r3, #0]
  4024f8:	4770      	bx	lr
  4024fa:	bf00      	nop
  4024fc:	015ef3bf 	.word	0x015ef3bf
  402500:	02bde77f 	.word	0x02bde77f
  402504:	041cdb3f 	.word	0x041cdb3f
  402508:	057bceff 	.word	0x057bceff
  40250c:	06dac2bf 	.word	0x06dac2bf
  402510:	0839b67f 	.word	0x0839b67f
  402514:	400e0c00 	.word	0x400e0c00
  402518:	04000500 	.word	0x04000500
  40251c:	04000600 	.word	0x04000600
  402520:	04000100 	.word	0x04000100
  402524:	04000300 	.word	0x04000300
  402528:	04000200 	.word	0x04000200

0040252c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40252c:	4a0d      	ldr	r2, [pc, #52]	; (402564 <_sbrk+0x38>)
	int ramend = (int)&__ram_end__;
  40252e:	490e      	ldr	r1, [pc, #56]	; (402568 <_sbrk+0x3c>)
	if (heap == NULL) {
  402530:	6813      	ldr	r3, [r2, #0]
  402532:	b143      	cbz	r3, 402546 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
  402534:	4418      	add	r0, r3
  402536:	4281      	cmp	r1, r0
  402538:	db02      	blt.n	402540 <_sbrk+0x14>
		return (caddr_t) -1;	
	}

	heap += incr;
  40253a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40253c:	4618      	mov	r0, r3
  40253e:	4770      	bx	lr
		return (caddr_t) -1;	
  402540:	f04f 30ff 	mov.w	r0, #4294967295
  402544:	4770      	bx	lr
{
  402546:	b410      	push	{r4}
		heap = (unsigned char *)&_end;
  402548:	4c08      	ldr	r4, [pc, #32]	; (40256c <_sbrk+0x40>)
	if (((int)prev_heap + incr) > ramend) {
  40254a:	4420      	add	r0, r4
		heap = (unsigned char *)&_end;
  40254c:	6014      	str	r4, [r2, #0]
	if (((int)prev_heap + incr) > ramend) {
  40254e:	4281      	cmp	r1, r0
  402550:	db04      	blt.n	40255c <_sbrk+0x30>
	heap += incr;
  402552:	6010      	str	r0, [r2, #0]
	return (caddr_t) prev_heap;
  402554:	4620      	mov	r0, r4
}
  402556:	f85d 4b04 	ldr.w	r4, [sp], #4
  40255a:	4770      	bx	lr
		return (caddr_t) -1;	
  40255c:	f04f 30ff 	mov.w	r0, #4294967295
  402560:	e7f9      	b.n	402556 <_sbrk+0x2a>
  402562:	bf00      	nop
  402564:	2041c110 	.word	0x2041c110
  402568:	2045fffc 	.word	0x2045fffc
  40256c:	2044cab8 	.word	0x2044cab8

00402570 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402570:	f04f 30ff 	mov.w	r0, #4294967295
  402574:	4770      	bx	lr
  402576:	bf00      	nop

00402578 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402578:	f44f 5300 	mov.w	r3, #8192	; 0x2000

	return 0;
}
  40257c:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
  40257e:	604b      	str	r3, [r1, #4]
}
  402580:	4770      	bx	lr
  402582:	bf00      	nop

00402584 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  402584:	2001      	movs	r0, #1
  402586:	4770      	bx	lr

00402588 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  402588:	2000      	movs	r0, #0
  40258a:	4770      	bx	lr

0040258c <USART1_Handler>:
volatile uint32_t uart_cnt = 0;
volatile uint32_t waiting_for_button_press = 0;
volatile bool chord_harmonies[9] = {false, false, false, false, false, false, false, false, false}; // last one is autotune  

void USART_SERIAL_ISR_HANDLER(void)
{
  40258c:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t dw_status = usart_get_status(USART_SERIAL);
  40258e:	48d1      	ldr	r0, [pc, #836]	; (4028d4 <USART1_Handler+0x348>)
  402590:	4bd1      	ldr	r3, [pc, #836]	; (4028d8 <USART1_Handler+0x34c>)
  402592:	4798      	blx	r3
	if (dw_status & US_CSR_RXRDY) {
  402594:	07c3      	lsls	r3, r0, #31
  402596:	d400      	bmi.n	40259a <USART1_Handler+0xe>
  402598:	bd38      	pop	{r3, r4, r5, pc}
		usart_read(USART_SERIAL, (uint32_t *)&received_bytes[uart_cnt++]);
  40259a:	4cd0      	ldr	r4, [pc, #832]	; (4028dc <USART1_Handler+0x350>)
  40259c:	4dd0      	ldr	r5, [pc, #832]	; (4028e0 <USART1_Handler+0x354>)
  40259e:	6821      	ldr	r1, [r4, #0]
  4025a0:	4bd0      	ldr	r3, [pc, #832]	; (4028e4 <USART1_Handler+0x358>)
  4025a2:	1c4a      	adds	r2, r1, #1
  4025a4:	48cb      	ldr	r0, [pc, #812]	; (4028d4 <USART1_Handler+0x348>)
  4025a6:	eb05 0181 	add.w	r1, r5, r1, lsl #2
  4025aa:	6022      	str	r2, [r4, #0]
  4025ac:	4798      	blx	r3
			68 Ab
			69 A  
			70 Bb
			71 B
		*/ 
		if (received_bytes[0] == CH_BUTTON && uart_cnt == 2)
  4025ae:	682b      	ldr	r3, [r5, #0]
  4025b0:	2bc0      	cmp	r3, #192	; 0xc0
  4025b2:	f000 80cb 	beq.w	40274c <USART1_Handler+0x1c0>
		{
			uart_cnt = 0; 
			uint32_t *data1 = (uint32_t *)&received_bytes[1];
			chord_harmonies[*data1] = !chord_harmonies[*data1];
		}
		else if (uart_cnt == 3)
  4025b6:	6823      	ldr	r3, [r4, #0]
  4025b8:	2b03      	cmp	r3, #3
  4025ba:	d1ed      	bne.n	402598 <USART1_Handler+0xc>
		{
			uart_cnt = 0; 
			uint32_t *message = (uint32_t *)&received_bytes[0]; 
			uint32_t *data1 = (uint32_t *)&received_bytes[1]; 
			uint32_t *data2 = (uint32_t *)&received_bytes[2]; 
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  4025bc:	682a      	ldr	r2, [r5, #0]
			uart_cnt = 0; 
  4025be:	2100      	movs	r1, #0
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  4025c0:	2aff      	cmp	r2, #255	; 0xff
			uart_cnt = 0; 
  4025c2:	6021      	str	r1, [r4, #0]
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  4025c4:	f000 81c4 	beq.w	402950 <USART1_Handler+0x3c4>
			}
			else if (*message == 255 && *data1 == 255)
			{
				key_root = *data2; 
			}
			else if (*message == NOTE_ON)
  4025c8:	2a90      	cmp	r2, #144	; 0x90
  4025ca:	f000 81cb 	beq.w	402964 <USART1_Handler+0x3d8>
						harmony_list[i].idx = *data1; 
						break; 
					}
				}
			}
			else if (*message == NOTE_OFF)
  4025ce:	2a80      	cmp	r2, #128	; 0x80
  4025d0:	f000 80c9 	beq.w	402766 <USART1_Handler+0x1da>
						harmony_list[i].active = false; 
						break; 
					}
				}
			}
			else if (*message == SLIDER) 
  4025d4:	2ab0      	cmp	r2, #176	; 0xb0
  4025d6:	f040 81fd 	bne.w	4029d4 <USART1_Handler+0x448>
			{
				switch(*data1)
  4025da:	686b      	ldr	r3, [r5, #4]
  4025dc:	3b05      	subs	r3, #5
  4025de:	2b58      	cmp	r3, #88	; 0x58
  4025e0:	d8da      	bhi.n	402598 <USART1_Handler+0xc>
  4025e2:	a201      	add	r2, pc, #4	; (adr r2, 4025e8 <USART1_Handler+0x5c>)
  4025e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025e8:	00402939 	.word	0x00402939
  4025ec:	00402599 	.word	0x00402599
  4025f0:	004028b9 	.word	0x004028b9
  4025f4:	00402599 	.word	0x00402599
  4025f8:	00402599 	.word	0x00402599
  4025fc:	00402599 	.word	0x00402599
  402600:	00402599 	.word	0x00402599
  402604:	00402599 	.word	0x00402599
  402608:	00402599 	.word	0x00402599
  40260c:	00402599 	.word	0x00402599
  402610:	00402599 	.word	0x00402599
  402614:	00402599 	.word	0x00402599
  402618:	00402599 	.word	0x00402599
  40261c:	00402599 	.word	0x00402599
  402620:	00402599 	.word	0x00402599
  402624:	00402599 	.word	0x00402599
  402628:	00402599 	.word	0x00402599
  40262c:	00402599 	.word	0x00402599
  402630:	00402599 	.word	0x00402599
  402634:	00402599 	.word	0x00402599
  402638:	00402599 	.word	0x00402599
  40263c:	00402599 	.word	0x00402599
  402640:	00402599 	.word	0x00402599
  402644:	00402599 	.word	0x00402599
  402648:	00402599 	.word	0x00402599
  40264c:	00402599 	.word	0x00402599
  402650:	00402599 	.word	0x00402599
  402654:	00402599 	.word	0x00402599
  402658:	00402599 	.word	0x00402599
  40265c:	00402599 	.word	0x00402599
  402660:	00402599 	.word	0x00402599
  402664:	00402599 	.word	0x00402599
  402668:	00402599 	.word	0x00402599
  40266c:	00402599 	.word	0x00402599
  402670:	00402599 	.word	0x00402599
  402674:	00402599 	.word	0x00402599
  402678:	00402599 	.word	0x00402599
  40267c:	00402599 	.word	0x00402599
  402680:	00402599 	.word	0x00402599
  402684:	00402599 	.word	0x00402599
  402688:	00402599 	.word	0x00402599
  40268c:	00402599 	.word	0x00402599
  402690:	00402599 	.word	0x00402599
  402694:	00402599 	.word	0x00402599
  402698:	00402599 	.word	0x00402599
  40269c:	00402599 	.word	0x00402599
  4026a0:	00402599 	.word	0x00402599
  4026a4:	00402599 	.word	0x00402599
  4026a8:	00402599 	.word	0x00402599
  4026ac:	00402599 	.word	0x00402599
  4026b0:	00402599 	.word	0x00402599
  4026b4:	00402599 	.word	0x00402599
  4026b8:	00402599 	.word	0x00402599
  4026bc:	00402599 	.word	0x00402599
  4026c0:	00402599 	.word	0x00402599
  4026c4:	00402599 	.word	0x00402599
  4026c8:	00402599 	.word	0x00402599
  4026cc:	00402599 	.word	0x00402599
  4026d0:	00402599 	.word	0x00402599
  4026d4:	00402599 	.word	0x00402599
  4026d8:	00402599 	.word	0x00402599
  4026dc:	00402599 	.word	0x00402599
  4026e0:	00402599 	.word	0x00402599
  4026e4:	00402599 	.word	0x00402599
  4026e8:	00402599 	.word	0x00402599
  4026ec:	00402599 	.word	0x00402599
  4026f0:	00402899 	.word	0x00402899
  4026f4:	00402881 	.word	0x00402881
  4026f8:	00402869 	.word	0x00402869
  4026fc:	00402851 	.word	0x00402851
  402700:	00402599 	.word	0x00402599
  402704:	00402599 	.word	0x00402599
  402708:	00402599 	.word	0x00402599
  40270c:	00402599 	.word	0x00402599
  402710:	00402599 	.word	0x00402599
  402714:	00402599 	.word	0x00402599
  402718:	00402599 	.word	0x00402599
  40271c:	00402599 	.word	0x00402599
  402720:	00402599 	.word	0x00402599
  402724:	00402839 	.word	0x00402839
  402728:	00402599 	.word	0x00402599
  40272c:	00402599 	.word	0x00402599
  402730:	00402599 	.word	0x00402599
  402734:	00402599 	.word	0x00402599
  402738:	00402599 	.word	0x00402599
  40273c:	00402599 	.word	0x00402599
  402740:	00402821 	.word	0x00402821
  402744:	00402599 	.word	0x00402599
  402748:	00402805 	.word	0x00402805
		if (received_bytes[0] == CH_BUTTON && uart_cnt == 2)
  40274c:	6823      	ldr	r3, [r4, #0]
  40274e:	2b02      	cmp	r3, #2
  402750:	f47f af31 	bne.w	4025b6 <USART1_Handler+0x2a>
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  402754:	686a      	ldr	r2, [r5, #4]
			uart_cnt = 0; 
  402756:	2300      	movs	r3, #0
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  402758:	4963      	ldr	r1, [pc, #396]	; (4028e8 <USART1_Handler+0x35c>)
			uart_cnt = 0; 
  40275a:	6023      	str	r3, [r4, #0]
			chord_harmonies[*data1] = !chord_harmonies[*data1];
  40275c:	5c8b      	ldrb	r3, [r1, r2]
  40275e:	f083 0301 	eor.w	r3, r3, #1
  402762:	548b      	strb	r3, [r1, r2]
		{
  402764:	bd38      	pop	{r3, r4, r5, pc}
					if (harmony_list[i].active == true && harmony_list[i].idx == *data1)
  402766:	4a61      	ldr	r2, [pc, #388]	; (4028ec <USART1_Handler+0x360>)
  402768:	686b      	ldr	r3, [r5, #4]
  40276a:	7a10      	ldrb	r0, [r2, #8]
  40276c:	b110      	cbz	r0, 402774 <USART1_Handler+0x1e8>
  40276e:	6850      	ldr	r0, [r2, #4]
  402770:	4283      	cmp	r3, r0
  402772:	d040      	beq.n	4027f6 <USART1_Handler+0x26a>
  402774:	7d11      	ldrb	r1, [r2, #20]
  402776:	b119      	cbz	r1, 402780 <USART1_Handler+0x1f4>
  402778:	6911      	ldr	r1, [r2, #16]
  40277a:	428b      	cmp	r3, r1
  40277c:	f000 814c 	beq.w	402a18 <USART1_Handler+0x48c>
  402780:	f892 1020 	ldrb.w	r1, [r2, #32]
  402784:	b119      	cbz	r1, 40278e <USART1_Handler+0x202>
  402786:	69d1      	ldr	r1, [r2, #28]
  402788:	428b      	cmp	r3, r1
  40278a:	f000 8147 	beq.w	402a1c <USART1_Handler+0x490>
  40278e:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
  402792:	b119      	cbz	r1, 40279c <USART1_Handler+0x210>
  402794:	6a91      	ldr	r1, [r2, #40]	; 0x28
  402796:	428b      	cmp	r3, r1
  402798:	f000 8146 	beq.w	402a28 <USART1_Handler+0x49c>
  40279c:	f892 1038 	ldrb.w	r1, [r2, #56]	; 0x38
  4027a0:	b119      	cbz	r1, 4027aa <USART1_Handler+0x21e>
  4027a2:	6b51      	ldr	r1, [r2, #52]	; 0x34
  4027a4:	428b      	cmp	r3, r1
  4027a6:	f000 8141 	beq.w	402a2c <USART1_Handler+0x4a0>
  4027aa:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
  4027ae:	b119      	cbz	r1, 4027b8 <USART1_Handler+0x22c>
  4027b0:	6c11      	ldr	r1, [r2, #64]	; 0x40
  4027b2:	428b      	cmp	r3, r1
  4027b4:	f000 813c 	beq.w	402a30 <USART1_Handler+0x4a4>
  4027b8:	f892 1050 	ldrb.w	r1, [r2, #80]	; 0x50
  4027bc:	b119      	cbz	r1, 4027c6 <USART1_Handler+0x23a>
  4027be:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
  4027c0:	428b      	cmp	r3, r1
  4027c2:	f000 8137 	beq.w	402a34 <USART1_Handler+0x4a8>
  4027c6:	f892 105c 	ldrb.w	r1, [r2, #92]	; 0x5c
  4027ca:	b119      	cbz	r1, 4027d4 <USART1_Handler+0x248>
  4027cc:	6d91      	ldr	r1, [r2, #88]	; 0x58
  4027ce:	428b      	cmp	r3, r1
  4027d0:	f000 8126 	beq.w	402a20 <USART1_Handler+0x494>
  4027d4:	f892 1068 	ldrb.w	r1, [r2, #104]	; 0x68
  4027d8:	b119      	cbz	r1, 4027e2 <USART1_Handler+0x256>
  4027da:	6e51      	ldr	r1, [r2, #100]	; 0x64
  4027dc:	428b      	cmp	r3, r1
  4027de:	f000 8121 	beq.w	402a24 <USART1_Handler+0x498>
  4027e2:	f892 1074 	ldrb.w	r1, [r2, #116]	; 0x74
  4027e6:	2900      	cmp	r1, #0
  4027e8:	f43f aed6 	beq.w	402598 <USART1_Handler+0xc>
  4027ec:	6f11      	ldr	r1, [r2, #112]	; 0x70
  4027ee:	4299      	cmp	r1, r3
  4027f0:	f47f aed2 	bne.w	402598 <USART1_Handler+0xc>
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4027f4:	2109      	movs	r1, #9
						harmony_list[i].active = false; 
  4027f6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  4027fa:	2000      	movs	r0, #0
  4027fc:	eb02 0381 	add.w	r3, r2, r1, lsl #2
  402800:	7218      	strb	r0, [r3, #8]
						break; 
  402802:	bd38      	pop	{r3, r4, r5, pc}
					case REVERB_CH: 
						reverb_volume = (float)*data2 / 127.0f; break; 
					case CHORUS_VOLUME_CH: 
						chorus_volume = (float)*data2 / 127.0f; break;
					case CHORUS_SPEED_CH: 
						chorus_speed = 0.05f + 2.0f*(float)*data2 / 127.0f; break;
  402804:	ed95 7a02 	vldr	s14, [r5, #8]
  402808:	eddf 6a39 	vldr	s13, [pc, #228]	; 4028f0 <USART1_Handler+0x364>
  40280c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  402810:	eddf 7a38 	vldr	s15, [pc, #224]	; 4028f4 <USART1_Handler+0x368>
  402814:	4b38      	ldr	r3, [pc, #224]	; (4028f8 <USART1_Handler+0x36c>)
  402816:	eee7 7a26 	vfma.f32	s15, s14, s13
  40281a:	edc3 7a00 	vstr	s15, [r3]
  40281e:	bd38      	pop	{r3, r4, r5, pc}
					case DELAY_FEEDBACK_CH: 
						delay_feedback = 0.8f * (float)*data2 / 127.0f; break;
  402820:	edd5 7a02 	vldr	s15, [r5, #8]
  402824:	ed9f 7a35 	vldr	s14, [pc, #212]	; 4028fc <USART1_Handler+0x370>
  402828:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40282c:	4b34      	ldr	r3, [pc, #208]	; (402900 <USART1_Handler+0x374>)
  40282e:	ee67 7a87 	vmul.f32	s15, s15, s14
  402832:	edc3 7a00 	vstr	s15, [r3]
  402836:	bd38      	pop	{r3, r4, r5, pc}
						harm_volume = (float)*data2 / 127.0f; break; 
  402838:	edd5 7a02 	vldr	s15, [r5, #8]
  40283c:	ed9f 7a31 	vldr	s14, [pc, #196]	; 402904 <USART1_Handler+0x378>
  402840:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402844:	4b30      	ldr	r3, [pc, #192]	; (402908 <USART1_Handler+0x37c>)
  402846:	ee67 7a87 	vmul.f32	s15, s15, s14
  40284a:	edc3 7a00 	vstr	s15, [r3]
  40284e:	bd38      	pop	{r3, r4, r5, pc}
					case DELAY_SPEED_CH: 
						delay_speed = 16200 - 14000 * (float)*data2 / 127.0f; break; 
					case DELAY_VOLUME_CH: 
						delay_volume = 0.7f * (float)*data2 / 127.0f; break; 
  402850:	edd5 7a02 	vldr	s15, [r5, #8]
  402854:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 40290c <USART1_Handler+0x380>
  402858:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40285c:	4b2c      	ldr	r3, [pc, #176]	; (402910 <USART1_Handler+0x384>)
  40285e:	ee67 7a87 	vmul.f32	s15, s15, s14
  402862:	edc3 7a00 	vstr	s15, [r3]
  402866:	bd38      	pop	{r3, r4, r5, pc}
						chorus_volume = (float)*data2 / 127.0f; break;
  402868:	edd5 7a02 	vldr	s15, [r5, #8]
  40286c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 402904 <USART1_Handler+0x378>
  402870:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402874:	4b27      	ldr	r3, [pc, #156]	; (402914 <USART1_Handler+0x388>)
  402876:	ee67 7a87 	vmul.f32	s15, s15, s14
  40287a:	edc3 7a00 	vstr	s15, [r3]
  40287e:	bd38      	pop	{r3, r4, r5, pc}
						reverb_volume = (float)*data2 / 127.0f; break; 
  402880:	edd5 7a02 	vldr	s15, [r5, #8]
  402884:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 402904 <USART1_Handler+0x378>
  402888:	eef8 7a67 	vcvt.f32.u32	s15, s15
  40288c:	4b22      	ldr	r3, [pc, #136]	; (402918 <USART1_Handler+0x38c>)
  40288e:	ee67 7a87 	vmul.f32	s15, s15, s14
  402892:	edc3 7a00 	vstr	s15, [r3]
  402896:	bd38      	pop	{r3, r4, r5, pc}
						delay_speed = 16200 - 14000 * (float)*data2 / 127.0f; break; 
  402898:	ed95 7a02 	vldr	s14, [r5, #8]
  40289c:	eddf 6a1f 	vldr	s13, [pc, #124]	; 40291c <USART1_Handler+0x390>
  4028a0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  4028a4:	eddf 7a1e 	vldr	s15, [pc, #120]	; 402920 <USART1_Handler+0x394>
  4028a8:	4b1e      	ldr	r3, [pc, #120]	; (402924 <USART1_Handler+0x398>)
  4028aa:	eee7 7a66 	vfms.f32	s15, s14, s13
  4028ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  4028b2:	edc3 7a00 	vstr	s15, [r3]
  4028b6:	bd38      	pop	{r3, r4, r5, pc}
						dry_volume = 0.1f + 0.9f*(float)*data2 / 127.0f; break; 
  4028b8:	ed95 7a02 	vldr	s14, [r5, #8]
  4028bc:	eddf 6a1a 	vldr	s13, [pc, #104]	; 402928 <USART1_Handler+0x39c>
  4028c0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  4028c4:	eddf 7a19 	vldr	s15, [pc, #100]	; 40292c <USART1_Handler+0x3a0>
  4028c8:	4b19      	ldr	r3, [pc, #100]	; (402930 <USART1_Handler+0x3a4>)
  4028ca:	eee7 7a26 	vfma.f32	s15, s14, s13
  4028ce:	edc3 7a00 	vstr	s15, [r3]
  4028d2:	bd38      	pop	{r3, r4, r5, pc}
  4028d4:	40028000 	.word	0x40028000
  4028d8:	0040167d 	.word	0x0040167d
  4028dc:	20445004 	.word	0x20445004
  4028e0:	2044a80c 	.word	0x2044a80c
  4028e4:	00401699 	.word	0x00401699
  4028e8:	2041c114 	.word	0x2041c114
  4028ec:	2044a818 	.word	0x2044a818
  4028f0:	3c810204 	.word	0x3c810204
  4028f4:	3d4ccccd 	.word	0x3d4ccccd
  4028f8:	2040002c 	.word	0x2040002c
  4028fc:	3bce69a0 	.word	0x3bce69a0
  402900:	20400030 	.word	0x20400030
  402904:	3c010204 	.word	0x3c010204
  402908:	2040003c 	.word	0x2040003c
  40290c:	3bb49c6c 	.word	0x3bb49c6c
  402910:	20430000 	.word	0x20430000
  402914:	2041c120 	.word	0x2041c120
  402918:	20445000 	.word	0x20445000
  40291c:	42dc78f2 	.word	0x42dc78f2
  402920:	467d2000 	.word	0x467d2000
  402924:	20400034 	.word	0x20400034
  402928:	3be836d4 	.word	0x3be836d4
  40292c:	3dcccccd 	.word	0x3dcccccd
  402930:	20400038 	.word	0x20400038
  402934:	3c1acf38 	.word	0x3c1acf38
						master_volume = 1.2f*(float)*data2 / 127.0f; break; 
  402938:	edd5 7a02 	vldr	s15, [r5, #8]
  40293c:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 402934 <USART1_Handler+0x3a8>
  402940:	eef8 7a67 	vcvt.f32.u32	s15, s15
  402944:	4b3c      	ldr	r3, [pc, #240]	; (402a38 <USART1_Handler+0x4ac>)
  402946:	ee67 7a87 	vmul.f32	s15, s15, s14
  40294a:	edc3 7a00 	vstr	s15, [r3]
  40294e:	bd38      	pop	{r3, r4, r5, pc}
			if (*message == 255 && *data1 == 255 && *data2 == 255)
  402950:	686b      	ldr	r3, [r5, #4]
  402952:	2bff      	cmp	r3, #255	; 0xff
  402954:	f47f ae20 	bne.w	402598 <USART1_Handler+0xc>
  402958:	68ab      	ldr	r3, [r5, #8]
  40295a:	2bff      	cmp	r3, #255	; 0xff
  40295c:	d041      	beq.n	4029e2 <USART1_Handler+0x456>
				key_root = *data2; 
  40295e:	4a37      	ldr	r2, [pc, #220]	; (402a3c <USART1_Handler+0x4b0>)
  402960:	6013      	str	r3, [r2, #0]
  402962:	e619      	b.n	402598 <USART1_Handler+0xc>
					if (harmony_list[i].active == false)
  402964:	4a36      	ldr	r2, [pc, #216]	; (402a40 <USART1_Handler+0x4b4>)
  402966:	7a11      	ldrb	r1, [r2, #8]
  402968:	f001 00ff 	and.w	r0, r1, #255	; 0xff
  40296c:	2900      	cmp	r1, #0
  40296e:	d045      	beq.n	4029fc <USART1_Handler+0x470>
  402970:	7d11      	ldrb	r1, [r2, #20]
  402972:	2900      	cmp	r1, #0
  402974:	d040      	beq.n	4029f8 <USART1_Handler+0x46c>
  402976:	f892 1020 	ldrb.w	r1, [r2, #32]
  40297a:	2900      	cmp	r1, #0
  40297c:	d040      	beq.n	402a00 <USART1_Handler+0x474>
  40297e:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
  402982:	b1c9      	cbz	r1, 4029b8 <USART1_Handler+0x42c>
  402984:	f892 3038 	ldrb.w	r3, [r2, #56]	; 0x38
  402988:	2b00      	cmp	r3, #0
  40298a:	d03b      	beq.n	402a04 <USART1_Handler+0x478>
  40298c:	f892 3044 	ldrb.w	r3, [r2, #68]	; 0x44
  402990:	2b00      	cmp	r3, #0
  402992:	d039      	beq.n	402a08 <USART1_Handler+0x47c>
  402994:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
  402998:	2b00      	cmp	r3, #0
  40299a:	d039      	beq.n	402a10 <USART1_Handler+0x484>
  40299c:	f892 305c 	ldrb.w	r3, [r2, #92]	; 0x5c
  4029a0:	2b00      	cmp	r3, #0
  4029a2:	d033      	beq.n	402a0c <USART1_Handler+0x480>
  4029a4:	f892 3068 	ldrb.w	r3, [r2, #104]	; 0x68
  4029a8:	2b00      	cmp	r3, #0
  4029aa:	d033      	beq.n	402a14 <USART1_Handler+0x488>
  4029ac:	f892 3074 	ldrb.w	r3, [r2, #116]	; 0x74
  4029b0:	2b00      	cmp	r3, #0
  4029b2:	f47f adf1 	bne.w	402598 <USART1_Handler+0xc>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4029b6:	2309      	movs	r3, #9
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029b8:	6868      	ldr	r0, [r5, #4]
						harmony_list[i].active = true; 
  4029ba:	eb03 0343 	add.w	r3, r3, r3, lsl #1
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029be:	4921      	ldr	r1, [pc, #132]	; (402a44 <USART1_Handler+0x4b8>)
						harmony_list[i].active = true; 
  4029c0:	2401      	movs	r4, #1
  4029c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029c6:	eb01 0280 	add.w	r2, r1, r0, lsl #2
						harmony_list[i].active = true; 
  4029ca:	721c      	strb	r4, [r3, #8]
						harmony_list[i].freq = midi_note_frequencies[*data1]; 
  4029cc:	6812      	ldr	r2, [r2, #0]
  4029ce:	601a      	str	r2, [r3, #0]
						harmony_list[i].idx = *data1; 
  4029d0:	6058      	str	r0, [r3, #4]
						break; 
  4029d2:	bd38      	pop	{r3, r4, r5, pc}
					default: break; 
				}
			}
			else if (*message == PITCH_WHEEL)
  4029d4:	2ae0      	cmp	r2, #224	; 0xe0
  4029d6:	f47f addf 	bne.w	402598 <USART1_Handler+0xc>
			{
				pitch_bend = *data2; 
  4029da:	68aa      	ldr	r2, [r5, #8]
  4029dc:	4b1a      	ldr	r3, [pc, #104]	; (402a48 <USART1_Handler+0x4bc>)
  4029de:	601a      	str	r2, [r3, #0]
			}
		} 
	}
}
  4029e0:	bd38      	pop	{r3, r4, r5, pc}
					chord_harmonies[i] = false; 
  4029e2:	4b1a      	ldr	r3, [pc, #104]	; (402a4c <USART1_Handler+0x4c0>)
  4029e4:	7019      	strb	r1, [r3, #0]
  4029e6:	7059      	strb	r1, [r3, #1]
  4029e8:	7099      	strb	r1, [r3, #2]
  4029ea:	70d9      	strb	r1, [r3, #3]
  4029ec:	7119      	strb	r1, [r3, #4]
  4029ee:	7159      	strb	r1, [r3, #5]
  4029f0:	7199      	strb	r1, [r3, #6]
  4029f2:	71d9      	strb	r1, [r3, #7]
  4029f4:	7219      	strb	r1, [r3, #8]
  4029f6:	bd38      	pop	{r3, r4, r5, pc}
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4029f8:	2301      	movs	r3, #1
  4029fa:	e7dd      	b.n	4029b8 <USART1_Handler+0x42c>
					if (harmony_list[i].active == false)
  4029fc:	4603      	mov	r3, r0
  4029fe:	e7db      	b.n	4029b8 <USART1_Handler+0x42c>
				for(int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  402a00:	2302      	movs	r3, #2
  402a02:	e7d9      	b.n	4029b8 <USART1_Handler+0x42c>
  402a04:	2304      	movs	r3, #4
  402a06:	e7d7      	b.n	4029b8 <USART1_Handler+0x42c>
  402a08:	2305      	movs	r3, #5
  402a0a:	e7d5      	b.n	4029b8 <USART1_Handler+0x42c>
  402a0c:	2307      	movs	r3, #7
  402a0e:	e7d3      	b.n	4029b8 <USART1_Handler+0x42c>
  402a10:	2306      	movs	r3, #6
  402a12:	e7d1      	b.n	4029b8 <USART1_Handler+0x42c>
  402a14:	2308      	movs	r3, #8
  402a16:	e7cf      	b.n	4029b8 <USART1_Handler+0x42c>
				for (int i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  402a18:	2101      	movs	r1, #1
  402a1a:	e6ec      	b.n	4027f6 <USART1_Handler+0x26a>
  402a1c:	2102      	movs	r1, #2
  402a1e:	e6ea      	b.n	4027f6 <USART1_Handler+0x26a>
  402a20:	2107      	movs	r1, #7
  402a22:	e6e8      	b.n	4027f6 <USART1_Handler+0x26a>
  402a24:	2108      	movs	r1, #8
  402a26:	e6e6      	b.n	4027f6 <USART1_Handler+0x26a>
  402a28:	2103      	movs	r1, #3
  402a2a:	e6e4      	b.n	4027f6 <USART1_Handler+0x26a>
  402a2c:	2104      	movs	r1, #4
  402a2e:	e6e2      	b.n	4027f6 <USART1_Handler+0x26a>
  402a30:	2105      	movs	r1, #5
  402a32:	e6e0      	b.n	4027f6 <USART1_Handler+0x26a>
  402a34:	2106      	movs	r1, #6
  402a36:	e6de      	b.n	4027f6 <USART1_Handler+0x26a>
  402a38:	20400044 	.word	0x20400044
  402a3c:	20400040 	.word	0x20400040
  402a40:	2044a818 	.word	0x2044a818
  402a44:	004078e0 	.word	0x004078e0
  402a48:	20400048 	.word	0x20400048
  402a4c:	2041c114 	.word	0x2041c114

00402a50 <main>:

// uncomment to communicate to pc console over uart for debug 
//#define USING_CONSOLE

int main(void)
{
  402a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sysclk_init();
  402a54:	4b6e      	ldr	r3, [pc, #440]	; (402c10 <main+0x1c0>)

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
	usart_settings.char_length = opt->charlength;
	usart_settings.parity_type = opt->paritytype;
	usart_settings.stop_bits= opt->stopbits;
  402a56:	2400      	movs	r4, #0
	usart_settings.baudrate = opt->baudrate;
  402a58:	f44f 35e1 	mov.w	r5, #115200	; 0x1c200
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402a5c:	4f6d      	ldr	r7, [pc, #436]	; (402c14 <main+0x1c4>)
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402a5e:	f44f 4680 	mov.w	r6, #16384	; 0x4000
	} 
	uint32_t circ_buf_idx = 0; 
	float closest_note_freq = 0; 
	uint32_t closest_note_number = 0; 
	float desired_pitch; 
	uint32_t sin_cnt = 0; 
  402a62:	46a2      	mov	sl, r4
  402a64:	f8df 91ec 	ldr.w	r9, [pc, #492]	; 402c54 <main+0x204>
  402a68:	f8df b210 	ldr.w	fp, [pc, #528]	; 402c7c <main+0x22c>
{
  402a6c:	ed2d 8b06 	vpush	{d8-d10}
  402a70:	b0bb      	sub	sp, #236	; 0xec
  402a72:	eddf aa69 	vldr	s21, [pc, #420]	; 402c18 <main+0x1c8>
	sysclk_init();
  402a76:	4798      	blx	r3
	board_init();
  402a78:	4b68      	ldr	r3, [pc, #416]	; (402c1c <main+0x1cc>)
  402a7a:	4798      	blx	r3
	audio_init();
  402a7c:	4b68      	ldr	r3, [pc, #416]	; (402c20 <main+0x1d0>)
  402a7e:	4798      	blx	r3
	PSOLA_init(); 
  402a80:	4b68      	ldr	r3, [pc, #416]	; (402c24 <main+0x1d4>)
  402a82:	4798      	blx	r3
	usart_settings.char_length = opt->charlength;
  402a84:	21c0      	movs	r1, #192	; 0xc0
	usart_settings.parity_type = opt->paritytype;
  402a86:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402a8a:	4b67      	ldr	r3, [pc, #412]	; (402c28 <main+0x1d8>)
	usart_settings.char_length = opt->charlength;
  402a8c:	9127      	str	r1, [sp, #156]	; 0x9c
  402a8e:	f06f 0101 	mvn.w	r1, #1
  402a92:	200e      	movs	r0, #14
	usart_settings.baudrate = opt->baudrate;
  402a94:	9526      	str	r5, [sp, #152]	; 0x98
	uint32_t sin_cnt = 0; 
  402a96:	9405      	str	r4, [sp, #20]
  402a98:	9107      	str	r1, [sp, #28]
	usart_settings.parity_type = opt->paritytype;
  402a9a:	9228      	str	r2, [sp, #160]	; 0xa0
	usart_settings.stop_bits= opt->stopbits;
  402a9c:	9429      	str	r4, [sp, #164]	; 0xa4
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402a9e:	942a      	str	r4, [sp, #168]	; 0xa8
  402aa0:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402aa2:	ab26      	add	r3, sp, #152	; 0x98
  402aa4:	4a61      	ldr	r2, [pc, #388]	; (402c2c <main+0x1dc>)
  402aa6:	4862      	ldr	r0, [pc, #392]	; (402c30 <main+0x1e0>)
  402aa8:	4619      	mov	r1, r3
  402aaa:	4b62      	ldr	r3, [pc, #392]	; (402c34 <main+0x1e4>)
  402aac:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402aae:	4860      	ldr	r0, [pc, #384]	; (402c30 <main+0x1e0>)
  402ab0:	47b8      	blx	r7
		usart_enable_rx(p_usart);
  402ab2:	4d61      	ldr	r5, [pc, #388]	; (402c38 <main+0x1e8>)
  402ab4:	485e      	ldr	r0, [pc, #376]	; (402c30 <main+0x1e0>)
  402ab6:	47a8      	blx	r5
	usart_enable_tx(USART_SERIAL);
  402ab8:	485d      	ldr	r0, [pc, #372]	; (402c30 <main+0x1e0>)
  402aba:	47b8      	blx	r7
	usart_enable_rx(USART_SERIAL);
  402abc:	485c      	ldr	r0, [pc, #368]	; (402c30 <main+0x1e0>)
  402abe:	47a8      	blx	r5
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
  402ac0:	2101      	movs	r1, #1
  402ac2:	485b      	ldr	r0, [pc, #364]	; (402c30 <main+0x1e0>)
		harmony_list[i].freq = 0.0f; 
  402ac4:	2500      	movs	r5, #0
	usart_enable_interrupt(USART_SERIAL, US_IER_RXRDY);
  402ac6:	4b5d      	ldr	r3, [pc, #372]	; (402c3c <main+0x1ec>)
  402ac8:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402aca:	4b5d      	ldr	r3, [pc, #372]	; (402c40 <main+0x1f0>)
  402acc:	2240      	movs	r2, #64	; 0x40
	usart_write(USART_SERIAL, 255);
  402ace:	21ff      	movs	r1, #255	; 0xff
  402ad0:	4857      	ldr	r0, [pc, #348]	; (402c30 <main+0x1e0>)
  402ad2:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402ad6:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
  402ada:	4a5a      	ldr	r2, [pc, #360]	; (402c44 <main+0x1f4>)
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402adc:	601e      	str	r6, [r3, #0]
  402ade:	4790      	blx	r2
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402ae0:	ab26      	add	r3, sp, #152	; 0x98
  402ae2:	4f59      	ldr	r7, [pc, #356]	; (402c48 <main+0x1f8>)
  402ae4:	2213      	movs	r2, #19
  402ae6:	4619      	mov	r1, r3
		harmony_list[i].freq = 0.0f; 
  402ae8:	4b58      	ldr	r3, [pc, #352]	; (402c4c <main+0x1fc>)
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402aea:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
		harmony_list[i].freq = 0.0f; 
  402aee:	601d      	str	r5, [r3, #0]
		harmony_list[i].idx = 0; 
  402af0:	605c      	str	r4, [r3, #4]
		harmony_list[i].active = false; 
  402af2:	721c      	strb	r4, [r3, #8]
		harmony_list[i].freq = 0.0f; 
  402af4:	60dd      	str	r5, [r3, #12]
		harmony_list[i].idx = 0; 
  402af6:	611c      	str	r4, [r3, #16]
		harmony_list[i].active = false; 
  402af8:	751c      	strb	r4, [r3, #20]
		harmony_list[i].freq = 0.0f; 
  402afa:	619d      	str	r5, [r3, #24]
		harmony_list[i].idx = 0; 
  402afc:	61dc      	str	r4, [r3, #28]
		harmony_list[i].active = false; 
  402afe:	f883 4020 	strb.w	r4, [r3, #32]
		harmony_list[i].freq = 0.0f; 
  402b02:	625d      	str	r5, [r3, #36]	; 0x24
		harmony_list[i].idx = 0; 
  402b04:	629c      	str	r4, [r3, #40]	; 0x28
		harmony_list[i].active = false; 
  402b06:	f883 402c 	strb.w	r4, [r3, #44]	; 0x2c
		harmony_list[i].freq = 0.0f; 
  402b0a:	631d      	str	r5, [r3, #48]	; 0x30
		harmony_list[i].idx = 0; 
  402b0c:	635c      	str	r4, [r3, #52]	; 0x34
		harmony_list[i].active = false; 
  402b0e:	f883 4038 	strb.w	r4, [r3, #56]	; 0x38
		harmony_list[i].freq = 0.0f; 
  402b12:	63dd      	str	r5, [r3, #60]	; 0x3c
		harmony_list[i].idx = 0; 
  402b14:	641c      	str	r4, [r3, #64]	; 0x40
		harmony_list[i].active = false; 
  402b16:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
		harmony_list[i].freq = 0.0f; 
  402b1a:	649d      	str	r5, [r3, #72]	; 0x48
		harmony_list[i].idx = 0; 
  402b1c:	64dc      	str	r4, [r3, #76]	; 0x4c
		harmony_list[i].active = false; 
  402b1e:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
		harmony_list[i].freq = 0.0f; 
  402b22:	655d      	str	r5, [r3, #84]	; 0x54
		harmony_list[i].idx = 0; 
  402b24:	659c      	str	r4, [r3, #88]	; 0x58
		harmony_list[i].active = false; 
  402b26:	f883 405c 	strb.w	r4, [r3, #92]	; 0x5c
		harmony_list[i].freq = 0.0f; 
  402b2a:	661d      	str	r5, [r3, #96]	; 0x60
		harmony_list[i].idx = 0; 
  402b2c:	665c      	str	r4, [r3, #100]	; 0x64
		harmony_list[i].active = false; 
  402b2e:	f883 4068 	strb.w	r4, [r3, #104]	; 0x68
		harmony_list[i].freq = 0.0f; 
  402b32:	66dd      	str	r5, [r3, #108]	; 0x6c
		harmony_list[i].idx = 0; 
  402b34:	671c      	str	r4, [r3, #112]	; 0x70
		harmony_list[i].active = false; 
  402b36:	f883 4074 	strb.w	r4, [r3, #116]	; 0x74
	float harmony_shifts[MAX_NUM_SHIFTS+1]; arm_fill_f32(1.0f, harmony_shifts, MAX_NUM_SHIFTS); 
  402b3a:	47b8      	blx	r7
	harmony_shifts[1] = END_OF_SHIFTS; 
  402b3c:	4b44      	ldr	r3, [pc, #272]	; (402c50 <main+0x200>)
	harmony_shifts[0] = NO_SHIFT;
  402b3e:	f04f 5e7e 	mov.w	lr, #1065353216	; 0x3f800000
	uint32_t chorus_delay; 
	arm_fill_f32(0.0f, dry_circ_buffer, CIRC_BUF_SIZE);
  402b42:	4628      	mov	r0, r5
  402b44:	4632      	mov	r2, r6
  402b46:	4943      	ldr	r1, [pc, #268]	; (402c54 <main+0x204>)
		chord_freqs[i].freq = 0.0f; chord_freqs[i].active = false; 
  402b48:	9516      	str	r5, [sp, #88]	; 0x58
  402b4a:	f88d 405c 	strb.w	r4, [sp, #92]	; 0x5c
  402b4e:	9518      	str	r5, [sp, #96]	; 0x60
  402b50:	f88d 4064 	strb.w	r4, [sp, #100]	; 0x64
  402b54:	951a      	str	r5, [sp, #104]	; 0x68
  402b56:	f88d 406c 	strb.w	r4, [sp, #108]	; 0x6c
  402b5a:	951c      	str	r5, [sp, #112]	; 0x70
  402b5c:	f88d 4074 	strb.w	r4, [sp, #116]	; 0x74
  402b60:	951e      	str	r5, [sp, #120]	; 0x78
  402b62:	f88d 407c 	strb.w	r4, [sp, #124]	; 0x7c
  402b66:	9520      	str	r5, [sp, #128]	; 0x80
  402b68:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  402b6c:	9522      	str	r5, [sp, #136]	; 0x88
  402b6e:	f88d 408c 	strb.w	r4, [sp, #140]	; 0x8c
  402b72:	9524      	str	r5, [sp, #144]	; 0x90
  402b74:	f88d 4094 	strb.w	r4, [sp, #148]	; 0x94
	harmony_shifts[1] = END_OF_SHIFTS; 
  402b78:	9327      	str	r3, [sp, #156]	; 0x9c
	harmony_shifts[MAX_NUM_SHIFTS] = END_OF_SHIFTS; // should never change 
  402b7a:	9339      	str	r3, [sp, #228]	; 0xe4
	harmony_shifts[0] = NO_SHIFT;
  402b7c:	f8cd e098 	str.w	lr, [sp, #152]	; 0x98
	arm_fill_f32(0.0f, dry_circ_buffer, CIRC_BUF_SIZE);
  402b80:	47b8      	blx	r7
	arm_fill_f32(0.0f, delay_circ_buffer, CIRC_BUF_SIZE);
  402b82:	4628      	mov	r0, r5
  402b84:	4632      	mov	r2, r6
  402b86:	4934      	ldr	r1, [pc, #208]	; (402c58 <main+0x208>)
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b88:	ad0f      	add	r5, sp, #60	; 0x3c
	arm_fill_f32(0.0f, delay_circ_buffer, CIRC_BUF_SIZE);
  402b8a:	47b8      	blx	r7
  402b8c:	9907      	ldr	r1, [sp, #28]
  402b8e:	4b33      	ldr	r3, [pc, #204]	; (402c5c <main+0x20c>)
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402b90:	4c33      	ldr	r4, [pc, #204]	; (402c60 <main+0x210>)
  402b92:	1acb      	subs	r3, r1, r3
  402b94:	9307      	str	r3, [sp, #28]
  402b96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  402b98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  402b9a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
	uint32_t harmony_steps[] = {2, 2, 1}; // third, fifth, sixth
  402b9e:	340c      	adds	r4, #12
  402ba0:	ab0c      	add	r3, sp, #48	; 0x30
	scale_t major[] = {W,W,H,W,W,W,H}; 
  402ba2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	uint32_t harmony_steps[] = {2, 2, 1}; // third, fifth, sixth
  402ba6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
  402baa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	/*************** Application code variables end ***************/
	
	while(1)
	{
		if (dataReceived)
  402bae:	4b2d      	ldr	r3, [pc, #180]	; (402c64 <main+0x214>)
  402bb0:	781b      	ldrb	r3, [r3, #0]
  402bb2:	2b00      	cmp	r3, #0
  402bb4:	d0fb      	beq.n	402bae <main+0x15e>
		{	
			dataReceived = false; 
  402bb6:	4a2b      	ldr	r2, [pc, #172]	; (402c64 <main+0x214>)
  402bb8:	2300      	movs	r3, #0
			
			// get pitch 
			inputPitch = computeWaveletPitch(processBuffer);
  402bba:	482b      	ldr	r0, [pc, #172]	; (402c68 <main+0x218>)
	uint32_t hi = 127;
  402bbc:	257f      	movs	r5, #127	; 0x7f
			dataReceived = false; 
  402bbe:	7013      	strb	r3, [r2, #0]
			inputPitch = computeWaveletPitch(processBuffer);
  402bc0:	4b2a      	ldr	r3, [pc, #168]	; (402c6c <main+0x21c>)
  402bc2:	4798      	blx	r3
			if (inputPitch < MINIMUM_PITCH) 
				inputPitch = MINIMUM_PITCH; 
			oneOverInputPitch = 1.0f / inputPitch;
  402bc4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  402bc8:	ee07 0a90 	vmov	s15, r0
  402bcc:	eddf 8a28 	vldr	s17, [pc, #160]	; 402c70 <main+0x220>
  402bd0:	eddf 6a28 	vldr	s13, [pc, #160]	; 402c74 <main+0x224>
	uint32_t lo = 12; // lowest at C0
  402bd4:	220c      	movs	r2, #12
  402bd6:	fe87 8aaa 	vmaxnm.f32	s16, s15, s21
			oneOverInputPitch = 1.0f / inputPitch;
  402bda:	ee87 9a08 	vdiv.f32	s18, s14, s16
  402bde:	eddf 7a26 	vldr	s15, [pc, #152]	; 402c78 <main+0x228>
		mid = (hi + lo) >> 1;
  402be2:	18ab      	adds	r3, r5, r2
  402be4:	085b      	lsrs	r3, r3, #1
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402be6:	ee37 7ac8 	vsub.f32	s14, s15, s16
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bea:	ee76 7ac8 	vsub.f32	s15, s13, s16
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bee:	1c59      	adds	r1, r3, #1
  402bf0:	eeb0 7ac7 	vabs.f32	s14, s14
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bf4:	eef0 7ae7 	vabs.f32	s15, s15
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402bf8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402bfc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		if (d2 <= d1)
  402c00:	ee17 0a10 	vmov	r0, s14
  402c04:	ee17 4a90 	vmov	r4, s15
  402c08:	42a0      	cmp	r0, r4
  402c0a:	d958      	bls.n	402cbe <main+0x26e>
  402c0c:	e3e3      	b.n	4033d6 <main+0x986>
  402c0e:	bf00      	nop
  402c10:	004016ed 	.word	0x004016ed
  402c14:	00401669 	.word	0x00401669
  402c18:	42c80000 	.word	0x42c80000
  402c1c:	0040175d 	.word	0x0040175d
  402c20:	00400361 	.word	0x00400361
  402c24:	00400d19 	.word	0x00400d19
  402c28:	00402235 	.word	0x00402235
  402c2c:	08f0d180 	.word	0x08f0d180
  402c30:	40028000 	.word	0x40028000
  402c34:	004015c9 	.word	0x004015c9
  402c38:	00401671 	.word	0x00401671
  402c3c:	00401679 	.word	0x00401679
  402c40:	e000e100 	.word	0xe000e100
  402c44:	00401681 	.word	0x00401681
  402c48:	0040382d 	.word	0x0040382d
  402c4c:	2044a818 	.word	0x2044a818
  402c50:	bf800000 	.word	0xbf800000
  402c54:	20434000 	.word	0x20434000
  402c58:	20420000 	.word	0x20420000
  402c5c:	20444000 	.word	0x20444000
  402c60:	004078b8 	.word	0x004078b8
  402c64:	2040401c 	.word	0x2040401c
  402c68:	20446800 	.word	0x20446800
  402c6c:	004005b9 	.word	0x004005b9
  402c70:	4643ff66 	.word	0x4643ff66
  402c74:	43dc0000 	.word	0x43dc0000
  402c78:	43e914fe 	.word	0x43e914fe
  402c7c:	20400014 	.word	0x20400014
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c80:	1c58      	adds	r0, r3, #1
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c82:	4acc      	ldr	r2, [pc, #816]	; (402fb4 <main+0x564>)
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c84:	4ccb      	ldr	r4, [pc, #812]	; (402fb4 <main+0x564>)
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c86:	eb02 0283 	add.w	r2, r2, r3, lsl #2
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c8a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c8e:	edd2 6a00 	vldr	s13, [r2]
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c92:	edd4 7a00 	vldr	s15, [r4]
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c96:	ee36 7ac8 	vsub.f32	s14, s13, s16
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402c9a:	ee77 7ac8 	vsub.f32	s15, s15, s16
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402c9e:	eeb0 7ac7 	vabs.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402ca2:	eef0 7ae7 	vabs.f32	s15, s15
		d1 = Abs(midi_note_frequencies[mid] - frequency);
  402ca6:	eebc 7ac7 	vcvt.u32.f32	s14, s14
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402caa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
		if (d2 <= d1)
  402cae:	ee17 2a10 	vmov	r2, s14
  402cb2:	ee17 4a90 	vmov	r4, s15
  402cb6:	42a2      	cmp	r2, r4
  402cb8:	f0c0 838e 	bcc.w	4033d8 <main+0x988>
		d2 = Abs(midi_note_frequencies[mid+1] - frequency);
  402cbc:	4601      	mov	r1, r0
		mid = (hi + lo) >> 1;
  402cbe:	194b      	adds	r3, r1, r5
	while (lo < hi)
  402cc0:	42a9      	cmp	r1, r5
		mid = (hi + lo) >> 1;
  402cc2:	ea4f 0353 	mov.w	r3, r3, lsr #1
	while (lo < hi)
  402cc6:	d3db      	bcc.n	402c80 <main+0x230>
			// find closest musical pitch 
			get_frequency_from_all(inputPitch, &closest_note_freq, &closest_note_number);
				
			// find number of semitones from root 
			float scale_pitch = closest_note_freq;
			int32_t number_of_semitones_from_root = Abs((int32_t)closest_note_number - key_root);
  402cc8:	4bbb      	ldr	r3, [pc, #748]	; (402fb8 <main+0x568>)
  402cca:	681b      	ldr	r3, [r3, #0]
  402ccc:	4bba      	ldr	r3, [pc, #744]	; (402fb8 <main+0x568>)
  402cce:	681c      	ldr	r4, [r3, #0]
  402cd0:	1b2c      	subs	r4, r5, r4
			while(number_of_semitones_from_root > 12)
  402cd2:	2c0c      	cmp	r4, #12
  402cd4:	dd02      	ble.n	402cdc <main+0x28c>
				number_of_semitones_from_root -= 12;
  402cd6:	3c0c      	subs	r4, #12
			while(number_of_semitones_from_root > 12)
  402cd8:	2c0c      	cmp	r4, #12
  402cda:	dcfc      	bgt.n	402cd6 <main+0x286>
						
			// adjust for pitch outside of major scale 		
			if (number_of_semitones_from_root == 1 || number_of_semitones_from_root == 4 ||
  402cdc:	1e62      	subs	r2, r4, #1
  402cde:	2a09      	cmp	r2, #9
  402ce0:	f200 84c2 	bhi.w	403668 <main+0xc18>
  402ce4:	f240 23a9 	movw	r3, #681	; 0x2a9
  402ce8:	40d3      	lsrs	r3, r2
  402cea:	07db      	lsls	r3, r3, #31
  402cec:	f140 84bc 	bpl.w	403668 <main+0xc18>
			number_of_semitones_from_root == 6 || number_of_semitones_from_root == 8 || number_of_semitones_from_root == 10 )
			{
				number_of_semitones_from_root +=1;
				scale_pitch = midi_note_frequencies[closest_note_number + 1];
  402cf0:	4bb0      	ldr	r3, [pc, #704]	; (402fb4 <main+0x564>)
				number_of_semitones_from_root +=1;
  402cf2:	3401      	adds	r4, #1
				scale_pitch = midi_note_frequencies[closest_note_number + 1];
  402cf4:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  402cf8:	edd3 9a01 	vldr	s19, [r3, #4]
			// find index in scale where the pitch lies 
			uint32_t interval_idx = 0;
			int32_t scale_step = 0;
			for (i = 0; i < 7; i++)
			{
				scale_step += major[i];
  402cfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
				if (number_of_semitones_from_root == scale_step)
  402cfe:	429c      	cmp	r4, r3
  402d00:	f000 84b8 	beq.w	403674 <main+0xc24>
				scale_step += major[i];
  402d04:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402d06:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d08:	429c      	cmp	r4, r3
  402d0a:	f000 8551 	beq.w	4037b0 <main+0xd60>
				scale_step += major[i];
  402d0e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402d10:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d12:	429c      	cmp	r4, r3
  402d14:	f000 8552 	beq.w	4037bc <main+0xd6c>
				scale_step += major[i];
  402d18:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d1a:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d1c:	429c      	cmp	r4, r3
  402d1e:	f000 854a 	beq.w	4037b6 <main+0xd66>
				scale_step += major[i];
  402d22:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402d24:	4413      	add	r3, r2
				if (number_of_semitones_from_root == scale_step)
  402d26:	429c      	cmp	r4, r3
  402d28:	f000 854b 	beq.w	4037c2 <main+0xd72>
				scale_step += major[i];
  402d2c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402d2e:	4413      	add	r3, r2
			uint32_t interval_idx = 0;
  402d30:	429c      	cmp	r4, r3
  402d32:	bf0c      	ite	eq
  402d34:	2406      	moveq	r4, #6
  402d36:	2400      	movne	r4, #0
				}
			}
			
			// auto tune or regular voice 
			bool *autotune = (bool *)&chord_harmonies[8]; 
			if (*autotune)
  402d38:	4ba0      	ldr	r3, [pc, #640]	; (402fbc <main+0x56c>)
  402d3a:	7a1a      	ldrb	r2, [r3, #8]
				desired_pitch = scale_pitch;
			else 
				desired_pitch = inputPitch;
				
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d3c:	4ba0      	ldr	r3, [pc, #640]	; (402fc0 <main+0x570>)
				desired_pitch = scale_pitch;
  402d3e:	2a00      	cmp	r2, #0
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d40:	681b      	ldr	r3, [r3, #0]
				desired_pitch = scale_pitch;
  402d42:	bf14      	ite	ne
  402d44:	eef0 7a69 	vmovne.f32	s15, s19
  402d48:	eef0 7a48 	vmoveq.f32	s15, s16
			if (pitch_bend < 56 || pitch_bend > 72) 
  402d4c:	2b37      	cmp	r3, #55	; 0x37
  402d4e:	d903      	bls.n	402d58 <main+0x308>
  402d50:	4b9b      	ldr	r3, [pc, #620]	; (402fc0 <main+0x570>)
  402d52:	681b      	ldr	r3, [r3, #0]
  402d54:	2b48      	cmp	r3, #72	; 0x48
  402d56:	d91e      	bls.n	402d96 <main+0x346>
				bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402d58:	4b99      	ldr	r3, [pc, #612]	; (402fc0 <main+0x570>)
  402d5a:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402d5c:	2b7f      	cmp	r3, #127	; 0x7f
  402d5e:	d81a      	bhi.n	402d96 <main+0x346>
	if (pitch_bend > 64)
  402d60:	4b97      	ldr	r3, [pc, #604]	; (402fc0 <main+0x570>)
  402d62:	681b      	ldr	r3, [r3, #0]
  402d64:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402d66:	4b96      	ldr	r3, [pc, #600]	; (402fc0 <main+0x570>)
  402d68:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402d6c:	4b91      	ldr	r3, [pc, #580]	; (402fb4 <main+0x564>)
  402d6e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402d72:	f200 8482 	bhi.w	40367a <main+0xc2a>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402d76:	eef8 6a66 	vcvt.f32.u32	s13, s13
  402d7a:	ed9f 6a92 	vldr	s12, [pc, #584]	; 402fc4 <main+0x574>
  402d7e:	ed9f 7a92 	vldr	s14, [pc, #584]	; 402fc8 <main+0x578>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402d82:	ed53 5a02 	vldr	s11, [r3, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402d86:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402d8a:	ee38 6ae5 	vsub.f32	s12, s17, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402d8e:	ee26 7a87 	vmul.f32	s14, s13, s14
  402d92:	eee7 7a06 	vfma.f32	s15, s14, s12
				
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402d96:	ee77 7ac8 	vsub.f32	s15, s15, s16
			num_of_shifts = 1;  
			
			// calculate power 
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402d9a:	aa0b      	add	r2, sp, #44	; 0x2c
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402d9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402da0:	f44f 7180 	mov.w	r1, #256	; 0x100
  402da4:	4889      	ldr	r0, [pc, #548]	; (402fcc <main+0x57c>)
  402da6:	4b8a      	ldr	r3, [pc, #552]	; (402fd0 <main+0x580>)
			harmony_shifts[0] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402da8:	eea9 7a27 	vfma.f32	s14, s18, s15
  402dac:	ed8d 7a26 	vstr	s14, [sp, #152]	; 0x98
			arm_power_f32(processBuffer, WIN_SIZE>>2, &power);
  402db0:	4798      	blx	r3
		
			// determine whether you should add any harmonies 
			if (inputPitch > MINIMUM_PITCH && power > POWER_THRESHOLD)
  402db2:	eeb4 8aea 	vcmpe.f32	s16, s21
  402db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402dba:	f340 831f 	ble.w	4033fc <main+0x9ac>
  402dbe:	eddf 7a85 	vldr	s15, [pc, #532]	; 402fd4 <main+0x584>
  402dc2:	ed9d 7a0b 	vldr	s14, [sp, #44]	; 0x2c
  402dc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
  402dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  402dce:	f340 8315 	ble.w	4033fc <main+0x9ac>
				// chord harmonies 
				uint32_t chord_idx = 0;	
				uint32_t saved_interval_idx = interval_idx; 	
				
				// octave down
				if(chord_harmonies[chord_idx] == true)
  402dd2:	4b7a      	ldr	r3, [pc, #488]	; (402fbc <main+0x56c>)
  402dd4:	781b      	ldrb	r3, [r3, #0]
  402dd6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402dda:	2b00      	cmp	r3, #0
  402ddc:	f000 8466 	beq.w	4036ac <main+0xc5c>
				{
					if (*autotune)
  402de0:	4b76      	ldr	r3, [pc, #472]	; (402fbc <main+0x56c>)
						desired_pitch = scale_pitch*powerf(1.059463094359f, -12);
  402de2:	eddf 7a7d 	vldr	s15, [pc, #500]	; 402fd8 <main+0x588>
					if (*autotune)
  402de6:	7a1b      	ldrb	r3, [r3, #8]
  402de8:	2b00      	cmp	r3, #0
  402dea:	f040 84c6 	bne.w	40377a <main+0xd2a>
					else
						desired_pitch = closest_note_freq*powerf(1.059463094359f, -12);
  402dee:	ee68 7aa7 	vmul.f32	s15, s17, s15
					if (pitch_bend < 56 || pitch_bend > 72)
  402df2:	4b73      	ldr	r3, [pc, #460]	; (402fc0 <main+0x570>)
  402df4:	681b      	ldr	r3, [r3, #0]
  402df6:	2b37      	cmp	r3, #55	; 0x37
  402df8:	d903      	bls.n	402e02 <main+0x3b2>
  402dfa:	4b71      	ldr	r3, [pc, #452]	; (402fc0 <main+0x570>)
  402dfc:	681b      	ldr	r3, [r3, #0]
  402dfe:	2b48      	cmp	r3, #72	; 0x48
  402e00:	d91e      	bls.n	402e40 <main+0x3f0>
					bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402e02:	4b6f      	ldr	r3, [pc, #444]	; (402fc0 <main+0x570>)
  402e04:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402e06:	2b7f      	cmp	r3, #127	; 0x7f
  402e08:	d81a      	bhi.n	402e40 <main+0x3f0>
	if (pitch_bend > 64)
  402e0a:	4b6d      	ldr	r3, [pc, #436]	; (402fc0 <main+0x570>)
  402e0c:	681b      	ldr	r3, [r3, #0]
  402e0e:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402e10:	4b6b      	ldr	r3, [pc, #428]	; (402fc0 <main+0x570>)
  402e12:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402e16:	4b67      	ldr	r3, [pc, #412]	; (402fb4 <main+0x564>)
  402e18:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  402e1c:	f200 84e1 	bhi.w	4037e2 <main+0xd92>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e20:	eef8 6a66 	vcvt.f32.u32	s13, s13
  402e24:	ed9f 6a67 	vldr	s12, [pc, #412]	; 402fc4 <main+0x574>
  402e28:	ed9f 7a67 	vldr	s14, [pc, #412]	; 402fc8 <main+0x578>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e2c:	ed53 5a02 	vldr	s11, [r3, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e30:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e34:	ee38 6ae5 	vsub.f32	s12, s17, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e38:	ee26 7a87 	vmul.f32	s14, s13, s14
  402e3c:	eee7 7a06 	vfma.f32	s15, s14, s12
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
					chord_freqs[chord_idx].active = true;
					chord_freqs[chord_idx].freq = desired_pitch;
  402e44:	edcd 7a16 	vstr	s15, [sp, #88]	; 0x58
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e48:	ee77 6ac8 	vsub.f32	s13, s15, s16
					chord_freqs[chord_idx].active = true;
  402e4c:	2301      	movs	r3, #1
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e4e:	eef0 7a47 	vmov.f32	s15, s14
					chord_freqs[chord_idx].active = true;
  402e52:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e56:	2302      	movs	r3, #2
  402e58:	eee9 7a26 	vfma.f32	s15, s18, s13
  402e5c:	9303      	str	r3, [sp, #12]
  402e5e:	edcd 7a27 	vstr	s15, [sp, #156]	; 0x9c
  402e62:	aa0c      	add	r2, sp, #48	; 0x30
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e64:	1eab      	subs	r3, r5, #2
  402e66:	f10d 0858 	add.w	r8, sp, #88	; 0x58
			num_of_shifts = 1;  
  402e6a:	4621      	mov	r1, r4
  402e6c:	9204      	str	r2, [sp, #16]
  402e6e:	f06f 000b 	mvn.w	r0, #11
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e72:	4a50      	ldr	r2, [pc, #320]	; (402fb4 <main+0x564>)
			num_of_shifts = 1;  
  402e74:	46c4      	mov	ip, r8
  402e76:	9406      	str	r4, [sp, #24]
  402e78:	f04f 0e01 	mov.w	lr, #1
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  402e80:	f8cd 8020 	str.w	r8, [sp, #32]
				// low harmonies 
				int32_t steps_to_harmony = -12;
				for (i = 0; i < 3; i++, chord_idx++)
				{
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
						steps_to_harmony += major[interval_idx % 7];
  402e84:	4f55      	ldr	r7, [pc, #340]	; (402fdc <main+0x58c>)
					if(chord_harmonies[chord_idx] == true)
					{
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
						if (pitch_bend < 56 || pitch_bend > 72)
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402e86:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402e8a:	9309      	str	r3, [sp, #36]	; 0x24
			num_of_shifts = 1;  
  402e8c:	ab0c      	add	r3, sp, #48	; 0x30
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402e8e:	eddf 3a4d 	vldr	s7, [pc, #308]	; 402fc4 <main+0x574>
  402e92:	461e      	mov	r6, r3
  402e94:	eddf 4a4c 	vldr	s9, [pc, #304]	; 402fc8 <main+0x578>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402e98:	ed9f 4a51 	vldr	s8, [pc, #324]	; 402fe0 <main+0x590>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402e9c:	f856 4b04 	ldr.w	r4, [r6], #4
		result *= base;
  402ea0:	ed9f 7a50 	vldr	s14, [pc, #320]	; 402fe4 <main+0x594>
  402ea4:	f8dd 800c 	ldr.w	r8, [sp, #12]
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ea8:	2c00      	cmp	r4, #0
  402eaa:	d06e      	beq.n	402f8a <main+0x53a>
  402eac:	440c      	add	r4, r1
						steps_to_harmony += major[interval_idx % 7];
  402eae:	fba7 2301 	umull	r2, r3, r7, r1
  402eb2:	1aca      	subs	r2, r1, r3
  402eb4:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  402eb8:	aa3a      	add	r2, sp, #232	; 0xe8
  402eba:	089b      	lsrs	r3, r3, #2
  402ebc:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  402ec0:	1acb      	subs	r3, r1, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ec2:	3101      	adds	r1, #1
						steps_to_harmony += major[interval_idx % 7];
  402ec4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ec8:	42a1      	cmp	r1, r4
						steps_to_harmony += major[interval_idx % 7];
  402eca:	f853 3cac 	ldr.w	r3, [r3, #-172]
  402ece:	4418      	add	r0, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402ed0:	d1ed      	bne.n	402eae <main+0x45e>
					if(chord_harmonies[chord_idx] == true)
  402ed2:	4b3a      	ldr	r3, [pc, #232]	; (402fbc <main+0x56c>)
  402ed4:	f813 300e 	ldrb.w	r3, [r3, lr]
  402ed8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402edc:	2b00      	cmp	r3, #0
  402ede:	d05c      	beq.n	402f9a <main+0x54a>
	uint32_t exp_abs = Abs(exponent);
  402ee0:	ea80 73e0 	eor.w	r3, r0, r0, asr #31
	while (exp_abs)
  402ee4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	uint32_t exp_abs = Abs(exponent);
  402ee8:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
	while (exp_abs)
  402eec:	b138      	cbz	r0, 402efe <main+0x4ae>
  402eee:	3b01      	subs	r3, #1
		result *= base;
  402ef0:	ee67 7a87 	vmul.f32	s15, s15, s14
	while (exp_abs)
  402ef4:	d1fb      	bne.n	402eee <main+0x49e>
	if (exponent < 0)
  402ef6:	2800      	cmp	r0, #0
	return 1.0/result;
  402ef8:	bfb8      	it	lt
  402efa:	eec6 7a27 	vdivlt.f32	s15, s12, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  402efe:	4b30      	ldr	r3, [pc, #192]	; (402fc0 <main+0x570>)
  402f00:	681b      	ldr	r3, [r3, #0]
  402f02:	2b37      	cmp	r3, #55	; 0x37
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
  402f04:	ee69 7aa7 	vmul.f32	s15, s19, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  402f08:	d903      	bls.n	402f12 <main+0x4c2>
  402f0a:	4b2d      	ldr	r3, [pc, #180]	; (402fc0 <main+0x570>)
  402f0c:	681b      	ldr	r3, [r3, #0]
  402f0e:	2b48      	cmp	r3, #72	; 0x48
  402f10:	d91d      	bls.n	402f4e <main+0x4fe>
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  402f12:	4b2b      	ldr	r3, [pc, #172]	; (402fc0 <main+0x570>)
  402f14:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  402f16:	2b7f      	cmp	r3, #127	; 0x7f
  402f18:	d819      	bhi.n	402f4e <main+0x4fe>
	if (pitch_bend > 64)
  402f1a:	4b29      	ldr	r3, [pc, #164]	; (402fc0 <main+0x570>)
  402f1c:	681b      	ldr	r3, [r3, #0]
  402f1e:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  402f20:	4b27      	ldr	r3, [pc, #156]	; (402fc0 <main+0x570>)
  402f22:	edd3 6a00 	vldr	s13, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402f26:	4b23      	ldr	r3, [pc, #140]	; (402fb4 <main+0x564>)
	if (pitch_bend > 64)
  402f28:	f200 842b 	bhi.w	403782 <main+0xd32>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f2c:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402f30:	eb03 0385 	add.w	r3, r3, r5, lsl #2
  402f34:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402f36:	ed93 5a00 	vldr	s10, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f3a:	ee76 6ae3 	vsub.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402f3e:	edd2 5a00 	vldr	s11, [r2]
  402f42:	ee75 5a65 	vsub.f32	s11, s10, s11
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  402f46:	ee66 6aa4 	vmul.f32	s13, s13, s9
  402f4a:	eee5 7aa6 	vfma.f32	s15, s11, s13
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f4e:	ee77 6ac8 	vsub.f32	s13, s15, s16
						chord_freqs[chord_idx].active = true;
						chord_freqs[chord_idx].freq = desired_pitch;
  402f52:	edcc 7a02 	vstr	s15, [ip, #8]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f56:	eef0 7a46 	vmov.f32	s15, s12
  402f5a:	ab3a      	add	r3, sp, #232	; 0xe8
				for (i = 0; i < 3; i++, chord_idx++)
  402f5c:	f10e 0e01 	add.w	lr, lr, #1
						chord_freqs[chord_idx].active = true;
  402f60:	2201      	movs	r2, #1
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f62:	eb03 0388 	add.w	r3, r3, r8, lsl #2
  402f66:	f10c 0c08 	add.w	ip, ip, #8
  402f6a:	eee9 7a26 	vfma.f32	s15, s18, s13
				for (i = 0; i < 3; i++, chord_idx++)
  402f6e:	f1be 0f04 	cmp.w	lr, #4
						chord_freqs[chord_idx].active = true;
  402f72:	f88c 2004 	strb.w	r2, [ip, #4]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  402f76:	f108 0801 	add.w	r8, r8, #1
  402f7a:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
				for (i = 0; i < 3; i++, chord_idx++)
  402f7e:	d015      	beq.n	402fac <main+0x55c>
  402f80:	4621      	mov	r1, r4
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402f82:	f856 4b04 	ldr.w	r4, [r6], #4
  402f86:	2c00      	cmp	r4, #0
  402f88:	d190      	bne.n	402eac <main+0x45c>
					if(chord_harmonies[chord_idx] == true)
  402f8a:	4b0c      	ldr	r3, [pc, #48]	; (402fbc <main+0x56c>)
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  402f8c:	460c      	mov	r4, r1
					if(chord_harmonies[chord_idx] == true)
  402f8e:	f813 300e 	ldrb.w	r3, [r3, lr]
  402f92:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  402f96:	2b00      	cmp	r3, #0
  402f98:	d1a2      	bne.n	402ee0 <main+0x490>
				for (i = 0; i < 3; i++, chord_idx++)
  402f9a:	f10e 0e01 	add.w	lr, lr, #1
					} else chord_freqs[chord_idx].active = false;
  402f9e:	f88c 200c 	strb.w	r2, [ip, #12]
  402fa2:	f10c 0c08 	add.w	ip, ip, #8
				for (i = 0; i < 3; i++, chord_idx++)
  402fa6:	f1be 0f04 	cmp.w	lr, #4
  402faa:	d1e9      	bne.n	402f80 <main+0x530>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402fac:	4801      	ldr	r0, [pc, #4]	; (402fb4 <main+0x564>)
  402fae:	1eaa      	subs	r2, r5, #2
  402fb0:	e01a      	b.n	402fe8 <main+0x598>
  402fb2:	bf00      	nop
  402fb4:	004078e0 	.word	0x004078e0
  402fb8:	20400040 	.word	0x20400040
  402fbc:	2041c114 	.word	0x2041c114
  402fc0:	20400048 	.word	0x20400048
  402fc4:	42800000 	.word	0x42800000
  402fc8:	3c800000 	.word	0x3c800000
  402fcc:	20446800 	.word	0x20446800
  402fd0:	004038b1 	.word	0x004038b1
  402fd4:	358637bd 	.word	0x358637bd
  402fd8:	3efffff5 	.word	0x3efffff5
  402fdc:	24924925 	.word	0x24924925
  402fe0:	427c0000 	.word	0x427c0000
  402fe4:	3f879c7d 	.word	0x3f879c7d
  402fe8:	9c06      	ldr	r4, [sp, #24]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402fea:	1cab      	adds	r3, r5, #2
  402fec:	f8cd a018 	str.w	sl, [sp, #24]
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  402ff0:	eb00 0782 	add.w	r7, r0, r2, lsl #2
  402ff4:	f8dd a010 	ldr.w	sl, [sp, #16]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  402ff8:	eb00 0c83 	add.w	ip, r0, r3, lsl #2
  402ffc:	f8cd 800c 	str.w	r8, [sp, #12]
  403000:	2100      	movs	r1, #0
				// high harmonies 
				steps_to_harmony = 0;
				interval_idx = saved_interval_idx;  	
				for (i = 0; i < 3; i++, chord_idx++)
				{
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403002:	f85a 0b04 	ldr.w	r0, [sl], #4
  403006:	f8dd 8020 	ldr.w	r8, [sp, #32]
						steps_to_harmony += major[interval_idx % 7];
  40300a:	4ecc      	ldr	r6, [pc, #816]	; (40333c <main+0x8ec>)
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40300c:	eddf 4acc 	vldr	s9, [pc, #816]	; 403340 <main+0x8f0>
  403010:	ed9f 5acc 	vldr	s10, [pc, #816]	; 403344 <main+0x8f4>
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403014:	2800      	cmp	r0, #0
  403016:	d072      	beq.n	4030fe <main+0x6ae>
  403018:	4420      	add	r0, r4
						steps_to_harmony += major[interval_idx % 7];
  40301a:	fba6 2304 	umull	r2, r3, r6, r4
  40301e:	1ae2      	subs	r2, r4, r3
  403020:	eb03 0352 	add.w	r3, r3, r2, lsr #1
  403024:	aa3a      	add	r2, sp, #232	; 0xe8
  403026:	089b      	lsrs	r3, r3, #2
  403028:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  40302c:	1ae3      	subs	r3, r4, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  40302e:	3401      	adds	r4, #1
						steps_to_harmony += major[interval_idx % 7];
  403030:	eb02 0383 	add.w	r3, r2, r3, lsl #2
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403034:	4284      	cmp	r4, r0
						steps_to_harmony += major[interval_idx % 7];
  403036:	f853 3cac 	ldr.w	r3, [r3, #-172]
  40303a:	4419      	add	r1, r3
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  40303c:	d1ed      	bne.n	40301a <main+0x5ca>
					if(chord_harmonies[chord_idx] == true)
  40303e:	4bc2      	ldr	r3, [pc, #776]	; (403348 <main+0x8f8>)
  403040:	f813 300e 	ldrb.w	r3, [r3, lr]
  403044:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  403048:	2b00      	cmp	r3, #0
  40304a:	d060      	beq.n	40310e <main+0x6be>
	uint32_t exp_abs = Abs(exponent);
  40304c:	ea81 73e1 	eor.w	r3, r1, r1, asr #31
	while (exp_abs)
  403050:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
	uint32_t exp_abs = Abs(exponent);
  403054:	eba3 73e1 	sub.w	r3, r3, r1, asr #31
	while (exp_abs)
  403058:	b141      	cbz	r1, 40306c <main+0x61c>
		result *= base;
  40305a:	ed9f 7abc 	vldr	s14, [pc, #752]	; 40334c <main+0x8fc>
	while (exp_abs)
  40305e:	3b01      	subs	r3, #1
		result *= base;
  403060:	ee67 7a87 	vmul.f32	s15, s15, s14
	while (exp_abs)
  403064:	d1fb      	bne.n	40305e <main+0x60e>
	if (exponent < 0)
  403066:	2900      	cmp	r1, #0
  403068:	f2c0 836c 	blt.w	403744 <main+0xcf4>
					{
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
						if (pitch_bend < 56 || pitch_bend > 72)
  40306c:	4bb8      	ldr	r3, [pc, #736]	; (403350 <main+0x900>)
						desired_pitch = scale_pitch*powerf(1.059463094359f, steps_to_harmony);
  40306e:	ee69 7aa7 	vmul.f32	s15, s19, s15
						if (pitch_bend < 56 || pitch_bend > 72)
  403072:	681b      	ldr	r3, [r3, #0]
  403074:	2b37      	cmp	r3, #55	; 0x37
  403076:	d903      	bls.n	403080 <main+0x630>
  403078:	4bb5      	ldr	r3, [pc, #724]	; (403350 <main+0x900>)
  40307a:	681b      	ldr	r3, [r3, #0]
  40307c:	2b48      	cmp	r3, #72	; 0x48
  40307e:	d91c      	bls.n	4030ba <main+0x66a>
							bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  403080:	4bb3      	ldr	r3, [pc, #716]	; (403350 <main+0x900>)
  403082:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  403084:	2b7f      	cmp	r3, #127	; 0x7f
  403086:	d818      	bhi.n	4030ba <main+0x66a>
	if (pitch_bend > 64)
  403088:	4bb1      	ldr	r3, [pc, #708]	; (403350 <main+0x900>)
  40308a:	681b      	ldr	r3, [r3, #0]
  40308c:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40308e:	4bb0      	ldr	r3, [pc, #704]	; (403350 <main+0x900>)
  403090:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403094:	4baf      	ldr	r3, [pc, #700]	; (403354 <main+0x904>)
  403096:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  40309a:	f200 835d 	bhi.w	403758 <main+0xd08>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40309e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4030a2:	edd7 6a00 	vldr	s13, [r7]
  4030a6:	ed93 6a00 	vldr	s12, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4030aa:	ee37 7a64 	vsub.f32	s14, s14, s9
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  4030ae:	ee76 6a66 	vsub.f32	s13, s12, s13
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  4030b2:	ee27 7a05 	vmul.f32	s14, s14, s10
  4030b6:	eee6 7a87 	vfma.f32	s15, s13, s14
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
						chord_freqs[chord_idx].active = true;
						chord_freqs[chord_idx].freq = desired_pitch;
  4030be:	edc8 7a08 	vstr	s15, [r8, #32]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030c2:	ee77 6ac8 	vsub.f32	s13, s15, s16
  4030c6:	9a03      	ldr	r2, [sp, #12]
  4030c8:	ac3a      	add	r4, sp, #232	; 0xe8
				for (i = 0; i < 3; i++, chord_idx++)
  4030ca:	f10e 0e01 	add.w	lr, lr, #1
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030ce:	eef0 7a47 	vmov.f32	s15, s14
  4030d2:	f108 0808 	add.w	r8, r8, #8
  4030d6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  4030da:	3201      	adds	r2, #1
				for (i = 0; i < 3; i++, chord_idx++)
  4030dc:	f1be 0f07 	cmp.w	lr, #7
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030e0:	eee9 7a26 	vfma.f32	s15, s18, s13
  4030e4:	9203      	str	r2, [sp, #12]
						chord_freqs[chord_idx].active = true;
  4030e6:	f04f 0201 	mov.w	r2, #1
  4030ea:	f888 201c 	strb.w	r2, [r8, #28]
						harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4030ee:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
				for (i = 0; i < 3; i++, chord_idx++)
  4030f2:	d015      	beq.n	403120 <main+0x6d0>
  4030f4:	4604      	mov	r4, r0
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  4030f6:	f85a 0b04 	ldr.w	r0, [sl], #4
  4030fa:	2800      	cmp	r0, #0
  4030fc:	d18c      	bne.n	403018 <main+0x5c8>
					if(chord_harmonies[chord_idx] == true)
  4030fe:	4b92      	ldr	r3, [pc, #584]	; (403348 <main+0x8f8>)
					for (uint32_t j = 0; j < harmony_steps[i]; j++, interval_idx++)
  403100:	4620      	mov	r0, r4
					if(chord_harmonies[chord_idx] == true)
  403102:	f813 300e 	ldrb.w	r3, [r3, lr]
  403106:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  40310a:	2b00      	cmp	r3, #0
  40310c:	d19e      	bne.n	40304c <main+0x5fc>
				for (i = 0; i < 3; i++, chord_idx++)
  40310e:	f10e 0e01 	add.w	lr, lr, #1
					} else chord_freqs[chord_idx].active = false; 
  403112:	f888 2024 	strb.w	r2, [r8, #36]	; 0x24
  403116:	f108 0808 	add.w	r8, r8, #8
				for (i = 0; i < 3; i++, chord_idx++)
  40311a:	f1be 0f07 	cmp.w	lr, #7
  40311e:	d1e9      	bne.n	4030f4 <main+0x6a4>
				}
				
				// octave up
				if(chord_harmonies[chord_idx] == true)
  403120:	4b89      	ldr	r3, [pc, #548]	; (403348 <main+0x8f8>)
  403122:	f8dd a018 	ldr.w	sl, [sp, #24]
  403126:	79db      	ldrb	r3, [r3, #7]
  403128:	f003 02ff 	and.w	r2, r3, #255	; 0xff
  40312c:	2b00      	cmp	r3, #0
  40312e:	f000 82b6 	beq.w	40369e <main+0xc4e>
				{
					if (*autotune)
  403132:	4b85      	ldr	r3, [pc, #532]	; (403348 <main+0x8f8>)
  403134:	7a1b      	ldrb	r3, [r3, #8]
  403136:	2b00      	cmp	r3, #0
  403138:	f040 8335 	bne.w	4037a6 <main+0xd56>
						desired_pitch = scale_pitch*powerf(1.059463094359f, 12);
					else
						desired_pitch = closest_note_freq*powerf(1.059463094359f, 12);
  40313c:	eddf 9a86 	vldr	s19, [pc, #536]	; 403358 <main+0x908>
  403140:	ee68 9aa9 	vmul.f32	s19, s17, s19
					if (pitch_bend < 56 || pitch_bend > 72)
  403144:	4b82      	ldr	r3, [pc, #520]	; (403350 <main+0x900>)
  403146:	681b      	ldr	r3, [r3, #0]
  403148:	2b37      	cmp	r3, #55	; 0x37
  40314a:	d903      	bls.n	403154 <main+0x704>
  40314c:	4b80      	ldr	r3, [pc, #512]	; (403350 <main+0x900>)
  40314e:	681b      	ldr	r3, [r3, #0]
  403150:	2b48      	cmp	r3, #72	; 0x48
  403152:	d920      	bls.n	403196 <main+0x746>
						bend_pitch(&desired_pitch, closest_note_number, (uint32_t)pitch_bend);
  403154:	4b7e      	ldr	r3, [pc, #504]	; (403350 <main+0x900>)
  403156:	681b      	ldr	r3, [r3, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  403158:	2b7f      	cmp	r3, #127	; 0x7f
  40315a:	d81c      	bhi.n	403196 <main+0x746>
	if (pitch_bend > 64)
  40315c:	4b7c      	ldr	r3, [pc, #496]	; (403350 <main+0x900>)
  40315e:	681b      	ldr	r3, [r3, #0]
  403160:	2b40      	cmp	r3, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403162:	4b7b      	ldr	r3, [pc, #492]	; (403350 <main+0x900>)
  403164:	ed93 7a00 	vldr	s14, [r3]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403168:	4b7a      	ldr	r3, [pc, #488]	; (403354 <main+0x904>)
  40316a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
	if (pitch_bend > 64)
  40316e:	f200 834a 	bhi.w	403806 <main+0xdb6>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403172:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  403176:	eddf 6a72 	vldr	s13, [pc, #456]	; 403340 <main+0x8f0>
  40317a:	eddf 7a72 	vldr	s15, [pc, #456]	; 403344 <main+0x8f4>
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  40317e:	edd3 5a00 	vldr	s11, [r3]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403182:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403186:	ed13 6a02 	vldr	s12, [r3, #-8]
  40318a:	ee75 6ac6 	vsub.f32	s13, s11, s12
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40318e:	ee67 7a27 	vmul.f32	s15, s14, s15
  403192:	eee6 9aa7 	vfma.f32	s19, s13, s15
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  403196:	ee39 7ac8 	vsub.f32	s14, s19, s16
  40319a:	9a03      	ldr	r2, [sp, #12]
  40319c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
  4031a0:	a93a      	add	r1, sp, #232	; 0xe8
  4031a2:	eeb0 3a69 	vmov.f32	s6, s19
  4031a6:	f102 0e01 	add.w	lr, r2, #1
  4031aa:	eb01 0382 	add.w	r3, r1, r2, lsl #2
					chord_freqs[chord_idx].active = true;
  4031ae:	2201      	movs	r2, #1
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031b0:	eee9 7a07 	vfma.f32	s15, s18, s14
					chord_freqs[chord_idx].freq = desired_pitch;
  4031b4:	edcd 9a24 	vstr	s19, [sp, #144]	; 0x90
					chord_freqs[chord_idx].active = true;
  4031b8:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
					harmony_shifts[num_of_shifts++] = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031bc:	ed43 7a14 	vstr	s15, [r3, #-80]	; 0xffffffb0
						{
							desired_pitch = harmony_list[i].freq;
							bool already_harmonized = false; 
							for (int k = 0; k < 8; k++)
							{
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  4031c0:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
								if (pitch_bend != 64)
									bend_pitch(&desired_pitch, harmony_list[i].idx, (uint32_t)pitch_bend);
							
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
							
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  4031c4:	eeb1 1a04 	vmov.f32	s2, #20	; 0x40a00000  5.0
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4031c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  4031cc:	f89d 605c 	ldrb.w	r6, [sp, #92]	; 0x5c
  4031d0:	9203      	str	r2, [sp, #12]
  4031d2:	2300      	movs	r3, #0
  4031d4:	f89d 2094 	ldrb.w	r2, [sp, #148]	; 0x94
  4031d8:	ed9d 4a16 	vldr	s8, [sp, #88]	; 0x58
  4031dc:	f89d 5064 	ldrb.w	r5, [sp, #100]	; 0x64
  4031e0:	eddd 4a18 	vldr	s9, [sp, #96]	; 0x60
  4031e4:	f89d 406c 	ldrb.w	r4, [sp, #108]	; 0x6c
  4031e8:	ed9d 5a1a 	vldr	s10, [sp, #104]	; 0x68
  4031ec:	f89d 7074 	ldrb.w	r7, [sp, #116]	; 0x74
  4031f0:	eddd 5a1c 	vldr	s11, [sp, #112]	; 0x70
  4031f4:	eddd 1a1e 	vldr	s3, [sp, #120]	; 0x78
  4031f8:	f89d c084 	ldrb.w	ip, [sp, #132]	; 0x84
  4031fc:	ed9d 2a20 	vldr	s4, [sp, #128]	; 0x80
  403200:	f89d 808c 	ldrb.w	r8, [sp, #140]	; 0x8c
  403204:	eddd 2a22 	vldr	s5, [sp, #136]	; 0x88
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  403208:	ed9f 6a54 	vldr	s12, [pc, #336]	; 40335c <main+0x90c>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40320c:	ed9f 0a4c 	vldr	s0, [pc, #304]	; 403340 <main+0x8f0>
  403210:	eddf 3a4c 	vldr	s7, [pc, #304]	; 403344 <main+0x8f4>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403214:	eddf 0a52 	vldr	s1, [pc, #328]	; 403360 <main+0x910>
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  403218:	9204      	str	r2, [sp, #16]
					if (harmony_list[i].active)
  40321a:	0059      	lsls	r1, r3, #1
  40321c:	4851      	ldr	r0, [pc, #324]	; (403364 <main+0x914>)
  40321e:	18ca      	adds	r2, r1, r3
  403220:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  403224:	7a10      	ldrb	r0, [r2, #8]
  403226:	2800      	cmp	r0, #0
  403228:	f000 80d0 	beq.w	4033cc <main+0x97c>
						if (Abs(harmony_list[i].freq - closest_note_freq) > 1.0f) // don't harmonize input pitch twice
  40322c:	edd2 7a00 	vldr	s15, [r2]
  403230:	ee77 7ae8 	vsub.f32	s15, s15, s17
  403234:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  403238:	edd2 7a00 	vldr	s15, [r2]
  40323c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403240:	bf4c      	ite	mi
  403242:	ee78 7ae7 	vsubmi.f32	s15, s17, s15
  403246:	ee77 7ae8 	vsubpl.f32	s15, s15, s17
  40324a:	eef4 7ac7 	vcmpe.f32	s15, s14
  40324e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403252:	bfcc      	ite	gt
  403254:	2201      	movgt	r2, #1
  403256:	2200      	movle	r2, #0
  403258:	2a00      	cmp	r2, #0
  40325a:	f000 80b7 	beq.w	4033cc <main+0x97c>
							desired_pitch = harmony_list[i].freq;
  40325e:	18ca      	adds	r2, r1, r3
  403260:	4840      	ldr	r0, [pc, #256]	; (403364 <main+0x914>)
  403262:	eb00 0282 	add.w	r2, r0, r2, lsl #2
  403266:	edd2 7a00 	vldr	s15, [r2]
								if (chord_freqs[k].active && Abs(desired_pitch - chord_freqs[k].freq) < 1.0f)
  40326a:	b14e      	cbz	r6, 403280 <main+0x830>
  40326c:	ee77 6ac4 	vsub.f32	s13, s15, s8
  403270:	eef0 6ae6 	vabs.f32	s13, s13
  403274:	eef4 6ac7 	vcmpe.f32	s13, s14
  403278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40327c:	f100 80a6 	bmi.w	4033cc <main+0x97c>
  403280:	b14d      	cbz	r5, 403296 <main+0x846>
  403282:	ee77 6ae4 	vsub.f32	s13, s15, s9
  403286:	eef0 6ae6 	vabs.f32	s13, s13
  40328a:	eef4 6ac7 	vcmpe.f32	s13, s14
  40328e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403292:	f100 809b 	bmi.w	4033cc <main+0x97c>
  403296:	b14c      	cbz	r4, 4032ac <main+0x85c>
  403298:	ee77 6ac5 	vsub.f32	s13, s15, s10
  40329c:	eef0 6ae6 	vabs.f32	s13, s13
  4032a0:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032a8:	f100 8090 	bmi.w	4033cc <main+0x97c>
  4032ac:	b14f      	cbz	r7, 4032c2 <main+0x872>
  4032ae:	ee77 6ae5 	vsub.f32	s13, s15, s11
  4032b2:	eef0 6ae6 	vabs.f32	s13, s13
  4032b6:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032be:	f100 8085 	bmi.w	4033cc <main+0x97c>
  4032c2:	9a03      	ldr	r2, [sp, #12]
  4032c4:	b142      	cbz	r2, 4032d8 <main+0x888>
  4032c6:	ee77 6ae1 	vsub.f32	s13, s15, s3
  4032ca:	eef0 6ae6 	vabs.f32	s13, s13
  4032ce:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032d6:	d479      	bmi.n	4033cc <main+0x97c>
  4032d8:	f1bc 0f00 	cmp.w	ip, #0
  4032dc:	d008      	beq.n	4032f0 <main+0x8a0>
  4032de:	ee77 6ac2 	vsub.f32	s13, s15, s4
  4032e2:	eef0 6ae6 	vabs.f32	s13, s13
  4032e6:	eef4 6ac7 	vcmpe.f32	s13, s14
  4032ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4032ee:	d46d      	bmi.n	4033cc <main+0x97c>
  4032f0:	f1b8 0f00 	cmp.w	r8, #0
  4032f4:	d008      	beq.n	403308 <main+0x8b8>
  4032f6:	ee77 6ae2 	vsub.f32	s13, s15, s5
  4032fa:	eef0 6ae6 	vabs.f32	s13, s13
  4032fe:	eef4 6ac7 	vcmpe.f32	s13, s14
  403302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403306:	d461      	bmi.n	4033cc <main+0x97c>
  403308:	9a04      	ldr	r2, [sp, #16]
  40330a:	b142      	cbz	r2, 40331e <main+0x8ce>
  40330c:	ee77 6ac3 	vsub.f32	s13, s15, s6
  403310:	eef0 6ae6 	vabs.f32	s13, s13
  403314:	eef4 6ac7 	vcmpe.f32	s13, s14
  403318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40331c:	d456      	bmi.n	4033cc <main+0x97c>
								if (pitch_bend != 64)
  40331e:	4a0c      	ldr	r2, [pc, #48]	; (403350 <main+0x900>)
  403320:	6812      	ldr	r2, [r2, #0]
  403322:	2a40      	cmp	r2, #64	; 0x40
  403324:	d03b      	beq.n	40339e <main+0x94e>
									bend_pitch(&desired_pitch, harmony_list[i].idx, (uint32_t)pitch_bend);
  403326:	18ca      	adds	r2, r1, r3
  403328:	490e      	ldr	r1, [pc, #56]	; (403364 <main+0x914>)
  40332a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  40332e:	4908      	ldr	r1, [pc, #32]	; (403350 <main+0x900>)
  403330:	6852      	ldr	r2, [r2, #4]
  403332:	6809      	ldr	r1, [r1, #0]
	if (pitch_idx < 0 || pitch_idx > 127 || bend < 0 || bend > 127)
  403334:	2a7f      	cmp	r2, #127	; 0x7f
  403336:	d832      	bhi.n	40339e <main+0x94e>
  403338:	e016      	b.n	403368 <main+0x918>
  40333a:	bf00      	nop
  40333c:	24924925 	.word	0x24924925
  403340:	42800000 	.word	0x42800000
  403344:	3c800000 	.word	0x3c800000
  403348:	2041c114 	.word	0x2041c114
  40334c:	3f879c7d 	.word	0x3f879c7d
  403350:	20400048 	.word	0x20400048
  403354:	004078e0 	.word	0x004078e0
  403358:	40000005 	.word	0x40000005
  40335c:	bf666666 	.word	0xbf666666
  403360:	427c0000 	.word	0x427c0000
  403364:	2044a818 	.word	0x2044a818
  403368:	297f      	cmp	r1, #127	; 0x7f
  40336a:	d818      	bhi.n	40339e <main+0x94e>
	if (pitch_bend > 64)
  40336c:	49d2      	ldr	r1, [pc, #840]	; (4036b8 <main+0xc68>)
  40336e:	6809      	ldr	r1, [r1, #0]
  403370:	2940      	cmp	r1, #64	; 0x40
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403372:	49d1      	ldr	r1, [pc, #836]	; (4036b8 <main+0xc68>)
  403374:	edd1 6a00 	vldr	s13, [r1]
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403378:	49d0      	ldr	r1, [pc, #832]	; (4036bc <main+0xc6c>)
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40337a:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40337e:	eb01 0182 	add.w	r1, r1, r2, lsl #2
	if (pitch_bend > 64)
  403382:	f200 8221 	bhi.w	4037c8 <main+0xd78>
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403386:	ee76 6ac0 	vsub.f32	s13, s13, s0
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  40338a:	ed91 aa00 	vldr	s20, [r1]
  40338e:	ed51 9a02 	vldr	s19, [r1, #-8]
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  403392:	ee66 6aa3 	vmul.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx] - midi_note_frequencies[pitch_idx-2];
  403396:	ee7a 9a69 	vsub.f32	s19, s20, s19
		*pitch += (((float)pitch_bend - 64.0f) * ONE_OVER_64) * bend_difference;
  40339a:	eee9 7aa6 	vfma.f32	s15, s19, s13
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  40339e:	ee77 7ac8 	vsub.f32	s15, s15, s16
  4033a2:	ee67 7a89 	vmul.f32	s15, s15, s18
								if (pitch_shift > 0.1f && pitch_shift < 6.0f) // range check
  4033a6:	eef4 7a46 	vcmp.f32	s15, s12
  4033aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4033ae:	dd0d      	ble.n	4033cc <main+0x97c>
  4033b0:	eef4 7a41 	vcmp.f32	s15, s2
  4033b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4033b8:	d508      	bpl.n	4033cc <main+0x97c>
									harmony_shifts[num_of_shifts++] = pitch_shift;
  4033ba:	aa3a      	add	r2, sp, #232	; 0xe8
								pitch_shift = 1.0f - (inputPitch-desired_pitch)*oneOverInputPitch;
  4033bc:	ee77 7a87 	vadd.f32	s15, s15, s14
									harmony_shifts[num_of_shifts++] = pitch_shift;
  4033c0:	eb02 028e 	add.w	r2, r2, lr, lsl #2
  4033c4:	f10e 0e01 	add.w	lr, lr, #1
  4033c8:	ed42 7a14 	vstr	s15, [r2, #-80]	; 0xffffffb0
				for (i = 0; i < MAX_NUM_KEYS_HARMONIES; i++)
  4033cc:	3301      	adds	r3, #1
  4033ce:	2b0a      	cmp	r3, #10
  4033d0:	f47f af23 	bne.w	40321a <main+0x7ca>
  4033d4:	e014      	b.n	403400 <main+0x9b0>
		if (d2 <= d1)
  4033d6:	4611      	mov	r1, r2
	while (lo < hi)
  4033d8:	4299      	cmp	r1, r3
  4033da:	f080 81b8 	bcs.w	40374e <main+0xcfe>
  4033de:	18c8      	adds	r0, r1, r3
  4033e0:	461d      	mov	r5, r3
  4033e2:	460a      	mov	r2, r1
  4033e4:	49b5      	ldr	r1, [pc, #724]	; (4036bc <main+0xc6c>)
  4033e6:	0843      	lsrs	r3, r0, #1
  4033e8:	eef0 8a66 	vmov.f32	s17, s13
  4033ec:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  4033f0:	edd1 7a01 	vldr	s15, [r1, #4]
  4033f4:	edd1 6a00 	vldr	s13, [r1]
  4033f8:	f7ff bbf3 	b.w	402be2 <main+0x192>
			num_of_shifts = 1;  
  4033fc:	f04f 0e01 	mov.w	lr, #1
						}
					}
				}
			} 
			
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  403400:	a93a      	add	r1, sp, #232	; 0xe8
			
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  403402:	4baf      	ldr	r3, [pc, #700]	; (4036c0 <main+0xc70>)
  403404:	4aaf      	ldr	r2, [pc, #700]	; (4036c4 <main+0xc74>)
  403406:	681b      	ldr	r3, [r3, #0]
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  403408:	eb01 048e 	add.w	r4, r1, lr, lsl #2
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  40340c:	6812      	ldr	r2, [r2, #0]
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  40340e:	48ae      	ldr	r0, [pc, #696]	; (4036c8 <main+0xc78>)
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  403410:	49ae      	ldr	r1, [pc, #696]	; (4036cc <main+0xc7c>)
  403412:	9300      	str	r3, [sp, #0]
  403414:	ab26      	add	r3, sp, #152	; 0x98
  403416:	9201      	str	r2, [sp, #4]
  403418:	ee18 2a10 	vmov	r2, s16
			harmony_shifts[num_of_shifts] = END_OF_SHIFTS; 
  40341c:	f844 0c50 	str.w	r0, [r4, #-80]
			create_harmonies(processBuffer, out_buffer, inputPitch, harmony_shifts, (float)harm_volume, (float)dry_volume); 
  403420:	460d      	mov	r5, r1
  403422:	48ab      	ldr	r0, [pc, #684]	; (4036d0 <main+0xc80>)
  403424:	4cab      	ldr	r4, [pc, #684]	; (4036d4 <main+0xc84>)
  403426:	47a0      	blx	r4
  403428:	4652      	mov	r2, sl
			
			// save dry audio 
			for (i = 0; i < WIN_SIZE; i++)
			{
				dry_circ_buffer[circ_buf_idx++ & CIRC_MASK] = out_buffer[i];
  40342a:	f3c2 030d 	ubfx	r3, r2, #0, #14
  40342e:	f855 1b04 	ldr.w	r1, [r5], #4
  403432:	3201      	adds	r2, #1
  403434:	eb09 0383 	add.w	r3, r9, r3, lsl #2
  403438:	6019      	str	r1, [r3, #0]
			for (i = 0; i < WIN_SIZE; i++)
  40343a:	4ba7      	ldr	r3, [pc, #668]	; (4036d8 <main+0xc88>)
  40343c:	42ab      	cmp	r3, r5
  40343e:	d1f4      	bne.n	40342a <main+0x9da>
			}
			
			// Add audio effects 
			uint32_t curr_idx = circ_buf_idx - (uint32_t)WIN_SIZE;
			// chorus params 
			float n_freq = chorus_speed / SAMPLE_RATE; 
  403440:	4ba6      	ldr	r3, [pc, #664]	; (4036dc <main+0xc8c>)
			uint32_t num_samples_in_period = 1 / n_freq; 
  403442:	eddf 8aa7 	vldr	s17, [pc, #668]	; 4036e0 <main+0xc90>
			float n_freq = chorus_speed / SAMPLE_RATE; 
  403446:	edd3 7a00 	vldr	s15, [r3]
  40344a:	f50a 6380 	add.w	r3, sl, #1024	; 0x400
  40344e:	ed9f 8aa5 	vldr	s16, [pc, #660]	; 4036e4 <main+0xc94>
			uint32_t num_samples_in_period = 1 / n_freq; 
  403452:	ee88 7aa7 	vdiv.f32	s14, s17, s15
  403456:	9506      	str	r5, [sp, #24]
  403458:	4c9c      	ldr	r4, [pc, #624]	; (4036cc <main+0xc7c>)
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
			{				
				out_buffer[i] = (1.0f - 0.5*(delay_volume + chorus_volume + reverb_volume)) * out_buffer[i]; 
						
				// chorus
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  40345a:	ed9f aaa3 	vldr	s20, [pc, #652]	; 4036e8 <main+0xc98>
  40345e:	eddf 9aa3 	vldr	s19, [pc, #652]	; 4036ec <main+0xc9c>
				if (sin_cnt == num_samples_in_period)
					sin_cnt = 0;
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403462:	ed9f 9aa3 	vldr	s18, [pc, #652]	; 4036f0 <main+0xca0>
  403466:	ee27 8a88 	vmul.f32	s16, s15, s16
			uint32_t num_samples_in_period = 1 / n_freq; 
  40346a:	9d05      	ldr	r5, [sp, #20]
  40346c:	9304      	str	r3, [sp, #16]
  40346e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
  403472:	edcd 7a03 	vstr	s15, [sp, #12]
				out_buffer[i] = (1.0f - 0.5*(delay_volume + chorus_volume + reverb_volume)) * out_buffer[i]; 
  403476:	4b9f      	ldr	r3, [pc, #636]	; (4036f4 <main+0xca4>)
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403478:	f105 0801 	add.w	r8, r5, #1
				out_buffer[i] = (1.0f - 0.5*(delay_volume + chorus_volume + reverb_volume)) * out_buffer[i]; 
  40347c:	4e9e      	ldr	r6, [pc, #632]	; (4036f8 <main+0xca8>)
  40347e:	ed93 7a00 	vldr	s14, [r3]
  403482:	4b9e      	ldr	r3, [pc, #632]	; (4036fc <main+0xcac>)
  403484:	edd3 7a00 	vldr	s15, [r3]
  403488:	4b9d      	ldr	r3, [pc, #628]	; (403700 <main+0xcb0>)
  40348a:	ee77 7a27 	vadd.f32	s15, s14, s15
  40348e:	edd3 6a00 	vldr	s13, [r3]
  403492:	4b9c      	ldr	r3, [pc, #624]	; (403704 <main+0xcb4>)
  403494:	ee77 7aa6 	vadd.f32	s15, s15, s13
  403498:	ee17 0a90 	vmov	r0, s15
  40349c:	4798      	blx	r3
  40349e:	2200      	movs	r2, #0
  4034a0:	4b99      	ldr	r3, [pc, #612]	; (403708 <main+0xcb8>)
  4034a2:	47b0      	blx	r6
  4034a4:	4e99      	ldr	r6, [pc, #612]	; (40370c <main+0xcbc>)
  4034a6:	4602      	mov	r2, r0
  4034a8:	460b      	mov	r3, r1
  4034aa:	2000      	movs	r0, #0
  4034ac:	4998      	ldr	r1, [pc, #608]	; (403710 <main+0xcc0>)
  4034ae:	47b0      	blx	r6
  4034b0:	4606      	mov	r6, r0
  4034b2:	460f      	mov	r7, r1
  4034b4:	6820      	ldr	r0, [r4, #0]
  4034b6:	4b93      	ldr	r3, [pc, #588]	; (403704 <main+0xcb4>)
  4034b8:	4798      	blx	r3
  4034ba:	4602      	mov	r2, r0
  4034bc:	460b      	mov	r3, r1
  4034be:	4630      	mov	r0, r6
  4034c0:	4639      	mov	r1, r7
  4034c2:	4e8d      	ldr	r6, [pc, #564]	; (4036f8 <main+0xca8>)
  4034c4:	47b0      	blx	r6
  4034c6:	4b93      	ldr	r3, [pc, #588]	; (403714 <main+0xcc4>)
  4034c8:	4798      	blx	r3
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034ca:	ee07 5a90 	vmov	s15, r5
				if (sin_cnt == num_samples_in_period)
  4034ce:	9b03      	ldr	r3, [sp, #12]
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
				out_buffer[i] = (1.0f - 0.5*(delay_volume + chorus_volume + reverb_volume)) * out_buffer[i]; 
  4034d4:	6020      	str	r0, [r4, #0]
				if (sin_cnt == num_samples_in_period)
  4034d6:	4543      	cmp	r3, r8
  4034d8:	bf14      	ite	ne
  4034da:	4645      	movne	r5, r8
  4034dc:	2500      	moveq	r5, #0
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034de:	4b8e      	ldr	r3, [pc, #568]	; (403718 <main+0xcc8>)
				// delay
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
				
				// reverb
				out_buffer[i] += reverb_volume * 0.33f *
  4034e0:	4f87      	ldr	r7, [pc, #540]	; (403700 <main+0xcb0>)
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034e2:	ee67 7a88 	vmul.f32	s15, s15, s16
  4034e6:	ee17 0a90 	vmov	r0, s15
  4034ea:	4798      	blx	r3
  4034ec:	eef0 7a69 	vmov.f32	s15, s19
  4034f0:	ee07 0a10 	vmov	s14, r0
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  4034f4:	f46f 63fa 	mvn.w	r3, #2000	; 0x7d0
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4034f8:	4a80      	ldr	r2, [pc, #512]	; (4036fc <main+0xcac>)
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4034fa:	f46f 7e4a 	mvn.w	lr, #808	; 0x328
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  4034fe:	eee7 7a0a 	vfma.f32	s15, s14, s20
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403502:	eb0a 0103 	add.w	r1, sl, r3
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403506:	edd2 4a00 	vldr	s9, [r2]
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  40350a:	f2aa 53df 	subw	r3, sl, #1503	; 0x5df
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  40350e:	f2aa 42b3 	subw	r2, sl, #1203	; 0x4b3
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403512:	f3c1 010d 	ubfx	r1, r1, #0, #14
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403516:	f3c3 030d 	ubfx	r3, r3, #0, #14
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40351a:	4880      	ldr	r0, [pc, #512]	; (40371c <main+0xccc>)
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  40351c:	f3c2 020d 	ubfx	r2, r2, #0, #14
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403520:	eb09 0181 	add.w	r1, r9, r1, lsl #2
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403524:	eb09 0383 	add.w	r3, r9, r3, lsl #2
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403528:	ee64 4a89 	vmul.f32	s9, s9, s18
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  40352c:	ee67 7aa8 	vmul.f32	s15, s15, s17
						dry_circ_buffer[(curr_idx - 1203)  & CIRC_MASK] ); 
  403530:	eb09 0282 	add.w	r2, r9, r2, lsl #2
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403534:	ed93 7a00 	vldr	s14, [r3]
  403538:	ed91 6a00 	vldr	s12, [r1]
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40353c:	f3ca 010d 	ubfx	r1, sl, #0, #14
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  403540:	eefc 7ae7 	vcvt.u32.f32	s15, s15
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403544:	edd4 5a00 	vldr	s11, [r4]
						(dry_circ_buffer[(curr_idx - 2001)  & CIRC_MASK] +
  403548:	ee36 6a07 	vadd.f32	s12, s12, s14
				chorus_delay = (0.008f + 0.003f *  arm_cos_f32(2.0f*(float)M_PI * (float)sin_cnt++ * n_freq)) * SAMPLE_RATE;
  40354c:	ee17 3a90 	vmov	r3, s15
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  403550:	edd2 7a00 	vldr	s15, [r2]
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403554:	4a72      	ldr	r2, [pc, #456]	; (403720 <main+0xcd0>)
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  403556:	ebaa 0303 	sub.w	r3, sl, r3
						dry_circ_buffer[(curr_idx - 1503)  & CIRC_MASK] + 
  40355a:	ee36 6a27 	vadd.f32	s12, s12, s15
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40355e:	6812      	ldr	r2, [r2, #0]
  403560:	edd0 3a00 	vldr	s7, [r0]
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403564:	f1a3 06c7 	sub.w	r6, r3, #199	; 0xc7
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403568:	486e      	ldr	r0, [pc, #440]	; (403724 <main+0xcd4>)
  40356a:	ebaa 0202 	sub.w	r2, sl, r2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  40356e:	f3c6 060d 	ubfx	r6, r6, #0, #14
				out_buffer[i] += reverb_volume * 0.33f *
  403572:	eddf 7a6d 	vldr	s15, [pc, #436]	; 403728 <main+0xcd8>
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403576:	eb00 0181 	add.w	r1, r0, r1, lsl #2
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
  40357a:	485e      	ldr	r0, [pc, #376]	; (4036f4 <main+0xca4>)
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40357c:	f3c2 020d 	ubfx	r2, r2, #0, #14
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403580:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				out_buffer[i] += delay_volume * delay_circ_buffer[curr_idx & CIRC_MASK];
  403584:	ed90 4a00 	vldr	s8, [r0]
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  403588:	f46f 70c8 	mvn.w	r0, #400	; 0x190
				out_buffer[i] += reverb_volume * 0.33f *
  40358c:	ed97 5a00 	vldr	s10, [r7]
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  403590:	f10a 0a01 	add.w	sl, sl, #1
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  403594:	1818      	adds	r0, r3, r0
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403596:	4f63      	ldr	r7, [pc, #396]	; (403724 <main+0xcd4>)
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  403598:	ed96 7a00 	vldr	s14, [r6]
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  40359c:	f3c3 060d 	ubfx	r6, r3, #0, #14
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035a0:	f3c0 000d 	ubfx	r0, r0, #0, #14
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035a4:	eb07 0282 	add.w	r2, r7, r2, lsl #2
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035a8:	f46f 7716 	mvn.w	r7, #600	; 0x258
				out_buffer[i] += reverb_volume * 0.33f *
  4035ac:	ee25 5a27 	vmul.f32	s10, s10, s15
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035b0:	eb09 0080 	add.w	r0, r9, r0, lsl #2
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035b4:	ed92 3a00 	vldr	s6, [r2]
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4035b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035bc:	edd0 7a00 	vldr	s15, [r0]
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035c0:	19d8      	adds	r0, r3, r7
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035c2:	4473      	add	r3, lr
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035c4:	ee77 7a27 	vadd.f32	s15, s14, s15
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035c8:	f3c0 000d 	ubfx	r0, r0, #0, #14
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035cc:	ed96 7a00 	vldr	s14, [r6]
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035d0:	f3c3 030d 	ubfx	r3, r3, #0, #14
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035d4:	eb09 0080 	add.w	r0, r9, r0, lsl #2
														dry_circ_buffer[(curr_idx - 199 - chorus_delay)  & CIRC_MASK] +
  4035d8:	ee77 7a87 	vadd.f32	s15, s15, s14
														dry_circ_buffer[(curr_idx - 809 - chorus_delay)  & CIRC_MASK]));			
  4035dc:	eb09 0383 	add.w	r3, r9, r3, lsl #2
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035e0:	edd0 6a00 	vldr	s13, [r0]
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035e4:	ed93 7a00 	vldr	s14, [r3]
														dry_circ_buffer[(curr_idx - 401 - chorus_delay)  & CIRC_MASK] +
  4035e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  4035ec:	9b04      	ldr	r3, [sp, #16]
  4035ee:	459a      	cmp	sl, r3
														dry_circ_buffer[(curr_idx - 601 - chorus_delay)  & CIRC_MASK] +
  4035f0:	ee77 7a87 	vadd.f32	s15, s15, s14
				out_buffer[i] += chorus_volume * (0.2f* (dry_circ_buffer[(curr_idx - chorus_delay)  & CIRC_MASK] +
  4035f4:	eee7 5aa4 	vfma.f32	s11, s15, s9
  4035f8:	eef0 7a65 	vmov.f32	s15, s11
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  4035fc:	eeb0 7a65 	vmov.f32	s14, s11
				out_buffer[i] += reverb_volume * 0.33f *
  403600:	eee6 7a05 	vfma.f32	s15, s12, s10
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  403604:	eea3 7a23 	vfma.f32	s14, s6, s7
				out_buffer[i] += reverb_volume * 0.33f *
  403608:	eee7 7a04 	vfma.f32	s15, s14, s8
				delay_circ_buffer[curr_idx & CIRC_MASK] = out_buffer[i] + delay_feedback * delay_circ_buffer[(curr_idx - delay_speed)  & CIRC_MASK];	
  40360c:	ed81 7a00 	vstr	s14, [r1]
				out_buffer[i] += reverb_volume * 0.33f *
  403610:	ece4 7a01 	vstmia	r4!, {s15}
			for (i = 0; i < WIN_SIZE; i++, curr_idx++)
  403614:	f47f af2f 	bne.w	403476 <main+0xa26>
			}
	
			// scale output 
			arm_scale_f32(out_buffer, (float)INT16_MAX * master_volume, out_buffer, WIN_SIZE);
  403618:	4b44      	ldr	r3, [pc, #272]	; (40372c <main+0xcdc>)
  40361a:	eddf 7a45 	vldr	s15, [pc, #276]	; 403730 <main+0xce0>
  40361e:	ed93 7a00 	vldr	s14, [r3]
  403622:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403626:	4a29      	ldr	r2, [pc, #164]	; (4036cc <main+0xc7c>)
  403628:	ee67 7a27 	vmul.f32	s15, s14, s15
  40362c:	4c41      	ldr	r4, [pc, #260]	; (403734 <main+0xce4>)
  40362e:	4610      	mov	r0, r2
  403630:	9505      	str	r5, [sp, #20]
  403632:	9d06      	ldr	r5, [sp, #24]
  403634:	ee17 1a90 	vmov	r1, s15
  403638:	47a0      	blx	r4
  40363a:	4b24      	ldr	r3, [pc, #144]	; (4036cc <main+0xc7c>)
  40363c:	9f07      	ldr	r7, [sp, #28]
  40363e:	4a23      	ldr	r2, [pc, #140]	; (4036cc <main+0xc7c>)
			
			// Sound out 
			uint32_t idx = 0; 
			for(i = 0; i < IO_BUF_SIZE; i+=2)
			{
				outBuffer[i] = (uint16_t)(int16_t)(out_buffer[idx++]);  
  403640:	f8db 6000 	ldr.w	r6, [fp]
  403644:	1a98      	subs	r0, r3, r2
  403646:	ecf3 7a01 	vldmia	r3!, {s15}
  40364a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
				outBuffer[i+1] = outBuffer[i]; 
  40364e:	18fc      	adds	r4, r7, r3
			for(i = 0; i < IO_BUF_SIZE; i+=2)
  403650:	42ab      	cmp	r3, r5
				outBuffer[i] = (uint16_t)(int16_t)(out_buffer[idx++]);  
  403652:	edcd 7a03 	vstr	s15, [sp, #12]
  403656:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40365a:	5232      	strh	r2, [r6, r0]
				outBuffer[i+1] = outBuffer[i]; 
  40365c:	5a32      	ldrh	r2, [r6, r0]
  40365e:	b292      	uxth	r2, r2
  403660:	5332      	strh	r2, [r6, r4]
			for(i = 0; i < IO_BUF_SIZE; i+=2)
  403662:	d1ec      	bne.n	40363e <main+0xbee>
  403664:	f7ff baa3 	b.w	402bae <main+0x15e>
				scale_step += major[i];
  403668:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
			float scale_pitch = closest_note_freq;
  40366a:	eef0 9a68 	vmov.f32	s19, s17
				if (number_of_semitones_from_root == scale_step)
  40366e:	429c      	cmp	r4, r3
  403670:	f47f ab48 	bne.w	402d04 <main+0x2b4>
  403674:	2401      	movs	r4, #1
  403676:	f7ff bb5f 	b.w	402d38 <main+0x2e8>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40367a:	eef8 6a66 	vcvt.f32.u32	s13, s13
  40367e:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 40373c <main+0xcec>
  403682:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 403740 <main+0xcf0>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403686:	edd3 5a02 	vldr	s11, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40368a:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40368e:	ee35 6ae8 	vsub.f32	s12, s11, s17
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403692:	ee26 7a87 	vmul.f32	s14, s13, s14
  403696:	eee7 7a06 	vfma.f32	s15, s14, s12
  40369a:	f7ff bb7c 	b.w	402d96 <main+0x346>
				} else chord_freqs[chord_idx].active = false;
  40369e:	f8dd e00c 	ldr.w	lr, [sp, #12]
  4036a2:	f88d 2094 	strb.w	r2, [sp, #148]	; 0x94
  4036a6:	ed9d 3a24 	vldr	s6, [sp, #144]	; 0x90
  4036aa:	e589      	b.n	4031c0 <main+0x770>
			num_of_shifts = 1;  
  4036ac:	2301      	movs	r3, #1
				} else chord_freqs[chord_idx].active = false;
  4036ae:	f88d 205c 	strb.w	r2, [sp, #92]	; 0x5c
			num_of_shifts = 1;  
  4036b2:	9303      	str	r3, [sp, #12]
  4036b4:	f7ff bbd5 	b.w	402e62 <main+0x412>
  4036b8:	20400048 	.word	0x20400048
  4036bc:	004078e0 	.word	0x004078e0
  4036c0:	2040003c 	.word	0x2040003c
  4036c4:	20400038 	.word	0x20400038
  4036c8:	bf800000 	.word	0xbf800000
  4036cc:	20444000 	.word	0x20444000
  4036d0:	20446800 	.word	0x20446800
  4036d4:	00400db9 	.word	0x00400db9
  4036d8:	20445000 	.word	0x20445000
  4036dc:	2040002c 	.word	0x2040002c
  4036e0:	47386000 	.word	0x47386000
  4036e4:	390b95ae 	.word	0x390b95ae
  4036e8:	3b449ba6 	.word	0x3b449ba6
  4036ec:	3c03126f 	.word	0x3c03126f
  4036f0:	3e4ccccd 	.word	0x3e4ccccd
  4036f4:	20430000 	.word	0x20430000
  4036f8:	00404499 	.word	0x00404499
  4036fc:	2041c120 	.word	0x2041c120
  403700:	20445000 	.word	0x20445000
  403704:	004043f1 	.word	0x004043f1
  403708:	3fe00000 	.word	0x3fe00000
  40370c:	00404131 	.word	0x00404131
  403710:	3ff00000 	.word	0x3ff00000
  403714:	004049f9 	.word	0x004049f9
  403718:	00403b39 	.word	0x00403b39
  40371c:	20400030 	.word	0x20400030
  403720:	20400034 	.word	0x20400034
  403724:	20420000 	.word	0x20420000
  403728:	3ea8f5c3 	.word	0x3ea8f5c3
  40372c:	20400044 	.word	0x20400044
  403730:	46fffe00 	.word	0x46fffe00
  403734:	00403bc1 	.word	0x00403bc1
  403738:	40000005 	.word	0x40000005
  40373c:	427c0000 	.word	0x427c0000
  403740:	3c800000 	.word	0x3c800000
	return 1.0/result;
  403744:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403748:	eec7 7a27 	vdiv.f32	s15, s14, s15
  40374c:	e48e      	b.n	40306c <main+0x61c>
	while (lo < hi)
  40374e:	eef0 8a66 	vmov.f32	s17, s13
  403752:	461d      	mov	r5, r3
  403754:	f7ff bab8 	b.w	402cc8 <main+0x278>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403758:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40375c:	ed5f 6a09 	vldr	s13, [pc, #-36]	; 40373c <main+0xcec>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403760:	ed93 6a00 	vldr	s12, [r3]
  403764:	eddc 5a00 	vldr	s11, [ip]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403768:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40376c:	ee75 6ac6 	vsub.f32	s13, s11, s12
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403770:	ee27 7a05 	vmul.f32	s14, s14, s10
  403774:	eee6 7a87 	vfma.f32	s15, s13, s14
  403778:	e49f      	b.n	4030ba <main+0x66a>
						desired_pitch = scale_pitch*powerf(1.059463094359f, -12);
  40377a:	ee69 7aa7 	vmul.f32	s15, s19, s15
  40377e:	f7ff bb38 	b.w	402df2 <main+0x3a2>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403782:	eef8 6a66 	vcvt.f32.u32	s13, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403786:	eb03 0285 	add.w	r2, r3, r5, lsl #2
  40378a:	ed92 5a02 	vldr	s10, [r2, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40378e:	ee76 6ac4 	vsub.f32	s13, s13, s8
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403792:	edd2 5a00 	vldr	s11, [r2]
  403796:	ee75 5a65 	vsub.f32	s11, s10, s11
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  40379a:	ee66 6aa4 	vmul.f32	s13, s13, s9
  40379e:	eee6 7aa5 	vfma.f32	s15, s13, s11
  4037a2:	f7ff bbd4 	b.w	402f4e <main+0x4fe>
						desired_pitch = scale_pitch*powerf(1.059463094359f, 12);
  4037a6:	ed5f 7a1c 	vldr	s15, [pc, #-112]	; 403738 <main+0xce8>
  4037aa:	ee69 9aa7 	vmul.f32	s19, s19, s15
  4037ae:	e4c9      	b.n	403144 <main+0x6f4>
				if (number_of_semitones_from_root == scale_step)
  4037b0:	2402      	movs	r4, #2
  4037b2:	f7ff bac1 	b.w	402d38 <main+0x2e8>
  4037b6:	2404      	movs	r4, #4
  4037b8:	f7ff babe 	b.w	402d38 <main+0x2e8>
  4037bc:	2403      	movs	r4, #3
  4037be:	f7ff babb 	b.w	402d38 <main+0x2e8>
  4037c2:	2405      	movs	r4, #5
  4037c4:	f7ff bab8 	b.w	402d38 <main+0x2e8>
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037c8:	ee76 6ae0 	vsub.f32	s13, s13, s1
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037cc:	ed91 aa02 	vldr	s20, [r1, #8]
  4037d0:	edd1 9a00 	vldr	s19, [r1]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037d4:	ee66 6aa3 	vmul.f32	s13, s13, s7
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037d8:	ee7a 9a69 	vsub.f32	s19, s20, s19
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037dc:	eee9 7aa6 	vfma.f32	s15, s19, s13
  4037e0:	e5dd      	b.n	40339e <main+0x94e>
  4037e2:	eef8 6a66 	vcvt.f32.u32	s13, s13
  4037e6:	ed1f 6a2b 	vldr	s12, [pc, #-172]	; 40373c <main+0xcec>
  4037ea:	ed1f 7a2b 	vldr	s14, [pc, #-172]	; 403740 <main+0xcf0>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037ee:	edd3 5a02 	vldr	s11, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037f2:	ee76 6ac6 	vsub.f32	s13, s13, s12
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  4037f6:	ee35 6ae8 	vsub.f32	s12, s11, s17
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  4037fa:	ee26 7a87 	vmul.f32	s14, s13, s14
  4037fe:	eee7 7a06 	vfma.f32	s15, s14, s12
  403802:	f7ff bb1d 	b.w	402e40 <main+0x3f0>
  403806:	eeb8 7a47 	vcvt.f32.u32	s14, s14
  40380a:	ed5f 6a34 	vldr	s13, [pc, #-208]	; 40373c <main+0xcec>
  40380e:	ed5f 7a34 	vldr	s15, [pc, #-208]	; 403740 <main+0xcf0>
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  403812:	edd3 5a02 	vldr	s11, [r3, #8]
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403816:	ee37 7a66 	vsub.f32	s14, s14, s13
		bend_difference = midi_note_frequencies[pitch_idx+2] - midi_note_frequencies[pitch_idx];
  40381a:	ed93 6a00 	vldr	s12, [r3]
  40381e:	ee75 6ac6 	vsub.f32	s13, s11, s12
		*pitch += (((float)pitch_bend - 63.0f) * ONE_OVER_64) * bend_difference;
  403822:	ee67 7a27 	vmul.f32	s15, s14, s15
  403826:	eee7 9aa6 	vfma.f32	s19, s15, s13
  40382a:	e4b4      	b.n	403196 <main+0x746>

0040382c <arm_fill_f32>:
  40382c:	b430      	push	{r4, r5}
  40382e:	0895      	lsrs	r5, r2, #2
  403830:	d00b      	beq.n	40384a <arm_fill_f32+0x1e>
  403832:	460b      	mov	r3, r1
  403834:	462c      	mov	r4, r5
  403836:	3c01      	subs	r4, #1
  403838:	6018      	str	r0, [r3, #0]
  40383a:	6058      	str	r0, [r3, #4]
  40383c:	6098      	str	r0, [r3, #8]
  40383e:	60d8      	str	r0, [r3, #12]
  403840:	f103 0310 	add.w	r3, r3, #16
  403844:	d1f7      	bne.n	403836 <arm_fill_f32+0xa>
  403846:	eb01 1105 	add.w	r1, r1, r5, lsl #4
  40384a:	f012 0203 	ands.w	r2, r2, #3
  40384e:	d003      	beq.n	403858 <arm_fill_f32+0x2c>
  403850:	3a01      	subs	r2, #1
  403852:	f841 0b04 	str.w	r0, [r1], #4
  403856:	d1fb      	bne.n	403850 <arm_fill_f32+0x24>
  403858:	bc30      	pop	{r4, r5}
  40385a:	4770      	bx	lr

0040385c <arm_copy_f32>:
  40385c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  403860:	ea5f 0992 	movs.w	r9, r2, lsr #2
  403864:	d018      	beq.n	403898 <arm_copy_f32+0x3c>
  403866:	4604      	mov	r4, r0
  403868:	460b      	mov	r3, r1
  40386a:	464d      	mov	r5, r9
  40386c:	f8d4 8000 	ldr.w	r8, [r4]
  403870:	f8d4 c004 	ldr.w	ip, [r4, #4]
  403874:	68a7      	ldr	r7, [r4, #8]
  403876:	68e6      	ldr	r6, [r4, #12]
  403878:	3d01      	subs	r5, #1
  40387a:	f8c3 8000 	str.w	r8, [r3]
  40387e:	f8c3 c004 	str.w	ip, [r3, #4]
  403882:	609f      	str	r7, [r3, #8]
  403884:	60de      	str	r6, [r3, #12]
  403886:	f104 0410 	add.w	r4, r4, #16
  40388a:	f103 0310 	add.w	r3, r3, #16
  40388e:	d1ed      	bne.n	40386c <arm_copy_f32+0x10>
  403890:	ea4f 1909 	mov.w	r9, r9, lsl #4
  403894:	4448      	add	r0, r9
  403896:	4449      	add	r1, r9
  403898:	f012 0203 	ands.w	r2, r2, #3
  40389c:	d005      	beq.n	4038aa <arm_copy_f32+0x4e>
  40389e:	f850 3b04 	ldr.w	r3, [r0], #4
  4038a2:	3a01      	subs	r2, #1
  4038a4:	f841 3b04 	str.w	r3, [r1], #4
  4038a8:	d1f9      	bne.n	40389e <arm_copy_f32+0x42>
  4038aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  4038ae:	4770      	bx	lr

004038b0 <arm_power_f32>:
  4038b0:	b430      	push	{r4, r5}
  4038b2:	088d      	lsrs	r5, r1, #2
  4038b4:	eddf 7a18 	vldr	s15, [pc, #96]	; 403918 <arm_power_f32+0x68>
  4038b8:	d01f      	beq.n	4038fa <arm_power_f32+0x4a>
  4038ba:	4603      	mov	r3, r0
  4038bc:	462c      	mov	r4, r5
  4038be:	edd3 6a00 	vldr	s13, [r3]
  4038c2:	ed93 7a01 	vldr	s14, [r3, #4]
  4038c6:	ee66 6aa6 	vmul.f32	s13, s13, s13
  4038ca:	ee27 6a07 	vmul.f32	s12, s14, s14
  4038ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
  4038d2:	ed93 7a02 	vldr	s14, [r3, #8]
  4038d6:	ee76 7a27 	vadd.f32	s15, s12, s15
  4038da:	ee67 6a07 	vmul.f32	s13, s14, s14
  4038de:	ed93 7a03 	vldr	s14, [r3, #12]
  4038e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
  4038e6:	ee27 7a07 	vmul.f32	s14, s14, s14
  4038ea:	3c01      	subs	r4, #1
  4038ec:	f103 0310 	add.w	r3, r3, #16
  4038f0:	ee77 7a26 	vadd.f32	s15, s14, s13
  4038f4:	d1e3      	bne.n	4038be <arm_power_f32+0xe>
  4038f6:	eb00 1005 	add.w	r0, r0, r5, lsl #4
  4038fa:	f011 0103 	ands.w	r1, r1, #3
  4038fe:	d007      	beq.n	403910 <arm_power_f32+0x60>
  403900:	ecb0 7a01 	vldmia	r0!, {s14}
  403904:	ee27 7a07 	vmul.f32	s14, s14, s14
  403908:	3901      	subs	r1, #1
  40390a:	ee77 7a87 	vadd.f32	s15, s15, s14
  40390e:	d1f7      	bne.n	403900 <arm_power_f32+0x50>
  403910:	edc2 7a00 	vstr	s15, [r2]
  403914:	bc30      	pop	{r4, r5}
  403916:	4770      	bx	lr
  403918:	00000000 	.word	0x00000000

0040391c <arm_min_f32>:
  40391c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  403920:	f101 3cff 	add.w	ip, r1, #4294967295
  403924:	ea5f 099c 	movs.w	r9, ip, lsr #2
  403928:	f100 0704 	add.w	r7, r0, #4
  40392c:	edd0 7a00 	vldr	s15, [r0]
  403930:	d05c      	beq.n	4039ec <arm_min_f32+0xd0>
  403932:	463c      	mov	r4, r7
  403934:	464e      	mov	r6, r9
  403936:	2004      	movs	r0, #4
  403938:	2500      	movs	r5, #0
  40393a:	edd4 6a00 	vldr	s13, [r4]
  40393e:	eef4 6ae7 	vcmpe.f32	s13, s15
  403942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403946:	ed94 7a01 	vldr	s14, [r4, #4]
  40394a:	bf48      	it	mi
  40394c:	eef0 7a66 	vmovmi.f32	s15, s13
  403950:	eef4 7ac7 	vcmpe.f32	s15, s14
  403954:	f1a0 0803 	sub.w	r8, r0, #3
  403958:	bf48      	it	mi
  40395a:	4645      	movmi	r5, r8
  40395c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403960:	edd4 6a02 	vldr	s13, [r4, #8]
  403964:	bfc8      	it	gt
  403966:	eef0 7a47 	vmovgt.f32	s15, s14
  40396a:	eef4 7ae6 	vcmpe.f32	s15, s13
  40396e:	f1a0 0802 	sub.w	r8, r0, #2
  403972:	bfc8      	it	gt
  403974:	4645      	movgt	r5, r8
  403976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40397a:	ed94 7a03 	vldr	s14, [r4, #12]
  40397e:	bfc8      	it	gt
  403980:	eef0 7a66 	vmovgt.f32	s15, s13
  403984:	eef4 7ac7 	vcmpe.f32	s15, s14
  403988:	f100 38ff 	add.w	r8, r0, #4294967295
  40398c:	bfc8      	it	gt
  40398e:	4645      	movgt	r5, r8
  403990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403994:	bfc8      	it	gt
  403996:	4605      	movgt	r5, r0
  403998:	bfc8      	it	gt
  40399a:	eef0 7a47 	vmovgt.f32	s15, s14
  40399e:	3e01      	subs	r6, #1
  4039a0:	f104 0410 	add.w	r4, r4, #16
  4039a4:	f100 0004 	add.w	r0, r0, #4
  4039a8:	d1c7      	bne.n	40393a <arm_min_f32+0x1e>
  4039aa:	eb07 1709 	add.w	r7, r7, r9, lsl #4
  4039ae:	f01c 0c03 	ands.w	ip, ip, #3
  4039b2:	d01d      	beq.n	4039f0 <arm_min_f32+0xd4>
  4039b4:	ebcc 0101 	rsb	r1, ip, r1
  4039b8:	2000      	movs	r0, #0
  4039ba:	ecb7 7a01 	vldmia	r7!, {s14}
  4039be:	eeb4 7ae7 	vcmpe.f32	s14, s15
  4039c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039c6:	bf48      	it	mi
  4039c8:	eef0 7a47 	vmovmi.f32	s15, s14
  4039cc:	eb01 0400 	add.w	r4, r1, r0
  4039d0:	f100 0001 	add.w	r0, r0, #1
  4039d4:	bf48      	it	mi
  4039d6:	4625      	movmi	r5, r4
  4039d8:	4560      	cmp	r0, ip
  4039da:	eeb0 7a67 	vmov.f32	s14, s15
  4039de:	d1ec      	bne.n	4039ba <arm_min_f32+0x9e>
  4039e0:	ed82 7a00 	vstr	s14, [r2]
  4039e4:	601d      	str	r5, [r3, #0]
  4039e6:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  4039ea:	4770      	bx	lr
  4039ec:	464d      	mov	r5, r9
  4039ee:	e7de      	b.n	4039ae <arm_min_f32+0x92>
  4039f0:	eeb0 7a67 	vmov.f32	s14, s15
  4039f4:	e7f4      	b.n	4039e0 <arm_min_f32+0xc4>
  4039f6:	bf00      	nop

004039f8 <arm_mean_f32>:
  4039f8:	b430      	push	{r4, r5}
  4039fa:	088d      	lsrs	r5, r1, #2
  4039fc:	eddf 7a16 	vldr	s15, [pc, #88]	; 403a58 <arm_mean_f32+0x60>
  403a00:	d017      	beq.n	403a32 <arm_mean_f32+0x3a>
  403a02:	4603      	mov	r3, r0
  403a04:	462c      	mov	r4, r5
  403a06:	edd3 6a00 	vldr	s13, [r3]
  403a0a:	ed93 7a01 	vldr	s14, [r3, #4]
  403a0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
  403a12:	edd3 6a02 	vldr	s13, [r3, #8]
  403a16:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a1a:	ed93 7a03 	vldr	s14, [r3, #12]
  403a1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
  403a22:	3c01      	subs	r4, #1
  403a24:	f103 0310 	add.w	r3, r3, #16
  403a28:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a2c:	d1eb      	bne.n	403a06 <arm_mean_f32+0xe>
  403a2e:	eb00 1005 	add.w	r0, r0, r5, lsl #4
  403a32:	f011 0303 	ands.w	r3, r1, #3
  403a36:	d005      	beq.n	403a44 <arm_mean_f32+0x4c>
  403a38:	ecb0 7a01 	vldmia	r0!, {s14}
  403a3c:	3b01      	subs	r3, #1
  403a3e:	ee77 7a87 	vadd.f32	s15, s15, s14
  403a42:	d1f9      	bne.n	403a38 <arm_mean_f32+0x40>
  403a44:	ee06 1a90 	vmov	s13, r1
  403a48:	bc30      	pop	{r4, r5}
  403a4a:	eeb8 7a66 	vcvt.f32.u32	s14, s13
  403a4e:	eec7 7a87 	vdiv.f32	s15, s15, s14
  403a52:	edc2 7a00 	vstr	s15, [r2]
  403a56:	4770      	bx	lr
  403a58:	00000000 	.word	0x00000000

00403a5c <arm_max_f32>:
  403a5c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  403a60:	f101 3cff 	add.w	ip, r1, #4294967295
  403a64:	ea5f 099c 	movs.w	r9, ip, lsr #2
  403a68:	f100 0704 	add.w	r7, r0, #4
  403a6c:	edd0 7a00 	vldr	s15, [r0]
  403a70:	d05c      	beq.n	403b2c <arm_max_f32+0xd0>
  403a72:	463c      	mov	r4, r7
  403a74:	464e      	mov	r6, r9
  403a76:	2004      	movs	r0, #4
  403a78:	2500      	movs	r5, #0
  403a7a:	edd4 6a00 	vldr	s13, [r4]
  403a7e:	eef4 6ae7 	vcmpe.f32	s13, s15
  403a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403a86:	ed94 7a01 	vldr	s14, [r4, #4]
  403a8a:	bfc8      	it	gt
  403a8c:	eef0 7a66 	vmovgt.f32	s15, s13
  403a90:	eef4 7ac7 	vcmpe.f32	s15, s14
  403a94:	f1a0 0803 	sub.w	r8, r0, #3
  403a98:	bfc8      	it	gt
  403a9a:	4645      	movgt	r5, r8
  403a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403aa0:	edd4 6a02 	vldr	s13, [r4, #8]
  403aa4:	bf48      	it	mi
  403aa6:	eef0 7a47 	vmovmi.f32	s15, s14
  403aaa:	eef4 7ae6 	vcmpe.f32	s15, s13
  403aae:	f1a0 0802 	sub.w	r8, r0, #2
  403ab2:	bf48      	it	mi
  403ab4:	4645      	movmi	r5, r8
  403ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403aba:	ed94 7a03 	vldr	s14, [r4, #12]
  403abe:	bf48      	it	mi
  403ac0:	eef0 7a66 	vmovmi.f32	s15, s13
  403ac4:	eef4 7ac7 	vcmpe.f32	s15, s14
  403ac8:	f100 38ff 	add.w	r8, r0, #4294967295
  403acc:	bf48      	it	mi
  403ace:	4645      	movmi	r5, r8
  403ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403ad4:	bf48      	it	mi
  403ad6:	4605      	movmi	r5, r0
  403ad8:	bf48      	it	mi
  403ada:	eef0 7a47 	vmovmi.f32	s15, s14
  403ade:	3e01      	subs	r6, #1
  403ae0:	f104 0410 	add.w	r4, r4, #16
  403ae4:	f100 0004 	add.w	r0, r0, #4
  403ae8:	d1c7      	bne.n	403a7a <arm_max_f32+0x1e>
  403aea:	eb07 1709 	add.w	r7, r7, r9, lsl #4
  403aee:	f01c 0c03 	ands.w	ip, ip, #3
  403af2:	d01d      	beq.n	403b30 <arm_max_f32+0xd4>
  403af4:	ebcc 0101 	rsb	r1, ip, r1
  403af8:	2000      	movs	r0, #0
  403afa:	ecb7 7a01 	vldmia	r7!, {s14}
  403afe:	eeb4 7ae7 	vcmpe.f32	s14, s15
  403b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b06:	bfc8      	it	gt
  403b08:	eef0 7a47 	vmovgt.f32	s15, s14
  403b0c:	eb01 0400 	add.w	r4, r1, r0
  403b10:	f100 0001 	add.w	r0, r0, #1
  403b14:	bfc8      	it	gt
  403b16:	4625      	movgt	r5, r4
  403b18:	4560      	cmp	r0, ip
  403b1a:	eeb0 7a67 	vmov.f32	s14, s15
  403b1e:	d1ec      	bne.n	403afa <arm_max_f32+0x9e>
  403b20:	ed82 7a00 	vstr	s14, [r2]
  403b24:	601d      	str	r5, [r3, #0]
  403b26:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  403b2a:	4770      	bx	lr
  403b2c:	464d      	mov	r5, r9
  403b2e:	e7de      	b.n	403aee <arm_max_f32+0x92>
  403b30:	eeb0 7a67 	vmov.f32	s14, s15
  403b34:	e7f4      	b.n	403b20 <arm_max_f32+0xc4>
  403b36:	bf00      	nop

00403b38 <arm_cos_f32>:
  403b38:	eddf 7a1e 	vldr	s15, [pc, #120]	; 403bb4 <arm_cos_f32+0x7c>
  403b3c:	ee06 0a90 	vmov	s13, r0
  403b40:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
  403b44:	ee66 7aa7 	vmul.f32	s15, s13, s15
  403b48:	ee77 7a87 	vadd.f32	s15, s15, s14
  403b4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
  403b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403b54:	eebd 7ae7 	vcvt.s32.f32	s14, s15
  403b58:	d504      	bpl.n	403b64 <arm_cos_f32+0x2c>
  403b5a:	ee17 3a10 	vmov	r3, s14
  403b5e:	3b01      	subs	r3, #1
  403b60:	ee07 3a10 	vmov	s14, r3
  403b64:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  403b68:	eddf 6a13 	vldr	s13, [pc, #76]	; 403bb8 <arm_cos_f32+0x80>
  403b6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
  403b70:	ee67 7aa6 	vmul.f32	s15, s15, s13
  403b74:	eefc 6ae7 	vcvt.u32.f32	s13, s15
  403b78:	ee16 3a90 	vmov	r3, s13
  403b7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  403b80:	ee07 3a10 	vmov	s14, r3
  403b84:	eef8 6a47 	vcvt.f32.u32	s13, s14
  403b88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  403b8c:	ee77 7ae6 	vsub.f32	s15, s15, s13
  403b90:	4a0a      	ldr	r2, [pc, #40]	; (403bbc <arm_cos_f32+0x84>)
  403b92:	ee37 7a67 	vsub.f32	s14, s14, s15
  403b96:	eb02 0183 	add.w	r1, r2, r3, lsl #2
  403b9a:	ed91 6a00 	vldr	s12, [r1]
  403b9e:	edd1 6a01 	vldr	s13, [r1, #4]
  403ba2:	ee27 7a06 	vmul.f32	s14, s14, s12
  403ba6:	ee67 7aa6 	vmul.f32	s15, s15, s13
  403baa:	ee77 7a27 	vadd.f32	s15, s14, s15
  403bae:	ee17 0a90 	vmov	r0, s15
  403bb2:	4770      	bx	lr
  403bb4:	3e22f983 	.word	0x3e22f983
  403bb8:	44000000 	.word	0x44000000
  403bbc:	00407ae0 	.word	0x00407ae0

00403bc0 <arm_scale_f32>:
  403bc0:	b470      	push	{r4, r5, r6}
  403bc2:	089e      	lsrs	r6, r3, #2
  403bc4:	ee07 1a90 	vmov	s15, r1
  403bc8:	d023      	beq.n	403c12 <arm_scale_f32+0x52>
  403bca:	4635      	mov	r5, r6
  403bcc:	4614      	mov	r4, r2
  403bce:	4601      	mov	r1, r0
  403bd0:	edd1 5a00 	vldr	s11, [r1]
  403bd4:	ed91 6a01 	vldr	s12, [r1, #4]
  403bd8:	edd1 6a02 	vldr	s13, [r1, #8]
  403bdc:	ed91 7a03 	vldr	s14, [r1, #12]
  403be0:	ee65 5aa7 	vmul.f32	s11, s11, s15
  403be4:	ee26 6a27 	vmul.f32	s12, s12, s15
  403be8:	ee66 6aa7 	vmul.f32	s13, s13, s15
  403bec:	ee27 7a27 	vmul.f32	s14, s14, s15
  403bf0:	3d01      	subs	r5, #1
  403bf2:	edc4 5a00 	vstr	s11, [r4]
  403bf6:	ed84 6a01 	vstr	s12, [r4, #4]
  403bfa:	edc4 6a02 	vstr	s13, [r4, #8]
  403bfe:	ed84 7a03 	vstr	s14, [r4, #12]
  403c02:	f101 0110 	add.w	r1, r1, #16
  403c06:	f104 0410 	add.w	r4, r4, #16
  403c0a:	d1e1      	bne.n	403bd0 <arm_scale_f32+0x10>
  403c0c:	0136      	lsls	r6, r6, #4
  403c0e:	4430      	add	r0, r6
  403c10:	4432      	add	r2, r6
  403c12:	f013 0303 	ands.w	r3, r3, #3
  403c16:	d007      	beq.n	403c28 <arm_scale_f32+0x68>
  403c18:	ecb0 7a01 	vldmia	r0!, {s14}
  403c1c:	ee27 7a27 	vmul.f32	s14, s14, s15
  403c20:	3b01      	subs	r3, #1
  403c22:	eca2 7a01 	vstmia	r2!, {s14}
  403c26:	d1f7      	bne.n	403c18 <arm_scale_f32+0x58>
  403c28:	bc70      	pop	{r4, r5, r6}
  403c2a:	4770      	bx	lr

00403c2c <log>:
  403c2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403c30:	b08b      	sub	sp, #44	; 0x2c
  403c32:	4604      	mov	r4, r0
  403c34:	460d      	mov	r5, r1
  403c36:	f000 f87b 	bl	403d30 <__ieee754_log>
  403c3a:	4b37      	ldr	r3, [pc, #220]	; (403d18 <log+0xec>)
  403c3c:	f993 6000 	ldrsb.w	r6, [r3]
  403c40:	1c73      	adds	r3, r6, #1
  403c42:	4680      	mov	r8, r0
  403c44:	4689      	mov	r9, r1
  403c46:	d00d      	beq.n	403c64 <log+0x38>
  403c48:	4622      	mov	r2, r4
  403c4a:	462b      	mov	r3, r5
  403c4c:	4620      	mov	r0, r4
  403c4e:	4629      	mov	r1, r5
  403c50:	f000 febc 	bl	4049cc <__aeabi_dcmpun>
  403c54:	b930      	cbnz	r0, 403c64 <log+0x38>
  403c56:	2200      	movs	r2, #0
  403c58:	2300      	movs	r3, #0
  403c5a:	4620      	mov	r0, r4
  403c5c:	4629      	mov	r1, r5
  403c5e:	f000 feab 	bl	4049b8 <__aeabi_dcmpgt>
  403c62:	b120      	cbz	r0, 403c6e <log+0x42>
  403c64:	4640      	mov	r0, r8
  403c66:	4649      	mov	r1, r9
  403c68:	b00b      	add	sp, #44	; 0x2c
  403c6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403c6e:	4b2b      	ldr	r3, [pc, #172]	; (403d1c <log+0xf0>)
  403c70:	9008      	str	r0, [sp, #32]
  403c72:	e9cd 4502 	strd	r4, r5, [sp, #8]
  403c76:	e9cd 4504 	strd	r4, r5, [sp, #16]
  403c7a:	9301      	str	r3, [sp, #4]
  403c7c:	b9de      	cbnz	r6, 403cb6 <log+0x8a>
  403c7e:	4f28      	ldr	r7, [pc, #160]	; (403d20 <log+0xf4>)
  403c80:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
  403c84:	4620      	mov	r0, r4
  403c86:	4629      	mov	r1, r5
  403c88:	2200      	movs	r2, #0
  403c8a:	2300      	movs	r3, #0
  403c8c:	e9cd 6706 	strd	r6, r7, [sp, #24]
  403c90:	f000 fe6a 	bl	404968 <__aeabi_dcmpeq>
  403c94:	2800      	cmp	r0, #0
  403c96:	d037      	beq.n	403d08 <log+0xdc>
  403c98:	2302      	movs	r3, #2
  403c9a:	9300      	str	r3, [sp, #0]
  403c9c:	4668      	mov	r0, sp
  403c9e:	f000 fa3b 	bl	404118 <matherr>
  403ca2:	b1c8      	cbz	r0, 403cd8 <log+0xac>
  403ca4:	9b08      	ldr	r3, [sp, #32]
  403ca6:	b9e3      	cbnz	r3, 403ce2 <log+0xb6>
  403ca8:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
  403cac:	4640      	mov	r0, r8
  403cae:	4649      	mov	r1, r9
  403cb0:	b00b      	add	sp, #44	; 0x2c
  403cb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403cb6:	f8df 9070 	ldr.w	r9, [pc, #112]	; 403d28 <log+0xfc>
  403cba:	f04f 0800 	mov.w	r8, #0
  403cbe:	4620      	mov	r0, r4
  403cc0:	4629      	mov	r1, r5
  403cc2:	2200      	movs	r2, #0
  403cc4:	2300      	movs	r3, #0
  403cc6:	e9cd 8906 	strd	r8, r9, [sp, #24]
  403cca:	f000 fe4d 	bl	404968 <__aeabi_dcmpeq>
  403cce:	b168      	cbz	r0, 403cec <log+0xc0>
  403cd0:	2302      	movs	r3, #2
  403cd2:	429e      	cmp	r6, r3
  403cd4:	9300      	str	r3, [sp, #0]
  403cd6:	d1e1      	bne.n	403c9c <log+0x70>
  403cd8:	f000 fede 	bl	404a98 <__errno>
  403cdc:	2322      	movs	r3, #34	; 0x22
  403cde:	6003      	str	r3, [r0, #0]
  403ce0:	e7e0      	b.n	403ca4 <log+0x78>
  403ce2:	f000 fed9 	bl	404a98 <__errno>
  403ce6:	9b08      	ldr	r3, [sp, #32]
  403ce8:	6003      	str	r3, [r0, #0]
  403cea:	e7dd      	b.n	403ca8 <log+0x7c>
  403cec:	2301      	movs	r3, #1
  403cee:	2e02      	cmp	r6, #2
  403cf0:	9300      	str	r3, [sp, #0]
  403cf2:	d10b      	bne.n	403d0c <log+0xe0>
  403cf4:	f000 fed0 	bl	404a98 <__errno>
  403cf8:	2321      	movs	r3, #33	; 0x21
  403cfa:	6003      	str	r3, [r0, #0]
  403cfc:	4809      	ldr	r0, [pc, #36]	; (403d24 <log+0xf8>)
  403cfe:	f000 fa0d 	bl	40411c <nan>
  403d02:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403d06:	e7cd      	b.n	403ca4 <log+0x78>
  403d08:	2301      	movs	r3, #1
  403d0a:	9300      	str	r3, [sp, #0]
  403d0c:	4668      	mov	r0, sp
  403d0e:	f000 fa03 	bl	404118 <matherr>
  403d12:	2800      	cmp	r0, #0
  403d14:	d1f2      	bne.n	403cfc <log+0xd0>
  403d16:	e7ed      	b.n	403cf4 <log+0xc8>
  403d18:	2040004c 	.word	0x2040004c
  403d1c:	004082e4 	.word	0x004082e4
  403d20:	c7efffff 	.word	0xc7efffff
  403d24:	004082fc 	.word	0x004082fc
  403d28:	fff00000 	.word	0xfff00000
  403d2c:	00000000 	.word	0x00000000

00403d30 <__ieee754_log>:
  403d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d34:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403d38:	b085      	sub	sp, #20
  403d3a:	4606      	mov	r6, r0
  403d3c:	460f      	mov	r7, r1
  403d3e:	460b      	mov	r3, r1
  403d40:	da5a      	bge.n	403df8 <__ieee754_log+0xc8>
  403d42:	4602      	mov	r2, r0
  403d44:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  403d48:	4322      	orrs	r2, r4
  403d4a:	f000 80f8 	beq.w	403f3e <__ieee754_log+0x20e>
  403d4e:	2900      	cmp	r1, #0
  403d50:	f2c0 817a 	blt.w	404048 <__ieee754_log+0x318>
  403d54:	2200      	movs	r2, #0
  403d56:	4bd6      	ldr	r3, [pc, #856]	; (4040b0 <__ieee754_log+0x380>)
  403d58:	f000 fb9e 	bl	404498 <__aeabi_dmul>
  403d5c:	4ad5      	ldr	r2, [pc, #852]	; (4040b4 <__ieee754_log+0x384>)
  403d5e:	460b      	mov	r3, r1
  403d60:	4293      	cmp	r3, r2
  403d62:	4606      	mov	r6, r0
  403d64:	460f      	mov	r7, r1
  403d66:	f06f 0c35 	mvn.w	ip, #53	; 0x35
  403d6a:	dc4a      	bgt.n	403e02 <__ieee754_log+0xd2>
  403d6c:	f3c3 0513 	ubfx	r5, r3, #0, #20
  403d70:	f505 2e15 	add.w	lr, r5, #610304	; 0x95000
  403d74:	f60e 7e64 	addw	lr, lr, #3940	; 0xf64
  403d78:	f40e 1e80 	and.w	lr, lr, #1048576	; 0x100000
  403d7c:	f08e 527f 	eor.w	r2, lr, #1069547520	; 0x3fc00000
  403d80:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
  403d84:	151c      	asrs	r4, r3, #20
  403d86:	ea42 0705 	orr.w	r7, r2, r5
  403d8a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  403d8e:	4464      	add	r4, ip
  403d90:	2200      	movs	r2, #0
  403d92:	4bc9      	ldr	r3, [pc, #804]	; (4040b8 <__ieee754_log+0x388>)
  403d94:	4630      	mov	r0, r6
  403d96:	4639      	mov	r1, r7
  403d98:	eb04 541e 	add.w	r4, r4, lr, lsr #20
  403d9c:	f000 f9c8 	bl	404130 <__aeabi_dsub>
  403da0:	1cab      	adds	r3, r5, #2
  403da2:	f3c3 0313 	ubfx	r3, r3, #0, #20
  403da6:	2b02      	cmp	r3, #2
  403da8:	4682      	mov	sl, r0
  403daa:	468b      	mov	fp, r1
  403dac:	f04f 0200 	mov.w	r2, #0
  403db0:	dc30      	bgt.n	403e14 <__ieee754_log+0xe4>
  403db2:	2300      	movs	r3, #0
  403db4:	f000 fdd8 	bl	404968 <__aeabi_dcmpeq>
  403db8:	2800      	cmp	r0, #0
  403dba:	f000 80c9 	beq.w	403f50 <__ieee754_log+0x220>
  403dbe:	2c00      	cmp	r4, #0
  403dc0:	f000 814b 	beq.w	40405a <__ieee754_log+0x32a>
  403dc4:	4620      	mov	r0, r4
  403dc6:	f000 fb01 	bl	4043cc <__aeabi_i2d>
  403dca:	a3a5      	add	r3, pc, #660	; (adr r3, 404060 <__ieee754_log+0x330>)
  403dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dd0:	4606      	mov	r6, r0
  403dd2:	460f      	mov	r7, r1
  403dd4:	f000 fb60 	bl	404498 <__aeabi_dmul>
  403dd8:	a3a3      	add	r3, pc, #652	; (adr r3, 404068 <__ieee754_log+0x338>)
  403dda:	e9d3 2300 	ldrd	r2, r3, [r3]
  403dde:	4604      	mov	r4, r0
  403de0:	460d      	mov	r5, r1
  403de2:	4630      	mov	r0, r6
  403de4:	4639      	mov	r1, r7
  403de6:	f000 fb57 	bl	404498 <__aeabi_dmul>
  403dea:	4602      	mov	r2, r0
  403dec:	460b      	mov	r3, r1
  403dee:	4620      	mov	r0, r4
  403df0:	4629      	mov	r1, r5
  403df2:	f000 f99f 	bl	404134 <__adddf3>
  403df6:	e00a      	b.n	403e0e <__ieee754_log+0xde>
  403df8:	4aae      	ldr	r2, [pc, #696]	; (4040b4 <__ieee754_log+0x384>)
  403dfa:	4293      	cmp	r3, r2
  403dfc:	f04f 0c00 	mov.w	ip, #0
  403e00:	ddb4      	ble.n	403d6c <__ieee754_log+0x3c>
  403e02:	4632      	mov	r2, r6
  403e04:	463b      	mov	r3, r7
  403e06:	4630      	mov	r0, r6
  403e08:	4639      	mov	r1, r7
  403e0a:	f000 f993 	bl	404134 <__adddf3>
  403e0e:	b005      	add	sp, #20
  403e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  403e18:	f000 f98c 	bl	404134 <__adddf3>
  403e1c:	4602      	mov	r2, r0
  403e1e:	460b      	mov	r3, r1
  403e20:	4650      	mov	r0, sl
  403e22:	4659      	mov	r1, fp
  403e24:	f000 fc62 	bl	4046ec <__aeabi_ddiv>
  403e28:	4606      	mov	r6, r0
  403e2a:	4620      	mov	r0, r4
  403e2c:	460f      	mov	r7, r1
  403e2e:	f000 facd 	bl	4043cc <__aeabi_i2d>
  403e32:	4632      	mov	r2, r6
  403e34:	e9cd 0100 	strd	r0, r1, [sp]
  403e38:	463b      	mov	r3, r7
  403e3a:	4630      	mov	r0, r6
  403e3c:	4639      	mov	r1, r7
  403e3e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  403e42:	f000 fb29 	bl	404498 <__aeabi_dmul>
  403e46:	4602      	mov	r2, r0
  403e48:	460b      	mov	r3, r1
  403e4a:	4680      	mov	r8, r0
  403e4c:	4689      	mov	r9, r1
  403e4e:	f000 fb23 	bl	404498 <__aeabi_dmul>
  403e52:	a387      	add	r3, pc, #540	; (adr r3, 404070 <__ieee754_log+0x340>)
  403e54:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e58:	4606      	mov	r6, r0
  403e5a:	460f      	mov	r7, r1
  403e5c:	f000 fb1c 	bl	404498 <__aeabi_dmul>
  403e60:	a385      	add	r3, pc, #532	; (adr r3, 404078 <__ieee754_log+0x348>)
  403e62:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e66:	f000 f965 	bl	404134 <__adddf3>
  403e6a:	4632      	mov	r2, r6
  403e6c:	463b      	mov	r3, r7
  403e6e:	f000 fb13 	bl	404498 <__aeabi_dmul>
  403e72:	a383      	add	r3, pc, #524	; (adr r3, 404080 <__ieee754_log+0x350>)
  403e74:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e78:	f000 f95c 	bl	404134 <__adddf3>
  403e7c:	4632      	mov	r2, r6
  403e7e:	463b      	mov	r3, r7
  403e80:	f000 fb0a 	bl	404498 <__aeabi_dmul>
  403e84:	a380      	add	r3, pc, #512	; (adr r3, 404088 <__ieee754_log+0x358>)
  403e86:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e8a:	f000 f953 	bl	404134 <__adddf3>
  403e8e:	4642      	mov	r2, r8
  403e90:	464b      	mov	r3, r9
  403e92:	f000 fb01 	bl	404498 <__aeabi_dmul>
  403e96:	a37e      	add	r3, pc, #504	; (adr r3, 404090 <__ieee754_log+0x360>)
  403e98:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e9c:	4680      	mov	r8, r0
  403e9e:	4689      	mov	r9, r1
  403ea0:	4630      	mov	r0, r6
  403ea2:	4639      	mov	r1, r7
  403ea4:	f000 faf8 	bl	404498 <__aeabi_dmul>
  403ea8:	a37b      	add	r3, pc, #492	; (adr r3, 404098 <__ieee754_log+0x368>)
  403eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
  403eae:	f000 f941 	bl	404134 <__adddf3>
  403eb2:	4632      	mov	r2, r6
  403eb4:	463b      	mov	r3, r7
  403eb6:	f000 faef 	bl	404498 <__aeabi_dmul>
  403eba:	a379      	add	r3, pc, #484	; (adr r3, 4040a0 <__ieee754_log+0x370>)
  403ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403ec0:	f000 f938 	bl	404134 <__adddf3>
  403ec4:	4632      	mov	r2, r6
  403ec6:	463b      	mov	r3, r7
  403ec8:	f000 fae6 	bl	404498 <__aeabi_dmul>
  403ecc:	460b      	mov	r3, r1
  403ece:	4602      	mov	r2, r0
  403ed0:	4649      	mov	r1, r9
  403ed2:	4640      	mov	r0, r8
  403ed4:	f000 f92e 	bl	404134 <__adddf3>
  403ed8:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
  403edc:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
  403ee0:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
  403ee4:	3551      	adds	r5, #81	; 0x51
  403ee6:	431d      	orrs	r5, r3
  403ee8:	2d00      	cmp	r5, #0
  403eea:	4680      	mov	r8, r0
  403eec:	4689      	mov	r9, r1
  403eee:	dd56      	ble.n	403f9e <__ieee754_log+0x26e>
  403ef0:	2200      	movs	r2, #0
  403ef2:	4b72      	ldr	r3, [pc, #456]	; (4040bc <__ieee754_log+0x38c>)
  403ef4:	4650      	mov	r0, sl
  403ef6:	4659      	mov	r1, fp
  403ef8:	f000 face 	bl	404498 <__aeabi_dmul>
  403efc:	4652      	mov	r2, sl
  403efe:	465b      	mov	r3, fp
  403f00:	f000 faca 	bl	404498 <__aeabi_dmul>
  403f04:	4606      	mov	r6, r0
  403f06:	460f      	mov	r7, r1
  403f08:	2c00      	cmp	r4, #0
  403f0a:	d168      	bne.n	403fde <__ieee754_log+0x2ae>
  403f0c:	4632      	mov	r2, r6
  403f0e:	463b      	mov	r3, r7
  403f10:	4640      	mov	r0, r8
  403f12:	4649      	mov	r1, r9
  403f14:	f000 f90e 	bl	404134 <__adddf3>
  403f18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f1c:	f000 fabc 	bl	404498 <__aeabi_dmul>
  403f20:	4602      	mov	r2, r0
  403f22:	460b      	mov	r3, r1
  403f24:	4630      	mov	r0, r6
  403f26:	4639      	mov	r1, r7
  403f28:	f000 f902 	bl	404130 <__aeabi_dsub>
  403f2c:	4602      	mov	r2, r0
  403f2e:	460b      	mov	r3, r1
  403f30:	4650      	mov	r0, sl
  403f32:	4659      	mov	r1, fp
  403f34:	f000 f8fc 	bl	404130 <__aeabi_dsub>
  403f38:	b005      	add	sp, #20
  403f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f3e:	2200      	movs	r2, #0
  403f40:	2300      	movs	r3, #0
  403f42:	2000      	movs	r0, #0
  403f44:	495e      	ldr	r1, [pc, #376]	; (4040c0 <__ieee754_log+0x390>)
  403f46:	f000 fbd1 	bl	4046ec <__aeabi_ddiv>
  403f4a:	b005      	add	sp, #20
  403f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f50:	a355      	add	r3, pc, #340	; (adr r3, 4040a8 <__ieee754_log+0x378>)
  403f52:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f56:	4650      	mov	r0, sl
  403f58:	4659      	mov	r1, fp
  403f5a:	f000 fa9d 	bl	404498 <__aeabi_dmul>
  403f5e:	4602      	mov	r2, r0
  403f60:	460b      	mov	r3, r1
  403f62:	2000      	movs	r0, #0
  403f64:	4955      	ldr	r1, [pc, #340]	; (4040bc <__ieee754_log+0x38c>)
  403f66:	f000 f8e3 	bl	404130 <__aeabi_dsub>
  403f6a:	4652      	mov	r2, sl
  403f6c:	4606      	mov	r6, r0
  403f6e:	460f      	mov	r7, r1
  403f70:	465b      	mov	r3, fp
  403f72:	4650      	mov	r0, sl
  403f74:	4659      	mov	r1, fp
  403f76:	f000 fa8f 	bl	404498 <__aeabi_dmul>
  403f7a:	4602      	mov	r2, r0
  403f7c:	460b      	mov	r3, r1
  403f7e:	4630      	mov	r0, r6
  403f80:	4639      	mov	r1, r7
  403f82:	f000 fa89 	bl	404498 <__aeabi_dmul>
  403f86:	4606      	mov	r6, r0
  403f88:	460f      	mov	r7, r1
  403f8a:	2c00      	cmp	r4, #0
  403f8c:	f040 809a 	bne.w	4040c4 <__ieee754_log+0x394>
  403f90:	4602      	mov	r2, r0
  403f92:	460b      	mov	r3, r1
  403f94:	4650      	mov	r0, sl
  403f96:	4659      	mov	r1, fp
  403f98:	f000 f8ca 	bl	404130 <__aeabi_dsub>
  403f9c:	e737      	b.n	403e0e <__ieee754_log+0xde>
  403f9e:	2c00      	cmp	r4, #0
  403fa0:	f000 80a4 	beq.w	4040ec <__ieee754_log+0x3bc>
  403fa4:	a32e      	add	r3, pc, #184	; (adr r3, 404060 <__ieee754_log+0x330>)
  403fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
  403faa:	e9dd 0100 	ldrd	r0, r1, [sp]
  403fae:	f000 fa73 	bl	404498 <__aeabi_dmul>
  403fb2:	4642      	mov	r2, r8
  403fb4:	464b      	mov	r3, r9
  403fb6:	4604      	mov	r4, r0
  403fb8:	460d      	mov	r5, r1
  403fba:	4650      	mov	r0, sl
  403fbc:	4659      	mov	r1, fp
  403fbe:	f000 f8b7 	bl	404130 <__aeabi_dsub>
  403fc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403fc6:	f000 fa67 	bl	404498 <__aeabi_dmul>
  403fca:	a327      	add	r3, pc, #156	; (adr r3, 404068 <__ieee754_log+0x338>)
  403fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fd0:	4606      	mov	r6, r0
  403fd2:	460f      	mov	r7, r1
  403fd4:	e9dd 0100 	ldrd	r0, r1, [sp]
  403fd8:	f000 fa5e 	bl	404498 <__aeabi_dmul>
  403fdc:	e021      	b.n	404022 <__ieee754_log+0x2f2>
  403fde:	a320      	add	r3, pc, #128	; (adr r3, 404060 <__ieee754_log+0x330>)
  403fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fe4:	e9dd 0100 	ldrd	r0, r1, [sp]
  403fe8:	f000 fa56 	bl	404498 <__aeabi_dmul>
  403fec:	4632      	mov	r2, r6
  403fee:	463b      	mov	r3, r7
  403ff0:	4604      	mov	r4, r0
  403ff2:	460d      	mov	r5, r1
  403ff4:	4640      	mov	r0, r8
  403ff6:	4649      	mov	r1, r9
  403ff8:	f000 f89c 	bl	404134 <__adddf3>
  403ffc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404000:	f000 fa4a 	bl	404498 <__aeabi_dmul>
  404004:	a318      	add	r3, pc, #96	; (adr r3, 404068 <__ieee754_log+0x338>)
  404006:	e9d3 2300 	ldrd	r2, r3, [r3]
  40400a:	4680      	mov	r8, r0
  40400c:	4689      	mov	r9, r1
  40400e:	e9dd 0100 	ldrd	r0, r1, [sp]
  404012:	f000 fa41 	bl	404498 <__aeabi_dmul>
  404016:	4602      	mov	r2, r0
  404018:	460b      	mov	r3, r1
  40401a:	4640      	mov	r0, r8
  40401c:	4649      	mov	r1, r9
  40401e:	f000 f889 	bl	404134 <__adddf3>
  404022:	4602      	mov	r2, r0
  404024:	460b      	mov	r3, r1
  404026:	4630      	mov	r0, r6
  404028:	4639      	mov	r1, r7
  40402a:	f000 f881 	bl	404130 <__aeabi_dsub>
  40402e:	4652      	mov	r2, sl
  404030:	465b      	mov	r3, fp
  404032:	f000 f87d 	bl	404130 <__aeabi_dsub>
  404036:	4602      	mov	r2, r0
  404038:	460b      	mov	r3, r1
  40403a:	4620      	mov	r0, r4
  40403c:	4629      	mov	r1, r5
  40403e:	f000 f877 	bl	404130 <__aeabi_dsub>
  404042:	b005      	add	sp, #20
  404044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404048:	4602      	mov	r2, r0
  40404a:	460b      	mov	r3, r1
  40404c:	f000 f870 	bl	404130 <__aeabi_dsub>
  404050:	2200      	movs	r2, #0
  404052:	2300      	movs	r3, #0
  404054:	f000 fb4a 	bl	4046ec <__aeabi_ddiv>
  404058:	e6d9      	b.n	403e0e <__ieee754_log+0xde>
  40405a:	2000      	movs	r0, #0
  40405c:	2100      	movs	r1, #0
  40405e:	e6d6      	b.n	403e0e <__ieee754_log+0xde>
  404060:	fee00000 	.word	0xfee00000
  404064:	3fe62e42 	.word	0x3fe62e42
  404068:	35793c76 	.word	0x35793c76
  40406c:	3dea39ef 	.word	0x3dea39ef
  404070:	df3e5244 	.word	0xdf3e5244
  404074:	3fc2f112 	.word	0x3fc2f112
  404078:	96cb03de 	.word	0x96cb03de
  40407c:	3fc74664 	.word	0x3fc74664
  404080:	94229359 	.word	0x94229359
  404084:	3fd24924 	.word	0x3fd24924
  404088:	55555593 	.word	0x55555593
  40408c:	3fe55555 	.word	0x3fe55555
  404090:	d078c69f 	.word	0xd078c69f
  404094:	3fc39a09 	.word	0x3fc39a09
  404098:	1d8e78af 	.word	0x1d8e78af
  40409c:	3fcc71c5 	.word	0x3fcc71c5
  4040a0:	9997fa04 	.word	0x9997fa04
  4040a4:	3fd99999 	.word	0x3fd99999
  4040a8:	55555555 	.word	0x55555555
  4040ac:	3fd55555 	.word	0x3fd55555
  4040b0:	43500000 	.word	0x43500000
  4040b4:	7fefffff 	.word	0x7fefffff
  4040b8:	3ff00000 	.word	0x3ff00000
  4040bc:	3fe00000 	.word	0x3fe00000
  4040c0:	c3500000 	.word	0xc3500000
  4040c4:	4620      	mov	r0, r4
  4040c6:	f000 f981 	bl	4043cc <__aeabi_i2d>
  4040ca:	a30f      	add	r3, pc, #60	; (adr r3, 404108 <__ieee754_log+0x3d8>)
  4040cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040d0:	4680      	mov	r8, r0
  4040d2:	4689      	mov	r9, r1
  4040d4:	f000 f9e0 	bl	404498 <__aeabi_dmul>
  4040d8:	a30d      	add	r3, pc, #52	; (adr r3, 404110 <__ieee754_log+0x3e0>)
  4040da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040de:	4604      	mov	r4, r0
  4040e0:	460d      	mov	r5, r1
  4040e2:	4640      	mov	r0, r8
  4040e4:	4649      	mov	r1, r9
  4040e6:	f000 f9d7 	bl	404498 <__aeabi_dmul>
  4040ea:	e79a      	b.n	404022 <__ieee754_log+0x2f2>
  4040ec:	4602      	mov	r2, r0
  4040ee:	460b      	mov	r3, r1
  4040f0:	4650      	mov	r0, sl
  4040f2:	4659      	mov	r1, fp
  4040f4:	f000 f81c 	bl	404130 <__aeabi_dsub>
  4040f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040fc:	f000 f9cc 	bl	404498 <__aeabi_dmul>
  404100:	e714      	b.n	403f2c <__ieee754_log+0x1fc>
  404102:	bf00      	nop
  404104:	f3af 8000 	nop.w
  404108:	fee00000 	.word	0xfee00000
  40410c:	3fe62e42 	.word	0x3fe62e42
  404110:	35793c76 	.word	0x35793c76
  404114:	3dea39ef 	.word	0x3dea39ef

00404118 <matherr>:
  404118:	2000      	movs	r0, #0
  40411a:	4770      	bx	lr

0040411c <nan>:
  40411c:	2000      	movs	r0, #0
  40411e:	4901      	ldr	r1, [pc, #4]	; (404124 <nan+0x8>)
  404120:	4770      	bx	lr
  404122:	bf00      	nop
  404124:	7ff80000 	.word	0x7ff80000

00404128 <__aeabi_drsub>:
  404128:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40412c:	e002      	b.n	404134 <__adddf3>
  40412e:	bf00      	nop

00404130 <__aeabi_dsub>:
  404130:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404134 <__adddf3>:
  404134:	b530      	push	{r4, r5, lr}
  404136:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40413a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40413e:	ea94 0f05 	teq	r4, r5
  404142:	bf08      	it	eq
  404144:	ea90 0f02 	teqeq	r0, r2
  404148:	bf1f      	itttt	ne
  40414a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40414e:	ea55 0c02 	orrsne.w	ip, r5, r2
  404152:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  404156:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40415a:	f000 80e2 	beq.w	404322 <__adddf3+0x1ee>
  40415e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  404162:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  404166:	bfb8      	it	lt
  404168:	426d      	neglt	r5, r5
  40416a:	dd0c      	ble.n	404186 <__adddf3+0x52>
  40416c:	442c      	add	r4, r5
  40416e:	ea80 0202 	eor.w	r2, r0, r2
  404172:	ea81 0303 	eor.w	r3, r1, r3
  404176:	ea82 0000 	eor.w	r0, r2, r0
  40417a:	ea83 0101 	eor.w	r1, r3, r1
  40417e:	ea80 0202 	eor.w	r2, r0, r2
  404182:	ea81 0303 	eor.w	r3, r1, r3
  404186:	2d36      	cmp	r5, #54	; 0x36
  404188:	bf88      	it	hi
  40418a:	bd30      	pophi	{r4, r5, pc}
  40418c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404190:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404194:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404198:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40419c:	d002      	beq.n	4041a4 <__adddf3+0x70>
  40419e:	4240      	negs	r0, r0
  4041a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4041a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4041a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4041ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4041b0:	d002      	beq.n	4041b8 <__adddf3+0x84>
  4041b2:	4252      	negs	r2, r2
  4041b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4041b8:	ea94 0f05 	teq	r4, r5
  4041bc:	f000 80a7 	beq.w	40430e <__adddf3+0x1da>
  4041c0:	f1a4 0401 	sub.w	r4, r4, #1
  4041c4:	f1d5 0e20 	rsbs	lr, r5, #32
  4041c8:	db0d      	blt.n	4041e6 <__adddf3+0xb2>
  4041ca:	fa02 fc0e 	lsl.w	ip, r2, lr
  4041ce:	fa22 f205 	lsr.w	r2, r2, r5
  4041d2:	1880      	adds	r0, r0, r2
  4041d4:	f141 0100 	adc.w	r1, r1, #0
  4041d8:	fa03 f20e 	lsl.w	r2, r3, lr
  4041dc:	1880      	adds	r0, r0, r2
  4041de:	fa43 f305 	asr.w	r3, r3, r5
  4041e2:	4159      	adcs	r1, r3
  4041e4:	e00e      	b.n	404204 <__adddf3+0xd0>
  4041e6:	f1a5 0520 	sub.w	r5, r5, #32
  4041ea:	f10e 0e20 	add.w	lr, lr, #32
  4041ee:	2a01      	cmp	r2, #1
  4041f0:	fa03 fc0e 	lsl.w	ip, r3, lr
  4041f4:	bf28      	it	cs
  4041f6:	f04c 0c02 	orrcs.w	ip, ip, #2
  4041fa:	fa43 f305 	asr.w	r3, r3, r5
  4041fe:	18c0      	adds	r0, r0, r3
  404200:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  404204:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404208:	d507      	bpl.n	40421a <__adddf3+0xe6>
  40420a:	f04f 0e00 	mov.w	lr, #0
  40420e:	f1dc 0c00 	rsbs	ip, ip, #0
  404212:	eb7e 0000 	sbcs.w	r0, lr, r0
  404216:	eb6e 0101 	sbc.w	r1, lr, r1
  40421a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40421e:	d31b      	bcc.n	404258 <__adddf3+0x124>
  404220:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404224:	d30c      	bcc.n	404240 <__adddf3+0x10c>
  404226:	0849      	lsrs	r1, r1, #1
  404228:	ea5f 0030 	movs.w	r0, r0, rrx
  40422c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  404230:	f104 0401 	add.w	r4, r4, #1
  404234:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404238:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40423c:	f080 809a 	bcs.w	404374 <__adddf3+0x240>
  404240:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404244:	bf08      	it	eq
  404246:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40424a:	f150 0000 	adcs.w	r0, r0, #0
  40424e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404252:	ea41 0105 	orr.w	r1, r1, r5
  404256:	bd30      	pop	{r4, r5, pc}
  404258:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40425c:	4140      	adcs	r0, r0
  40425e:	eb41 0101 	adc.w	r1, r1, r1
  404262:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404266:	f1a4 0401 	sub.w	r4, r4, #1
  40426a:	d1e9      	bne.n	404240 <__adddf3+0x10c>
  40426c:	f091 0f00 	teq	r1, #0
  404270:	bf04      	itt	eq
  404272:	4601      	moveq	r1, r0
  404274:	2000      	moveq	r0, #0
  404276:	fab1 f381 	clz	r3, r1
  40427a:	bf08      	it	eq
  40427c:	3320      	addeq	r3, #32
  40427e:	f1a3 030b 	sub.w	r3, r3, #11
  404282:	f1b3 0220 	subs.w	r2, r3, #32
  404286:	da0c      	bge.n	4042a2 <__adddf3+0x16e>
  404288:	320c      	adds	r2, #12
  40428a:	dd08      	ble.n	40429e <__adddf3+0x16a>
  40428c:	f102 0c14 	add.w	ip, r2, #20
  404290:	f1c2 020c 	rsb	r2, r2, #12
  404294:	fa01 f00c 	lsl.w	r0, r1, ip
  404298:	fa21 f102 	lsr.w	r1, r1, r2
  40429c:	e00c      	b.n	4042b8 <__adddf3+0x184>
  40429e:	f102 0214 	add.w	r2, r2, #20
  4042a2:	bfd8      	it	le
  4042a4:	f1c2 0c20 	rsble	ip, r2, #32
  4042a8:	fa01 f102 	lsl.w	r1, r1, r2
  4042ac:	fa20 fc0c 	lsr.w	ip, r0, ip
  4042b0:	bfdc      	itt	le
  4042b2:	ea41 010c 	orrle.w	r1, r1, ip
  4042b6:	4090      	lslle	r0, r2
  4042b8:	1ae4      	subs	r4, r4, r3
  4042ba:	bfa2      	ittt	ge
  4042bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4042c0:	4329      	orrge	r1, r5
  4042c2:	bd30      	popge	{r4, r5, pc}
  4042c4:	ea6f 0404 	mvn.w	r4, r4
  4042c8:	3c1f      	subs	r4, #31
  4042ca:	da1c      	bge.n	404306 <__adddf3+0x1d2>
  4042cc:	340c      	adds	r4, #12
  4042ce:	dc0e      	bgt.n	4042ee <__adddf3+0x1ba>
  4042d0:	f104 0414 	add.w	r4, r4, #20
  4042d4:	f1c4 0220 	rsb	r2, r4, #32
  4042d8:	fa20 f004 	lsr.w	r0, r0, r4
  4042dc:	fa01 f302 	lsl.w	r3, r1, r2
  4042e0:	ea40 0003 	orr.w	r0, r0, r3
  4042e4:	fa21 f304 	lsr.w	r3, r1, r4
  4042e8:	ea45 0103 	orr.w	r1, r5, r3
  4042ec:	bd30      	pop	{r4, r5, pc}
  4042ee:	f1c4 040c 	rsb	r4, r4, #12
  4042f2:	f1c4 0220 	rsb	r2, r4, #32
  4042f6:	fa20 f002 	lsr.w	r0, r0, r2
  4042fa:	fa01 f304 	lsl.w	r3, r1, r4
  4042fe:	ea40 0003 	orr.w	r0, r0, r3
  404302:	4629      	mov	r1, r5
  404304:	bd30      	pop	{r4, r5, pc}
  404306:	fa21 f004 	lsr.w	r0, r1, r4
  40430a:	4629      	mov	r1, r5
  40430c:	bd30      	pop	{r4, r5, pc}
  40430e:	f094 0f00 	teq	r4, #0
  404312:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  404316:	bf06      	itte	eq
  404318:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40431c:	3401      	addeq	r4, #1
  40431e:	3d01      	subne	r5, #1
  404320:	e74e      	b.n	4041c0 <__adddf3+0x8c>
  404322:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404326:	bf18      	it	ne
  404328:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40432c:	d029      	beq.n	404382 <__adddf3+0x24e>
  40432e:	ea94 0f05 	teq	r4, r5
  404332:	bf08      	it	eq
  404334:	ea90 0f02 	teqeq	r0, r2
  404338:	d005      	beq.n	404346 <__adddf3+0x212>
  40433a:	ea54 0c00 	orrs.w	ip, r4, r0
  40433e:	bf04      	itt	eq
  404340:	4619      	moveq	r1, r3
  404342:	4610      	moveq	r0, r2
  404344:	bd30      	pop	{r4, r5, pc}
  404346:	ea91 0f03 	teq	r1, r3
  40434a:	bf1e      	ittt	ne
  40434c:	2100      	movne	r1, #0
  40434e:	2000      	movne	r0, #0
  404350:	bd30      	popne	{r4, r5, pc}
  404352:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  404356:	d105      	bne.n	404364 <__adddf3+0x230>
  404358:	0040      	lsls	r0, r0, #1
  40435a:	4149      	adcs	r1, r1
  40435c:	bf28      	it	cs
  40435e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  404362:	bd30      	pop	{r4, r5, pc}
  404364:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404368:	bf3c      	itt	cc
  40436a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40436e:	bd30      	popcc	{r4, r5, pc}
  404370:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404374:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404378:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40437c:	f04f 0000 	mov.w	r0, #0
  404380:	bd30      	pop	{r4, r5, pc}
  404382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404386:	bf1a      	itte	ne
  404388:	4619      	movne	r1, r3
  40438a:	4610      	movne	r0, r2
  40438c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  404390:	bf1c      	itt	ne
  404392:	460b      	movne	r3, r1
  404394:	4602      	movne	r2, r0
  404396:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40439a:	bf06      	itte	eq
  40439c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4043a0:	ea91 0f03 	teqeq	r1, r3
  4043a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4043a8:	bd30      	pop	{r4, r5, pc}
  4043aa:	bf00      	nop

004043ac <__aeabi_ui2d>:
  4043ac:	f090 0f00 	teq	r0, #0
  4043b0:	bf04      	itt	eq
  4043b2:	2100      	moveq	r1, #0
  4043b4:	4770      	bxeq	lr
  4043b6:	b530      	push	{r4, r5, lr}
  4043b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4043bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4043c0:	f04f 0500 	mov.w	r5, #0
  4043c4:	f04f 0100 	mov.w	r1, #0
  4043c8:	e750      	b.n	40426c <__adddf3+0x138>
  4043ca:	bf00      	nop

004043cc <__aeabi_i2d>:
  4043cc:	f090 0f00 	teq	r0, #0
  4043d0:	bf04      	itt	eq
  4043d2:	2100      	moveq	r1, #0
  4043d4:	4770      	bxeq	lr
  4043d6:	b530      	push	{r4, r5, lr}
  4043d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4043dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4043e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4043e4:	bf48      	it	mi
  4043e6:	4240      	negmi	r0, r0
  4043e8:	f04f 0100 	mov.w	r1, #0
  4043ec:	e73e      	b.n	40426c <__adddf3+0x138>
  4043ee:	bf00      	nop

004043f0 <__aeabi_f2d>:
  4043f0:	0042      	lsls	r2, r0, #1
  4043f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4043f6:	ea4f 0131 	mov.w	r1, r1, rrx
  4043fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4043fe:	bf1f      	itttt	ne
  404400:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  404404:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404408:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40440c:	4770      	bxne	lr
  40440e:	f092 0f00 	teq	r2, #0
  404412:	bf14      	ite	ne
  404414:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  404418:	4770      	bxeq	lr
  40441a:	b530      	push	{r4, r5, lr}
  40441c:	f44f 7460 	mov.w	r4, #896	; 0x380
  404420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404424:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404428:	e720      	b.n	40426c <__adddf3+0x138>
  40442a:	bf00      	nop

0040442c <__aeabi_ul2d>:
  40442c:	ea50 0201 	orrs.w	r2, r0, r1
  404430:	bf08      	it	eq
  404432:	4770      	bxeq	lr
  404434:	b530      	push	{r4, r5, lr}
  404436:	f04f 0500 	mov.w	r5, #0
  40443a:	e00a      	b.n	404452 <__aeabi_l2d+0x16>

0040443c <__aeabi_l2d>:
  40443c:	ea50 0201 	orrs.w	r2, r0, r1
  404440:	bf08      	it	eq
  404442:	4770      	bxeq	lr
  404444:	b530      	push	{r4, r5, lr}
  404446:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40444a:	d502      	bpl.n	404452 <__aeabi_l2d+0x16>
  40444c:	4240      	negs	r0, r0
  40444e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404452:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404456:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40445a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40445e:	f43f aedc 	beq.w	40421a <__adddf3+0xe6>
  404462:	f04f 0203 	mov.w	r2, #3
  404466:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40446a:	bf18      	it	ne
  40446c:	3203      	addne	r2, #3
  40446e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404472:	bf18      	it	ne
  404474:	3203      	addne	r2, #3
  404476:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40447a:	f1c2 0320 	rsb	r3, r2, #32
  40447e:	fa00 fc03 	lsl.w	ip, r0, r3
  404482:	fa20 f002 	lsr.w	r0, r0, r2
  404486:	fa01 fe03 	lsl.w	lr, r1, r3
  40448a:	ea40 000e 	orr.w	r0, r0, lr
  40448e:	fa21 f102 	lsr.w	r1, r1, r2
  404492:	4414      	add	r4, r2
  404494:	e6c1      	b.n	40421a <__adddf3+0xe6>
  404496:	bf00      	nop

00404498 <__aeabi_dmul>:
  404498:	b570      	push	{r4, r5, r6, lr}
  40449a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40449e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4044a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4044a6:	bf1d      	ittte	ne
  4044a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4044ac:	ea94 0f0c 	teqne	r4, ip
  4044b0:	ea95 0f0c 	teqne	r5, ip
  4044b4:	f000 f8de 	bleq	404674 <__aeabi_dmul+0x1dc>
  4044b8:	442c      	add	r4, r5
  4044ba:	ea81 0603 	eor.w	r6, r1, r3
  4044be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4044c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4044c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4044ca:	bf18      	it	ne
  4044cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4044d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4044d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4044d8:	d038      	beq.n	40454c <__aeabi_dmul+0xb4>
  4044da:	fba0 ce02 	umull	ip, lr, r0, r2
  4044de:	f04f 0500 	mov.w	r5, #0
  4044e2:	fbe1 e502 	umlal	lr, r5, r1, r2
  4044e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4044ea:	fbe0 e503 	umlal	lr, r5, r0, r3
  4044ee:	f04f 0600 	mov.w	r6, #0
  4044f2:	fbe1 5603 	umlal	r5, r6, r1, r3
  4044f6:	f09c 0f00 	teq	ip, #0
  4044fa:	bf18      	it	ne
  4044fc:	f04e 0e01 	orrne.w	lr, lr, #1
  404500:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404504:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404508:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40450c:	d204      	bcs.n	404518 <__aeabi_dmul+0x80>
  40450e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404512:	416d      	adcs	r5, r5
  404514:	eb46 0606 	adc.w	r6, r6, r6
  404518:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40451c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404520:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404524:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404528:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40452c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404530:	bf88      	it	hi
  404532:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404536:	d81e      	bhi.n	404576 <__aeabi_dmul+0xde>
  404538:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40453c:	bf08      	it	eq
  40453e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404542:	f150 0000 	adcs.w	r0, r0, #0
  404546:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40454a:	bd70      	pop	{r4, r5, r6, pc}
  40454c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404550:	ea46 0101 	orr.w	r1, r6, r1
  404554:	ea40 0002 	orr.w	r0, r0, r2
  404558:	ea81 0103 	eor.w	r1, r1, r3
  40455c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404560:	bfc2      	ittt	gt
  404562:	ebd4 050c 	rsbsgt	r5, r4, ip
  404566:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40456a:	bd70      	popgt	{r4, r5, r6, pc}
  40456c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404570:	f04f 0e00 	mov.w	lr, #0
  404574:	3c01      	subs	r4, #1
  404576:	f300 80ab 	bgt.w	4046d0 <__aeabi_dmul+0x238>
  40457a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40457e:	bfde      	ittt	le
  404580:	2000      	movle	r0, #0
  404582:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  404586:	bd70      	pople	{r4, r5, r6, pc}
  404588:	f1c4 0400 	rsb	r4, r4, #0
  40458c:	3c20      	subs	r4, #32
  40458e:	da35      	bge.n	4045fc <__aeabi_dmul+0x164>
  404590:	340c      	adds	r4, #12
  404592:	dc1b      	bgt.n	4045cc <__aeabi_dmul+0x134>
  404594:	f104 0414 	add.w	r4, r4, #20
  404598:	f1c4 0520 	rsb	r5, r4, #32
  40459c:	fa00 f305 	lsl.w	r3, r0, r5
  4045a0:	fa20 f004 	lsr.w	r0, r0, r4
  4045a4:	fa01 f205 	lsl.w	r2, r1, r5
  4045a8:	ea40 0002 	orr.w	r0, r0, r2
  4045ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4045b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4045b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4045b8:	fa21 f604 	lsr.w	r6, r1, r4
  4045bc:	eb42 0106 	adc.w	r1, r2, r6
  4045c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4045c4:	bf08      	it	eq
  4045c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4045ca:	bd70      	pop	{r4, r5, r6, pc}
  4045cc:	f1c4 040c 	rsb	r4, r4, #12
  4045d0:	f1c4 0520 	rsb	r5, r4, #32
  4045d4:	fa00 f304 	lsl.w	r3, r0, r4
  4045d8:	fa20 f005 	lsr.w	r0, r0, r5
  4045dc:	fa01 f204 	lsl.w	r2, r1, r4
  4045e0:	ea40 0002 	orr.w	r0, r0, r2
  4045e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4045e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4045ec:	f141 0100 	adc.w	r1, r1, #0
  4045f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4045f4:	bf08      	it	eq
  4045f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4045fa:	bd70      	pop	{r4, r5, r6, pc}
  4045fc:	f1c4 0520 	rsb	r5, r4, #32
  404600:	fa00 f205 	lsl.w	r2, r0, r5
  404604:	ea4e 0e02 	orr.w	lr, lr, r2
  404608:	fa20 f304 	lsr.w	r3, r0, r4
  40460c:	fa01 f205 	lsl.w	r2, r1, r5
  404610:	ea43 0302 	orr.w	r3, r3, r2
  404614:	fa21 f004 	lsr.w	r0, r1, r4
  404618:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40461c:	fa21 f204 	lsr.w	r2, r1, r4
  404620:	ea20 0002 	bic.w	r0, r0, r2
  404624:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40462c:	bf08      	it	eq
  40462e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404632:	bd70      	pop	{r4, r5, r6, pc}
  404634:	f094 0f00 	teq	r4, #0
  404638:	d10f      	bne.n	40465a <__aeabi_dmul+0x1c2>
  40463a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40463e:	0040      	lsls	r0, r0, #1
  404640:	eb41 0101 	adc.w	r1, r1, r1
  404644:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404648:	bf08      	it	eq
  40464a:	3c01      	subeq	r4, #1
  40464c:	d0f7      	beq.n	40463e <__aeabi_dmul+0x1a6>
  40464e:	ea41 0106 	orr.w	r1, r1, r6
  404652:	f095 0f00 	teq	r5, #0
  404656:	bf18      	it	ne
  404658:	4770      	bxne	lr
  40465a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40465e:	0052      	lsls	r2, r2, #1
  404660:	eb43 0303 	adc.w	r3, r3, r3
  404664:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404668:	bf08      	it	eq
  40466a:	3d01      	subeq	r5, #1
  40466c:	d0f7      	beq.n	40465e <__aeabi_dmul+0x1c6>
  40466e:	ea43 0306 	orr.w	r3, r3, r6
  404672:	4770      	bx	lr
  404674:	ea94 0f0c 	teq	r4, ip
  404678:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40467c:	bf18      	it	ne
  40467e:	ea95 0f0c 	teqne	r5, ip
  404682:	d00c      	beq.n	40469e <__aeabi_dmul+0x206>
  404684:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404688:	bf18      	it	ne
  40468a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40468e:	d1d1      	bne.n	404634 <__aeabi_dmul+0x19c>
  404690:	ea81 0103 	eor.w	r1, r1, r3
  404694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404698:	f04f 0000 	mov.w	r0, #0
  40469c:	bd70      	pop	{r4, r5, r6, pc}
  40469e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4046a2:	bf06      	itte	eq
  4046a4:	4610      	moveq	r0, r2
  4046a6:	4619      	moveq	r1, r3
  4046a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4046ac:	d019      	beq.n	4046e2 <__aeabi_dmul+0x24a>
  4046ae:	ea94 0f0c 	teq	r4, ip
  4046b2:	d102      	bne.n	4046ba <__aeabi_dmul+0x222>
  4046b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4046b8:	d113      	bne.n	4046e2 <__aeabi_dmul+0x24a>
  4046ba:	ea95 0f0c 	teq	r5, ip
  4046be:	d105      	bne.n	4046cc <__aeabi_dmul+0x234>
  4046c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4046c4:	bf1c      	itt	ne
  4046c6:	4610      	movne	r0, r2
  4046c8:	4619      	movne	r1, r3
  4046ca:	d10a      	bne.n	4046e2 <__aeabi_dmul+0x24a>
  4046cc:	ea81 0103 	eor.w	r1, r1, r3
  4046d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4046d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4046d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4046dc:	f04f 0000 	mov.w	r0, #0
  4046e0:	bd70      	pop	{r4, r5, r6, pc}
  4046e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4046e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4046ea:	bd70      	pop	{r4, r5, r6, pc}

004046ec <__aeabi_ddiv>:
  4046ec:	b570      	push	{r4, r5, r6, lr}
  4046ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4046f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4046f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4046fa:	bf1d      	ittte	ne
  4046fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404700:	ea94 0f0c 	teqne	r4, ip
  404704:	ea95 0f0c 	teqne	r5, ip
  404708:	f000 f8a7 	bleq	40485a <__aeabi_ddiv+0x16e>
  40470c:	eba4 0405 	sub.w	r4, r4, r5
  404710:	ea81 0e03 	eor.w	lr, r1, r3
  404714:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404718:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40471c:	f000 8088 	beq.w	404830 <__aeabi_ddiv+0x144>
  404720:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404724:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404728:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40472c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404730:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404734:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404738:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40473c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404740:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404744:	429d      	cmp	r5, r3
  404746:	bf08      	it	eq
  404748:	4296      	cmpeq	r6, r2
  40474a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40474e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404752:	d202      	bcs.n	40475a <__aeabi_ddiv+0x6e>
  404754:	085b      	lsrs	r3, r3, #1
  404756:	ea4f 0232 	mov.w	r2, r2, rrx
  40475a:	1ab6      	subs	r6, r6, r2
  40475c:	eb65 0503 	sbc.w	r5, r5, r3
  404760:	085b      	lsrs	r3, r3, #1
  404762:	ea4f 0232 	mov.w	r2, r2, rrx
  404766:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40476a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40476e:	ebb6 0e02 	subs.w	lr, r6, r2
  404772:	eb75 0e03 	sbcs.w	lr, r5, r3
  404776:	bf22      	ittt	cs
  404778:	1ab6      	subcs	r6, r6, r2
  40477a:	4675      	movcs	r5, lr
  40477c:	ea40 000c 	orrcs.w	r0, r0, ip
  404780:	085b      	lsrs	r3, r3, #1
  404782:	ea4f 0232 	mov.w	r2, r2, rrx
  404786:	ebb6 0e02 	subs.w	lr, r6, r2
  40478a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40478e:	bf22      	ittt	cs
  404790:	1ab6      	subcs	r6, r6, r2
  404792:	4675      	movcs	r5, lr
  404794:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404798:	085b      	lsrs	r3, r3, #1
  40479a:	ea4f 0232 	mov.w	r2, r2, rrx
  40479e:	ebb6 0e02 	subs.w	lr, r6, r2
  4047a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4047a6:	bf22      	ittt	cs
  4047a8:	1ab6      	subcs	r6, r6, r2
  4047aa:	4675      	movcs	r5, lr
  4047ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4047b0:	085b      	lsrs	r3, r3, #1
  4047b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4047b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4047ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4047be:	bf22      	ittt	cs
  4047c0:	1ab6      	subcs	r6, r6, r2
  4047c2:	4675      	movcs	r5, lr
  4047c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4047c8:	ea55 0e06 	orrs.w	lr, r5, r6
  4047cc:	d018      	beq.n	404800 <__aeabi_ddiv+0x114>
  4047ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4047d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4047d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4047da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4047de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4047e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4047e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4047ea:	d1c0      	bne.n	40476e <__aeabi_ddiv+0x82>
  4047ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4047f0:	d10b      	bne.n	40480a <__aeabi_ddiv+0x11e>
  4047f2:	ea41 0100 	orr.w	r1, r1, r0
  4047f6:	f04f 0000 	mov.w	r0, #0
  4047fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4047fe:	e7b6      	b.n	40476e <__aeabi_ddiv+0x82>
  404800:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404804:	bf04      	itt	eq
  404806:	4301      	orreq	r1, r0
  404808:	2000      	moveq	r0, #0
  40480a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40480e:	bf88      	it	hi
  404810:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404814:	f63f aeaf 	bhi.w	404576 <__aeabi_dmul+0xde>
  404818:	ebb5 0c03 	subs.w	ip, r5, r3
  40481c:	bf04      	itt	eq
  40481e:	ebb6 0c02 	subseq.w	ip, r6, r2
  404822:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404826:	f150 0000 	adcs.w	r0, r0, #0
  40482a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40482e:	bd70      	pop	{r4, r5, r6, pc}
  404830:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404834:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404838:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40483c:	bfc2      	ittt	gt
  40483e:	ebd4 050c 	rsbsgt	r5, r4, ip
  404842:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404846:	bd70      	popgt	{r4, r5, r6, pc}
  404848:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40484c:	f04f 0e00 	mov.w	lr, #0
  404850:	3c01      	subs	r4, #1
  404852:	e690      	b.n	404576 <__aeabi_dmul+0xde>
  404854:	ea45 0e06 	orr.w	lr, r5, r6
  404858:	e68d      	b.n	404576 <__aeabi_dmul+0xde>
  40485a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40485e:	ea94 0f0c 	teq	r4, ip
  404862:	bf08      	it	eq
  404864:	ea95 0f0c 	teqeq	r5, ip
  404868:	f43f af3b 	beq.w	4046e2 <__aeabi_dmul+0x24a>
  40486c:	ea94 0f0c 	teq	r4, ip
  404870:	d10a      	bne.n	404888 <__aeabi_ddiv+0x19c>
  404872:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404876:	f47f af34 	bne.w	4046e2 <__aeabi_dmul+0x24a>
  40487a:	ea95 0f0c 	teq	r5, ip
  40487e:	f47f af25 	bne.w	4046cc <__aeabi_dmul+0x234>
  404882:	4610      	mov	r0, r2
  404884:	4619      	mov	r1, r3
  404886:	e72c      	b.n	4046e2 <__aeabi_dmul+0x24a>
  404888:	ea95 0f0c 	teq	r5, ip
  40488c:	d106      	bne.n	40489c <__aeabi_ddiv+0x1b0>
  40488e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404892:	f43f aefd 	beq.w	404690 <__aeabi_dmul+0x1f8>
  404896:	4610      	mov	r0, r2
  404898:	4619      	mov	r1, r3
  40489a:	e722      	b.n	4046e2 <__aeabi_dmul+0x24a>
  40489c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4048a0:	bf18      	it	ne
  4048a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4048a6:	f47f aec5 	bne.w	404634 <__aeabi_dmul+0x19c>
  4048aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4048ae:	f47f af0d 	bne.w	4046cc <__aeabi_dmul+0x234>
  4048b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4048b6:	f47f aeeb 	bne.w	404690 <__aeabi_dmul+0x1f8>
  4048ba:	e712      	b.n	4046e2 <__aeabi_dmul+0x24a>

004048bc <__gedf2>:
  4048bc:	f04f 3cff 	mov.w	ip, #4294967295
  4048c0:	e006      	b.n	4048d0 <__cmpdf2+0x4>
  4048c2:	bf00      	nop

004048c4 <__ledf2>:
  4048c4:	f04f 0c01 	mov.w	ip, #1
  4048c8:	e002      	b.n	4048d0 <__cmpdf2+0x4>
  4048ca:	bf00      	nop

004048cc <__cmpdf2>:
  4048cc:	f04f 0c01 	mov.w	ip, #1
  4048d0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4048d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4048d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4048dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4048e0:	bf18      	it	ne
  4048e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4048e6:	d01b      	beq.n	404920 <__cmpdf2+0x54>
  4048e8:	b001      	add	sp, #4
  4048ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4048ee:	bf0c      	ite	eq
  4048f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4048f4:	ea91 0f03 	teqne	r1, r3
  4048f8:	bf02      	ittt	eq
  4048fa:	ea90 0f02 	teqeq	r0, r2
  4048fe:	2000      	moveq	r0, #0
  404900:	4770      	bxeq	lr
  404902:	f110 0f00 	cmn.w	r0, #0
  404906:	ea91 0f03 	teq	r1, r3
  40490a:	bf58      	it	pl
  40490c:	4299      	cmppl	r1, r3
  40490e:	bf08      	it	eq
  404910:	4290      	cmpeq	r0, r2
  404912:	bf2c      	ite	cs
  404914:	17d8      	asrcs	r0, r3, #31
  404916:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40491a:	f040 0001 	orr.w	r0, r0, #1
  40491e:	4770      	bx	lr
  404920:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404928:	d102      	bne.n	404930 <__cmpdf2+0x64>
  40492a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40492e:	d107      	bne.n	404940 <__cmpdf2+0x74>
  404930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404934:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404938:	d1d6      	bne.n	4048e8 <__cmpdf2+0x1c>
  40493a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40493e:	d0d3      	beq.n	4048e8 <__cmpdf2+0x1c>
  404940:	f85d 0b04 	ldr.w	r0, [sp], #4
  404944:	4770      	bx	lr
  404946:	bf00      	nop

00404948 <__aeabi_cdrcmple>:
  404948:	4684      	mov	ip, r0
  40494a:	4610      	mov	r0, r2
  40494c:	4662      	mov	r2, ip
  40494e:	468c      	mov	ip, r1
  404950:	4619      	mov	r1, r3
  404952:	4663      	mov	r3, ip
  404954:	e000      	b.n	404958 <__aeabi_cdcmpeq>
  404956:	bf00      	nop

00404958 <__aeabi_cdcmpeq>:
  404958:	b501      	push	{r0, lr}
  40495a:	f7ff ffb7 	bl	4048cc <__cmpdf2>
  40495e:	2800      	cmp	r0, #0
  404960:	bf48      	it	mi
  404962:	f110 0f00 	cmnmi.w	r0, #0
  404966:	bd01      	pop	{r0, pc}

00404968 <__aeabi_dcmpeq>:
  404968:	f84d ed08 	str.w	lr, [sp, #-8]!
  40496c:	f7ff fff4 	bl	404958 <__aeabi_cdcmpeq>
  404970:	bf0c      	ite	eq
  404972:	2001      	moveq	r0, #1
  404974:	2000      	movne	r0, #0
  404976:	f85d fb08 	ldr.w	pc, [sp], #8
  40497a:	bf00      	nop

0040497c <__aeabi_dcmplt>:
  40497c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404980:	f7ff ffea 	bl	404958 <__aeabi_cdcmpeq>
  404984:	bf34      	ite	cc
  404986:	2001      	movcc	r0, #1
  404988:	2000      	movcs	r0, #0
  40498a:	f85d fb08 	ldr.w	pc, [sp], #8
  40498e:	bf00      	nop

00404990 <__aeabi_dcmple>:
  404990:	f84d ed08 	str.w	lr, [sp, #-8]!
  404994:	f7ff ffe0 	bl	404958 <__aeabi_cdcmpeq>
  404998:	bf94      	ite	ls
  40499a:	2001      	movls	r0, #1
  40499c:	2000      	movhi	r0, #0
  40499e:	f85d fb08 	ldr.w	pc, [sp], #8
  4049a2:	bf00      	nop

004049a4 <__aeabi_dcmpge>:
  4049a4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4049a8:	f7ff ffce 	bl	404948 <__aeabi_cdrcmple>
  4049ac:	bf94      	ite	ls
  4049ae:	2001      	movls	r0, #1
  4049b0:	2000      	movhi	r0, #0
  4049b2:	f85d fb08 	ldr.w	pc, [sp], #8
  4049b6:	bf00      	nop

004049b8 <__aeabi_dcmpgt>:
  4049b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4049bc:	f7ff ffc4 	bl	404948 <__aeabi_cdrcmple>
  4049c0:	bf34      	ite	cc
  4049c2:	2001      	movcc	r0, #1
  4049c4:	2000      	movcs	r0, #0
  4049c6:	f85d fb08 	ldr.w	pc, [sp], #8
  4049ca:	bf00      	nop

004049cc <__aeabi_dcmpun>:
  4049cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4049d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4049d4:	d102      	bne.n	4049dc <__aeabi_dcmpun+0x10>
  4049d6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4049da:	d10a      	bne.n	4049f2 <__aeabi_dcmpun+0x26>
  4049dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4049e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4049e4:	d102      	bne.n	4049ec <__aeabi_dcmpun+0x20>
  4049e6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4049ea:	d102      	bne.n	4049f2 <__aeabi_dcmpun+0x26>
  4049ec:	f04f 0000 	mov.w	r0, #0
  4049f0:	4770      	bx	lr
  4049f2:	f04f 0001 	mov.w	r0, #1
  4049f6:	4770      	bx	lr

004049f8 <__aeabi_d2f>:
  4049f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4049fc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404a00:	bf24      	itt	cs
  404a02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  404a06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404a0a:	d90d      	bls.n	404a28 <__aeabi_d2f+0x30>
  404a0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404a10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  404a14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  404a18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  404a1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  404a20:	bf08      	it	eq
  404a22:	f020 0001 	biceq.w	r0, r0, #1
  404a26:	4770      	bx	lr
  404a28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  404a2c:	d121      	bne.n	404a72 <__aeabi_d2f+0x7a>
  404a2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  404a32:	bfbc      	itt	lt
  404a34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  404a38:	4770      	bxlt	lr
  404a3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404a3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  404a42:	f1c2 0218 	rsb	r2, r2, #24
  404a46:	f1c2 0c20 	rsb	ip, r2, #32
  404a4a:	fa10 f30c 	lsls.w	r3, r0, ip
  404a4e:	fa20 f002 	lsr.w	r0, r0, r2
  404a52:	bf18      	it	ne
  404a54:	f040 0001 	orrne.w	r0, r0, #1
  404a58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404a5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  404a60:	fa03 fc0c 	lsl.w	ip, r3, ip
  404a64:	ea40 000c 	orr.w	r0, r0, ip
  404a68:	fa23 f302 	lsr.w	r3, r3, r2
  404a6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404a70:	e7cc      	b.n	404a0c <__aeabi_d2f+0x14>
  404a72:	ea7f 5362 	mvns.w	r3, r2, asr #21
  404a76:	d107      	bne.n	404a88 <__aeabi_d2f+0x90>
  404a78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  404a7c:	bf1e      	ittt	ne
  404a7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  404a82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  404a86:	4770      	bxne	lr
  404a88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  404a8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  404a90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  404a94:	4770      	bx	lr
  404a96:	bf00      	nop

00404a98 <__errno>:
  404a98:	4b01      	ldr	r3, [pc, #4]	; (404aa0 <__errno+0x8>)
  404a9a:	6818      	ldr	r0, [r3, #0]
  404a9c:	4770      	bx	lr
  404a9e:	bf00      	nop
  404aa0:	20400050 	.word	0x20400050

00404aa4 <__libc_init_array>:
  404aa4:	b570      	push	{r4, r5, r6, lr}
  404aa6:	4e0f      	ldr	r6, [pc, #60]	; (404ae4 <__libc_init_array+0x40>)
  404aa8:	4d0f      	ldr	r5, [pc, #60]	; (404ae8 <__libc_init_array+0x44>)
  404aaa:	1b76      	subs	r6, r6, r5
  404aac:	10b6      	asrs	r6, r6, #2
  404aae:	bf18      	it	ne
  404ab0:	2400      	movne	r4, #0
  404ab2:	d005      	beq.n	404ac0 <__libc_init_array+0x1c>
  404ab4:	3401      	adds	r4, #1
  404ab6:	f855 3b04 	ldr.w	r3, [r5], #4
  404aba:	4798      	blx	r3
  404abc:	42a6      	cmp	r6, r4
  404abe:	d1f9      	bne.n	404ab4 <__libc_init_array+0x10>
  404ac0:	4e0a      	ldr	r6, [pc, #40]	; (404aec <__libc_init_array+0x48>)
  404ac2:	4d0b      	ldr	r5, [pc, #44]	; (404af0 <__libc_init_array+0x4c>)
  404ac4:	1b76      	subs	r6, r6, r5
  404ac6:	f003 fcc3 	bl	408450 <_init>
  404aca:	10b6      	asrs	r6, r6, #2
  404acc:	bf18      	it	ne
  404ace:	2400      	movne	r4, #0
  404ad0:	d006      	beq.n	404ae0 <__libc_init_array+0x3c>
  404ad2:	3401      	adds	r4, #1
  404ad4:	f855 3b04 	ldr.w	r3, [r5], #4
  404ad8:	4798      	blx	r3
  404ada:	42a6      	cmp	r6, r4
  404adc:	d1f9      	bne.n	404ad2 <__libc_init_array+0x2e>
  404ade:	bd70      	pop	{r4, r5, r6, pc}
  404ae0:	bd70      	pop	{r4, r5, r6, pc}
  404ae2:	bf00      	nop
  404ae4:	0040845c 	.word	0x0040845c
  404ae8:	0040845c 	.word	0x0040845c
  404aec:	00408464 	.word	0x00408464
  404af0:	0040845c 	.word	0x0040845c

00404af4 <iprintf>:
  404af4:	b40f      	push	{r0, r1, r2, r3}
  404af6:	b500      	push	{lr}
  404af8:	4907      	ldr	r1, [pc, #28]	; (404b18 <iprintf+0x24>)
  404afa:	b083      	sub	sp, #12
  404afc:	ab04      	add	r3, sp, #16
  404afe:	6808      	ldr	r0, [r1, #0]
  404b00:	f853 2b04 	ldr.w	r2, [r3], #4
  404b04:	6881      	ldr	r1, [r0, #8]
  404b06:	9301      	str	r3, [sp, #4]
  404b08:	f000 fc06 	bl	405318 <_vfiprintf_r>
  404b0c:	b003      	add	sp, #12
  404b0e:	f85d eb04 	ldr.w	lr, [sp], #4
  404b12:	b004      	add	sp, #16
  404b14:	4770      	bx	lr
  404b16:	bf00      	nop
  404b18:	20400050 	.word	0x20400050

00404b1c <malloc>:
  404b1c:	4b02      	ldr	r3, [pc, #8]	; (404b28 <malloc+0xc>)
  404b1e:	4601      	mov	r1, r0
  404b20:	6818      	ldr	r0, [r3, #0]
  404b22:	f000 b803 	b.w	404b2c <_malloc_r>
  404b26:	bf00      	nop
  404b28:	20400050 	.word	0x20400050

00404b2c <_malloc_r>:
  404b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b30:	f101 060b 	add.w	r6, r1, #11
  404b34:	2e16      	cmp	r6, #22
  404b36:	b083      	sub	sp, #12
  404b38:	4605      	mov	r5, r0
  404b3a:	f240 809e 	bls.w	404c7a <_malloc_r+0x14e>
  404b3e:	f036 0607 	bics.w	r6, r6, #7
  404b42:	f100 80bd 	bmi.w	404cc0 <_malloc_r+0x194>
  404b46:	42b1      	cmp	r1, r6
  404b48:	f200 80ba 	bhi.w	404cc0 <_malloc_r+0x194>
  404b4c:	f000 fb86 	bl	40525c <__malloc_lock>
  404b50:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404b54:	f0c0 8293 	bcc.w	40507e <_malloc_r+0x552>
  404b58:	0a73      	lsrs	r3, r6, #9
  404b5a:	f000 80b8 	beq.w	404cce <_malloc_r+0x1a2>
  404b5e:	2b04      	cmp	r3, #4
  404b60:	f200 8179 	bhi.w	404e56 <_malloc_r+0x32a>
  404b64:	09b3      	lsrs	r3, r6, #6
  404b66:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404b6a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404b6e:	00c3      	lsls	r3, r0, #3
  404b70:	4fbf      	ldr	r7, [pc, #764]	; (404e70 <_malloc_r+0x344>)
  404b72:	443b      	add	r3, r7
  404b74:	f1a3 0108 	sub.w	r1, r3, #8
  404b78:	685c      	ldr	r4, [r3, #4]
  404b7a:	42a1      	cmp	r1, r4
  404b7c:	d106      	bne.n	404b8c <_malloc_r+0x60>
  404b7e:	e00c      	b.n	404b9a <_malloc_r+0x6e>
  404b80:	2a00      	cmp	r2, #0
  404b82:	f280 80aa 	bge.w	404cda <_malloc_r+0x1ae>
  404b86:	68e4      	ldr	r4, [r4, #12]
  404b88:	42a1      	cmp	r1, r4
  404b8a:	d006      	beq.n	404b9a <_malloc_r+0x6e>
  404b8c:	6863      	ldr	r3, [r4, #4]
  404b8e:	f023 0303 	bic.w	r3, r3, #3
  404b92:	1b9a      	subs	r2, r3, r6
  404b94:	2a0f      	cmp	r2, #15
  404b96:	ddf3      	ble.n	404b80 <_malloc_r+0x54>
  404b98:	4670      	mov	r0, lr
  404b9a:	693c      	ldr	r4, [r7, #16]
  404b9c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404e84 <_malloc_r+0x358>
  404ba0:	4574      	cmp	r4, lr
  404ba2:	f000 81ab 	beq.w	404efc <_malloc_r+0x3d0>
  404ba6:	6863      	ldr	r3, [r4, #4]
  404ba8:	f023 0303 	bic.w	r3, r3, #3
  404bac:	1b9a      	subs	r2, r3, r6
  404bae:	2a0f      	cmp	r2, #15
  404bb0:	f300 8190 	bgt.w	404ed4 <_malloc_r+0x3a8>
  404bb4:	2a00      	cmp	r2, #0
  404bb6:	f8c7 e014 	str.w	lr, [r7, #20]
  404bba:	f8c7 e010 	str.w	lr, [r7, #16]
  404bbe:	f280 809d 	bge.w	404cfc <_malloc_r+0x1d0>
  404bc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404bc6:	f080 8161 	bcs.w	404e8c <_malloc_r+0x360>
  404bca:	08db      	lsrs	r3, r3, #3
  404bcc:	f103 0c01 	add.w	ip, r3, #1
  404bd0:	1099      	asrs	r1, r3, #2
  404bd2:	687a      	ldr	r2, [r7, #4]
  404bd4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404bd8:	f8c4 8008 	str.w	r8, [r4, #8]
  404bdc:	2301      	movs	r3, #1
  404bde:	408b      	lsls	r3, r1
  404be0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404be4:	4313      	orrs	r3, r2
  404be6:	3908      	subs	r1, #8
  404be8:	60e1      	str	r1, [r4, #12]
  404bea:	607b      	str	r3, [r7, #4]
  404bec:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404bf0:	f8c8 400c 	str.w	r4, [r8, #12]
  404bf4:	1082      	asrs	r2, r0, #2
  404bf6:	2401      	movs	r4, #1
  404bf8:	4094      	lsls	r4, r2
  404bfa:	429c      	cmp	r4, r3
  404bfc:	f200 808b 	bhi.w	404d16 <_malloc_r+0x1ea>
  404c00:	421c      	tst	r4, r3
  404c02:	d106      	bne.n	404c12 <_malloc_r+0xe6>
  404c04:	f020 0003 	bic.w	r0, r0, #3
  404c08:	0064      	lsls	r4, r4, #1
  404c0a:	421c      	tst	r4, r3
  404c0c:	f100 0004 	add.w	r0, r0, #4
  404c10:	d0fa      	beq.n	404c08 <_malloc_r+0xdc>
  404c12:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404c16:	46cc      	mov	ip, r9
  404c18:	4680      	mov	r8, r0
  404c1a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404c1e:	459c      	cmp	ip, r3
  404c20:	d107      	bne.n	404c32 <_malloc_r+0x106>
  404c22:	e16d      	b.n	404f00 <_malloc_r+0x3d4>
  404c24:	2a00      	cmp	r2, #0
  404c26:	f280 817b 	bge.w	404f20 <_malloc_r+0x3f4>
  404c2a:	68db      	ldr	r3, [r3, #12]
  404c2c:	459c      	cmp	ip, r3
  404c2e:	f000 8167 	beq.w	404f00 <_malloc_r+0x3d4>
  404c32:	6859      	ldr	r1, [r3, #4]
  404c34:	f021 0103 	bic.w	r1, r1, #3
  404c38:	1b8a      	subs	r2, r1, r6
  404c3a:	2a0f      	cmp	r2, #15
  404c3c:	ddf2      	ble.n	404c24 <_malloc_r+0xf8>
  404c3e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404c42:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404c46:	9300      	str	r3, [sp, #0]
  404c48:	199c      	adds	r4, r3, r6
  404c4a:	4628      	mov	r0, r5
  404c4c:	f046 0601 	orr.w	r6, r6, #1
  404c50:	f042 0501 	orr.w	r5, r2, #1
  404c54:	605e      	str	r6, [r3, #4]
  404c56:	f8c8 c00c 	str.w	ip, [r8, #12]
  404c5a:	f8cc 8008 	str.w	r8, [ip, #8]
  404c5e:	617c      	str	r4, [r7, #20]
  404c60:	613c      	str	r4, [r7, #16]
  404c62:	f8c4 e00c 	str.w	lr, [r4, #12]
  404c66:	f8c4 e008 	str.w	lr, [r4, #8]
  404c6a:	6065      	str	r5, [r4, #4]
  404c6c:	505a      	str	r2, [r3, r1]
  404c6e:	f000 fafb 	bl	405268 <__malloc_unlock>
  404c72:	9b00      	ldr	r3, [sp, #0]
  404c74:	f103 0408 	add.w	r4, r3, #8
  404c78:	e01e      	b.n	404cb8 <_malloc_r+0x18c>
  404c7a:	2910      	cmp	r1, #16
  404c7c:	d820      	bhi.n	404cc0 <_malloc_r+0x194>
  404c7e:	f000 faed 	bl	40525c <__malloc_lock>
  404c82:	2610      	movs	r6, #16
  404c84:	2318      	movs	r3, #24
  404c86:	2002      	movs	r0, #2
  404c88:	4f79      	ldr	r7, [pc, #484]	; (404e70 <_malloc_r+0x344>)
  404c8a:	443b      	add	r3, r7
  404c8c:	f1a3 0208 	sub.w	r2, r3, #8
  404c90:	685c      	ldr	r4, [r3, #4]
  404c92:	4294      	cmp	r4, r2
  404c94:	f000 813d 	beq.w	404f12 <_malloc_r+0x3e6>
  404c98:	6863      	ldr	r3, [r4, #4]
  404c9a:	68e1      	ldr	r1, [r4, #12]
  404c9c:	68a6      	ldr	r6, [r4, #8]
  404c9e:	f023 0303 	bic.w	r3, r3, #3
  404ca2:	4423      	add	r3, r4
  404ca4:	4628      	mov	r0, r5
  404ca6:	685a      	ldr	r2, [r3, #4]
  404ca8:	60f1      	str	r1, [r6, #12]
  404caa:	f042 0201 	orr.w	r2, r2, #1
  404cae:	608e      	str	r6, [r1, #8]
  404cb0:	605a      	str	r2, [r3, #4]
  404cb2:	f000 fad9 	bl	405268 <__malloc_unlock>
  404cb6:	3408      	adds	r4, #8
  404cb8:	4620      	mov	r0, r4
  404cba:	b003      	add	sp, #12
  404cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404cc0:	2400      	movs	r4, #0
  404cc2:	230c      	movs	r3, #12
  404cc4:	4620      	mov	r0, r4
  404cc6:	602b      	str	r3, [r5, #0]
  404cc8:	b003      	add	sp, #12
  404cca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404cce:	2040      	movs	r0, #64	; 0x40
  404cd0:	f44f 7300 	mov.w	r3, #512	; 0x200
  404cd4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404cd8:	e74a      	b.n	404b70 <_malloc_r+0x44>
  404cda:	4423      	add	r3, r4
  404cdc:	68e1      	ldr	r1, [r4, #12]
  404cde:	685a      	ldr	r2, [r3, #4]
  404ce0:	68a6      	ldr	r6, [r4, #8]
  404ce2:	f042 0201 	orr.w	r2, r2, #1
  404ce6:	60f1      	str	r1, [r6, #12]
  404ce8:	4628      	mov	r0, r5
  404cea:	608e      	str	r6, [r1, #8]
  404cec:	605a      	str	r2, [r3, #4]
  404cee:	f000 fabb 	bl	405268 <__malloc_unlock>
  404cf2:	3408      	adds	r4, #8
  404cf4:	4620      	mov	r0, r4
  404cf6:	b003      	add	sp, #12
  404cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404cfc:	4423      	add	r3, r4
  404cfe:	4628      	mov	r0, r5
  404d00:	685a      	ldr	r2, [r3, #4]
  404d02:	f042 0201 	orr.w	r2, r2, #1
  404d06:	605a      	str	r2, [r3, #4]
  404d08:	f000 faae 	bl	405268 <__malloc_unlock>
  404d0c:	3408      	adds	r4, #8
  404d0e:	4620      	mov	r0, r4
  404d10:	b003      	add	sp, #12
  404d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d16:	68bc      	ldr	r4, [r7, #8]
  404d18:	6863      	ldr	r3, [r4, #4]
  404d1a:	f023 0803 	bic.w	r8, r3, #3
  404d1e:	45b0      	cmp	r8, r6
  404d20:	d304      	bcc.n	404d2c <_malloc_r+0x200>
  404d22:	eba8 0306 	sub.w	r3, r8, r6
  404d26:	2b0f      	cmp	r3, #15
  404d28:	f300 8085 	bgt.w	404e36 <_malloc_r+0x30a>
  404d2c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404e88 <_malloc_r+0x35c>
  404d30:	4b50      	ldr	r3, [pc, #320]	; (404e74 <_malloc_r+0x348>)
  404d32:	f8d9 2000 	ldr.w	r2, [r9]
  404d36:	681b      	ldr	r3, [r3, #0]
  404d38:	3201      	adds	r2, #1
  404d3a:	4433      	add	r3, r6
  404d3c:	eb04 0a08 	add.w	sl, r4, r8
  404d40:	f000 8155 	beq.w	404fee <_malloc_r+0x4c2>
  404d44:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404d48:	330f      	adds	r3, #15
  404d4a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404d4e:	f02b 0b0f 	bic.w	fp, fp, #15
  404d52:	4659      	mov	r1, fp
  404d54:	4628      	mov	r0, r5
  404d56:	f000 fa8d 	bl	405274 <_sbrk_r>
  404d5a:	1c41      	adds	r1, r0, #1
  404d5c:	4602      	mov	r2, r0
  404d5e:	f000 80fc 	beq.w	404f5a <_malloc_r+0x42e>
  404d62:	4582      	cmp	sl, r0
  404d64:	f200 80f7 	bhi.w	404f56 <_malloc_r+0x42a>
  404d68:	4b43      	ldr	r3, [pc, #268]	; (404e78 <_malloc_r+0x34c>)
  404d6a:	6819      	ldr	r1, [r3, #0]
  404d6c:	4459      	add	r1, fp
  404d6e:	6019      	str	r1, [r3, #0]
  404d70:	f000 814d 	beq.w	40500e <_malloc_r+0x4e2>
  404d74:	f8d9 0000 	ldr.w	r0, [r9]
  404d78:	3001      	adds	r0, #1
  404d7a:	bf1b      	ittet	ne
  404d7c:	eba2 0a0a 	subne.w	sl, r2, sl
  404d80:	4451      	addne	r1, sl
  404d82:	f8c9 2000 	streq.w	r2, [r9]
  404d86:	6019      	strne	r1, [r3, #0]
  404d88:	f012 0107 	ands.w	r1, r2, #7
  404d8c:	f000 8115 	beq.w	404fba <_malloc_r+0x48e>
  404d90:	f1c1 0008 	rsb	r0, r1, #8
  404d94:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404d98:	4402      	add	r2, r0
  404d9a:	3108      	adds	r1, #8
  404d9c:	eb02 090b 	add.w	r9, r2, fp
  404da0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404da4:	eba1 0909 	sub.w	r9, r1, r9
  404da8:	4649      	mov	r1, r9
  404daa:	4628      	mov	r0, r5
  404dac:	9301      	str	r3, [sp, #4]
  404dae:	9200      	str	r2, [sp, #0]
  404db0:	f000 fa60 	bl	405274 <_sbrk_r>
  404db4:	1c43      	adds	r3, r0, #1
  404db6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404dba:	f000 8143 	beq.w	405044 <_malloc_r+0x518>
  404dbe:	1a80      	subs	r0, r0, r2
  404dc0:	4448      	add	r0, r9
  404dc2:	f040 0001 	orr.w	r0, r0, #1
  404dc6:	6819      	ldr	r1, [r3, #0]
  404dc8:	60ba      	str	r2, [r7, #8]
  404dca:	4449      	add	r1, r9
  404dcc:	42bc      	cmp	r4, r7
  404dce:	6050      	str	r0, [r2, #4]
  404dd0:	6019      	str	r1, [r3, #0]
  404dd2:	d017      	beq.n	404e04 <_malloc_r+0x2d8>
  404dd4:	f1b8 0f0f 	cmp.w	r8, #15
  404dd8:	f240 80fb 	bls.w	404fd2 <_malloc_r+0x4a6>
  404ddc:	6860      	ldr	r0, [r4, #4]
  404dde:	f1a8 020c 	sub.w	r2, r8, #12
  404de2:	f022 0207 	bic.w	r2, r2, #7
  404de6:	eb04 0e02 	add.w	lr, r4, r2
  404dea:	f000 0001 	and.w	r0, r0, #1
  404dee:	f04f 0c05 	mov.w	ip, #5
  404df2:	4310      	orrs	r0, r2
  404df4:	2a0f      	cmp	r2, #15
  404df6:	6060      	str	r0, [r4, #4]
  404df8:	f8ce c004 	str.w	ip, [lr, #4]
  404dfc:	f8ce c008 	str.w	ip, [lr, #8]
  404e00:	f200 8117 	bhi.w	405032 <_malloc_r+0x506>
  404e04:	4b1d      	ldr	r3, [pc, #116]	; (404e7c <_malloc_r+0x350>)
  404e06:	68bc      	ldr	r4, [r7, #8]
  404e08:	681a      	ldr	r2, [r3, #0]
  404e0a:	4291      	cmp	r1, r2
  404e0c:	bf88      	it	hi
  404e0e:	6019      	strhi	r1, [r3, #0]
  404e10:	4b1b      	ldr	r3, [pc, #108]	; (404e80 <_malloc_r+0x354>)
  404e12:	681a      	ldr	r2, [r3, #0]
  404e14:	4291      	cmp	r1, r2
  404e16:	6862      	ldr	r2, [r4, #4]
  404e18:	bf88      	it	hi
  404e1a:	6019      	strhi	r1, [r3, #0]
  404e1c:	f022 0203 	bic.w	r2, r2, #3
  404e20:	4296      	cmp	r6, r2
  404e22:	eba2 0306 	sub.w	r3, r2, r6
  404e26:	d801      	bhi.n	404e2c <_malloc_r+0x300>
  404e28:	2b0f      	cmp	r3, #15
  404e2a:	dc04      	bgt.n	404e36 <_malloc_r+0x30a>
  404e2c:	4628      	mov	r0, r5
  404e2e:	f000 fa1b 	bl	405268 <__malloc_unlock>
  404e32:	2400      	movs	r4, #0
  404e34:	e740      	b.n	404cb8 <_malloc_r+0x18c>
  404e36:	19a2      	adds	r2, r4, r6
  404e38:	f043 0301 	orr.w	r3, r3, #1
  404e3c:	f046 0601 	orr.w	r6, r6, #1
  404e40:	6066      	str	r6, [r4, #4]
  404e42:	4628      	mov	r0, r5
  404e44:	60ba      	str	r2, [r7, #8]
  404e46:	6053      	str	r3, [r2, #4]
  404e48:	f000 fa0e 	bl	405268 <__malloc_unlock>
  404e4c:	3408      	adds	r4, #8
  404e4e:	4620      	mov	r0, r4
  404e50:	b003      	add	sp, #12
  404e52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e56:	2b14      	cmp	r3, #20
  404e58:	d971      	bls.n	404f3e <_malloc_r+0x412>
  404e5a:	2b54      	cmp	r3, #84	; 0x54
  404e5c:	f200 80a3 	bhi.w	404fa6 <_malloc_r+0x47a>
  404e60:	0b33      	lsrs	r3, r6, #12
  404e62:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404e66:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404e6a:	00c3      	lsls	r3, r0, #3
  404e6c:	e680      	b.n	404b70 <_malloc_r+0x44>
  404e6e:	bf00      	nop
  404e70:	20400480 	.word	0x20400480
  404e74:	20445038 	.word	0x20445038
  404e78:	20445008 	.word	0x20445008
  404e7c:	20445030 	.word	0x20445030
  404e80:	20445034 	.word	0x20445034
  404e84:	20400488 	.word	0x20400488
  404e88:	20400888 	.word	0x20400888
  404e8c:	0a5a      	lsrs	r2, r3, #9
  404e8e:	2a04      	cmp	r2, #4
  404e90:	d95b      	bls.n	404f4a <_malloc_r+0x41e>
  404e92:	2a14      	cmp	r2, #20
  404e94:	f200 80ae 	bhi.w	404ff4 <_malloc_r+0x4c8>
  404e98:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404e9c:	00c9      	lsls	r1, r1, #3
  404e9e:	325b      	adds	r2, #91	; 0x5b
  404ea0:	eb07 0c01 	add.w	ip, r7, r1
  404ea4:	5879      	ldr	r1, [r7, r1]
  404ea6:	f1ac 0c08 	sub.w	ip, ip, #8
  404eaa:	458c      	cmp	ip, r1
  404eac:	f000 8088 	beq.w	404fc0 <_malloc_r+0x494>
  404eb0:	684a      	ldr	r2, [r1, #4]
  404eb2:	f022 0203 	bic.w	r2, r2, #3
  404eb6:	4293      	cmp	r3, r2
  404eb8:	d273      	bcs.n	404fa2 <_malloc_r+0x476>
  404eba:	6889      	ldr	r1, [r1, #8]
  404ebc:	458c      	cmp	ip, r1
  404ebe:	d1f7      	bne.n	404eb0 <_malloc_r+0x384>
  404ec0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404ec4:	687b      	ldr	r3, [r7, #4]
  404ec6:	60e2      	str	r2, [r4, #12]
  404ec8:	f8c4 c008 	str.w	ip, [r4, #8]
  404ecc:	6094      	str	r4, [r2, #8]
  404ece:	f8cc 400c 	str.w	r4, [ip, #12]
  404ed2:	e68f      	b.n	404bf4 <_malloc_r+0xc8>
  404ed4:	19a1      	adds	r1, r4, r6
  404ed6:	f046 0c01 	orr.w	ip, r6, #1
  404eda:	f042 0601 	orr.w	r6, r2, #1
  404ede:	f8c4 c004 	str.w	ip, [r4, #4]
  404ee2:	4628      	mov	r0, r5
  404ee4:	6179      	str	r1, [r7, #20]
  404ee6:	6139      	str	r1, [r7, #16]
  404ee8:	f8c1 e00c 	str.w	lr, [r1, #12]
  404eec:	f8c1 e008 	str.w	lr, [r1, #8]
  404ef0:	604e      	str	r6, [r1, #4]
  404ef2:	50e2      	str	r2, [r4, r3]
  404ef4:	f000 f9b8 	bl	405268 <__malloc_unlock>
  404ef8:	3408      	adds	r4, #8
  404efa:	e6dd      	b.n	404cb8 <_malloc_r+0x18c>
  404efc:	687b      	ldr	r3, [r7, #4]
  404efe:	e679      	b.n	404bf4 <_malloc_r+0xc8>
  404f00:	f108 0801 	add.w	r8, r8, #1
  404f04:	f018 0f03 	tst.w	r8, #3
  404f08:	f10c 0c08 	add.w	ip, ip, #8
  404f0c:	f47f ae85 	bne.w	404c1a <_malloc_r+0xee>
  404f10:	e02d      	b.n	404f6e <_malloc_r+0x442>
  404f12:	68dc      	ldr	r4, [r3, #12]
  404f14:	42a3      	cmp	r3, r4
  404f16:	bf08      	it	eq
  404f18:	3002      	addeq	r0, #2
  404f1a:	f43f ae3e 	beq.w	404b9a <_malloc_r+0x6e>
  404f1e:	e6bb      	b.n	404c98 <_malloc_r+0x16c>
  404f20:	4419      	add	r1, r3
  404f22:	461c      	mov	r4, r3
  404f24:	684a      	ldr	r2, [r1, #4]
  404f26:	68db      	ldr	r3, [r3, #12]
  404f28:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404f2c:	f042 0201 	orr.w	r2, r2, #1
  404f30:	604a      	str	r2, [r1, #4]
  404f32:	4628      	mov	r0, r5
  404f34:	60f3      	str	r3, [r6, #12]
  404f36:	609e      	str	r6, [r3, #8]
  404f38:	f000 f996 	bl	405268 <__malloc_unlock>
  404f3c:	e6bc      	b.n	404cb8 <_malloc_r+0x18c>
  404f3e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404f42:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404f46:	00c3      	lsls	r3, r0, #3
  404f48:	e612      	b.n	404b70 <_malloc_r+0x44>
  404f4a:	099a      	lsrs	r2, r3, #6
  404f4c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404f50:	00c9      	lsls	r1, r1, #3
  404f52:	3238      	adds	r2, #56	; 0x38
  404f54:	e7a4      	b.n	404ea0 <_malloc_r+0x374>
  404f56:	42bc      	cmp	r4, r7
  404f58:	d054      	beq.n	405004 <_malloc_r+0x4d8>
  404f5a:	68bc      	ldr	r4, [r7, #8]
  404f5c:	6862      	ldr	r2, [r4, #4]
  404f5e:	f022 0203 	bic.w	r2, r2, #3
  404f62:	e75d      	b.n	404e20 <_malloc_r+0x2f4>
  404f64:	f859 3908 	ldr.w	r3, [r9], #-8
  404f68:	4599      	cmp	r9, r3
  404f6a:	f040 8086 	bne.w	40507a <_malloc_r+0x54e>
  404f6e:	f010 0f03 	tst.w	r0, #3
  404f72:	f100 30ff 	add.w	r0, r0, #4294967295
  404f76:	d1f5      	bne.n	404f64 <_malloc_r+0x438>
  404f78:	687b      	ldr	r3, [r7, #4]
  404f7a:	ea23 0304 	bic.w	r3, r3, r4
  404f7e:	607b      	str	r3, [r7, #4]
  404f80:	0064      	lsls	r4, r4, #1
  404f82:	429c      	cmp	r4, r3
  404f84:	f63f aec7 	bhi.w	404d16 <_malloc_r+0x1ea>
  404f88:	2c00      	cmp	r4, #0
  404f8a:	f43f aec4 	beq.w	404d16 <_malloc_r+0x1ea>
  404f8e:	421c      	tst	r4, r3
  404f90:	4640      	mov	r0, r8
  404f92:	f47f ae3e 	bne.w	404c12 <_malloc_r+0xe6>
  404f96:	0064      	lsls	r4, r4, #1
  404f98:	421c      	tst	r4, r3
  404f9a:	f100 0004 	add.w	r0, r0, #4
  404f9e:	d0fa      	beq.n	404f96 <_malloc_r+0x46a>
  404fa0:	e637      	b.n	404c12 <_malloc_r+0xe6>
  404fa2:	468c      	mov	ip, r1
  404fa4:	e78c      	b.n	404ec0 <_malloc_r+0x394>
  404fa6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404faa:	d815      	bhi.n	404fd8 <_malloc_r+0x4ac>
  404fac:	0bf3      	lsrs	r3, r6, #15
  404fae:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404fb2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404fb6:	00c3      	lsls	r3, r0, #3
  404fb8:	e5da      	b.n	404b70 <_malloc_r+0x44>
  404fba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404fbe:	e6ed      	b.n	404d9c <_malloc_r+0x270>
  404fc0:	687b      	ldr	r3, [r7, #4]
  404fc2:	1092      	asrs	r2, r2, #2
  404fc4:	2101      	movs	r1, #1
  404fc6:	fa01 f202 	lsl.w	r2, r1, r2
  404fca:	4313      	orrs	r3, r2
  404fcc:	607b      	str	r3, [r7, #4]
  404fce:	4662      	mov	r2, ip
  404fd0:	e779      	b.n	404ec6 <_malloc_r+0x39a>
  404fd2:	2301      	movs	r3, #1
  404fd4:	6053      	str	r3, [r2, #4]
  404fd6:	e729      	b.n	404e2c <_malloc_r+0x300>
  404fd8:	f240 5254 	movw	r2, #1364	; 0x554
  404fdc:	4293      	cmp	r3, r2
  404fde:	d822      	bhi.n	405026 <_malloc_r+0x4fa>
  404fe0:	0cb3      	lsrs	r3, r6, #18
  404fe2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404fe6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404fea:	00c3      	lsls	r3, r0, #3
  404fec:	e5c0      	b.n	404b70 <_malloc_r+0x44>
  404fee:	f103 0b10 	add.w	fp, r3, #16
  404ff2:	e6ae      	b.n	404d52 <_malloc_r+0x226>
  404ff4:	2a54      	cmp	r2, #84	; 0x54
  404ff6:	d829      	bhi.n	40504c <_malloc_r+0x520>
  404ff8:	0b1a      	lsrs	r2, r3, #12
  404ffa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404ffe:	00c9      	lsls	r1, r1, #3
  405000:	326e      	adds	r2, #110	; 0x6e
  405002:	e74d      	b.n	404ea0 <_malloc_r+0x374>
  405004:	4b20      	ldr	r3, [pc, #128]	; (405088 <_malloc_r+0x55c>)
  405006:	6819      	ldr	r1, [r3, #0]
  405008:	4459      	add	r1, fp
  40500a:	6019      	str	r1, [r3, #0]
  40500c:	e6b2      	b.n	404d74 <_malloc_r+0x248>
  40500e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405012:	2800      	cmp	r0, #0
  405014:	f47f aeae 	bne.w	404d74 <_malloc_r+0x248>
  405018:	eb08 030b 	add.w	r3, r8, fp
  40501c:	68ba      	ldr	r2, [r7, #8]
  40501e:	f043 0301 	orr.w	r3, r3, #1
  405022:	6053      	str	r3, [r2, #4]
  405024:	e6ee      	b.n	404e04 <_malloc_r+0x2d8>
  405026:	207f      	movs	r0, #127	; 0x7f
  405028:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40502c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405030:	e59e      	b.n	404b70 <_malloc_r+0x44>
  405032:	f104 0108 	add.w	r1, r4, #8
  405036:	4628      	mov	r0, r5
  405038:	9300      	str	r3, [sp, #0]
  40503a:	f001 fa89 	bl	406550 <_free_r>
  40503e:	9b00      	ldr	r3, [sp, #0]
  405040:	6819      	ldr	r1, [r3, #0]
  405042:	e6df      	b.n	404e04 <_malloc_r+0x2d8>
  405044:	2001      	movs	r0, #1
  405046:	f04f 0900 	mov.w	r9, #0
  40504a:	e6bc      	b.n	404dc6 <_malloc_r+0x29a>
  40504c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405050:	d805      	bhi.n	40505e <_malloc_r+0x532>
  405052:	0bda      	lsrs	r2, r3, #15
  405054:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405058:	00c9      	lsls	r1, r1, #3
  40505a:	3277      	adds	r2, #119	; 0x77
  40505c:	e720      	b.n	404ea0 <_malloc_r+0x374>
  40505e:	f240 5154 	movw	r1, #1364	; 0x554
  405062:	428a      	cmp	r2, r1
  405064:	d805      	bhi.n	405072 <_malloc_r+0x546>
  405066:	0c9a      	lsrs	r2, r3, #18
  405068:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40506c:	00c9      	lsls	r1, r1, #3
  40506e:	327c      	adds	r2, #124	; 0x7c
  405070:	e716      	b.n	404ea0 <_malloc_r+0x374>
  405072:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405076:	227e      	movs	r2, #126	; 0x7e
  405078:	e712      	b.n	404ea0 <_malloc_r+0x374>
  40507a:	687b      	ldr	r3, [r7, #4]
  40507c:	e780      	b.n	404f80 <_malloc_r+0x454>
  40507e:	08f0      	lsrs	r0, r6, #3
  405080:	f106 0308 	add.w	r3, r6, #8
  405084:	e600      	b.n	404c88 <_malloc_r+0x15c>
  405086:	bf00      	nop
  405088:	20445008 	.word	0x20445008

0040508c <memcpy>:
  40508c:	4684      	mov	ip, r0
  40508e:	ea41 0300 	orr.w	r3, r1, r0
  405092:	f013 0303 	ands.w	r3, r3, #3
  405096:	d16d      	bne.n	405174 <memcpy+0xe8>
  405098:	3a40      	subs	r2, #64	; 0x40
  40509a:	d341      	bcc.n	405120 <memcpy+0x94>
  40509c:	f851 3b04 	ldr.w	r3, [r1], #4
  4050a0:	f840 3b04 	str.w	r3, [r0], #4
  4050a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4050a8:	f840 3b04 	str.w	r3, [r0], #4
  4050ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4050b0:	f840 3b04 	str.w	r3, [r0], #4
  4050b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4050b8:	f840 3b04 	str.w	r3, [r0], #4
  4050bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4050c0:	f840 3b04 	str.w	r3, [r0], #4
  4050c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4050c8:	f840 3b04 	str.w	r3, [r0], #4
  4050cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4050d0:	f840 3b04 	str.w	r3, [r0], #4
  4050d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4050d8:	f840 3b04 	str.w	r3, [r0], #4
  4050dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4050e0:	f840 3b04 	str.w	r3, [r0], #4
  4050e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4050e8:	f840 3b04 	str.w	r3, [r0], #4
  4050ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4050f0:	f840 3b04 	str.w	r3, [r0], #4
  4050f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4050f8:	f840 3b04 	str.w	r3, [r0], #4
  4050fc:	f851 3b04 	ldr.w	r3, [r1], #4
  405100:	f840 3b04 	str.w	r3, [r0], #4
  405104:	f851 3b04 	ldr.w	r3, [r1], #4
  405108:	f840 3b04 	str.w	r3, [r0], #4
  40510c:	f851 3b04 	ldr.w	r3, [r1], #4
  405110:	f840 3b04 	str.w	r3, [r0], #4
  405114:	f851 3b04 	ldr.w	r3, [r1], #4
  405118:	f840 3b04 	str.w	r3, [r0], #4
  40511c:	3a40      	subs	r2, #64	; 0x40
  40511e:	d2bd      	bcs.n	40509c <memcpy+0x10>
  405120:	3230      	adds	r2, #48	; 0x30
  405122:	d311      	bcc.n	405148 <memcpy+0xbc>
  405124:	f851 3b04 	ldr.w	r3, [r1], #4
  405128:	f840 3b04 	str.w	r3, [r0], #4
  40512c:	f851 3b04 	ldr.w	r3, [r1], #4
  405130:	f840 3b04 	str.w	r3, [r0], #4
  405134:	f851 3b04 	ldr.w	r3, [r1], #4
  405138:	f840 3b04 	str.w	r3, [r0], #4
  40513c:	f851 3b04 	ldr.w	r3, [r1], #4
  405140:	f840 3b04 	str.w	r3, [r0], #4
  405144:	3a10      	subs	r2, #16
  405146:	d2ed      	bcs.n	405124 <memcpy+0x98>
  405148:	320c      	adds	r2, #12
  40514a:	d305      	bcc.n	405158 <memcpy+0xcc>
  40514c:	f851 3b04 	ldr.w	r3, [r1], #4
  405150:	f840 3b04 	str.w	r3, [r0], #4
  405154:	3a04      	subs	r2, #4
  405156:	d2f9      	bcs.n	40514c <memcpy+0xc0>
  405158:	3204      	adds	r2, #4
  40515a:	d008      	beq.n	40516e <memcpy+0xe2>
  40515c:	07d2      	lsls	r2, r2, #31
  40515e:	bf1c      	itt	ne
  405160:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405164:	f800 3b01 	strbne.w	r3, [r0], #1
  405168:	d301      	bcc.n	40516e <memcpy+0xe2>
  40516a:	880b      	ldrh	r3, [r1, #0]
  40516c:	8003      	strh	r3, [r0, #0]
  40516e:	4660      	mov	r0, ip
  405170:	4770      	bx	lr
  405172:	bf00      	nop
  405174:	2a08      	cmp	r2, #8
  405176:	d313      	bcc.n	4051a0 <memcpy+0x114>
  405178:	078b      	lsls	r3, r1, #30
  40517a:	d08d      	beq.n	405098 <memcpy+0xc>
  40517c:	f010 0303 	ands.w	r3, r0, #3
  405180:	d08a      	beq.n	405098 <memcpy+0xc>
  405182:	f1c3 0304 	rsb	r3, r3, #4
  405186:	1ad2      	subs	r2, r2, r3
  405188:	07db      	lsls	r3, r3, #31
  40518a:	bf1c      	itt	ne
  40518c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405190:	f800 3b01 	strbne.w	r3, [r0], #1
  405194:	d380      	bcc.n	405098 <memcpy+0xc>
  405196:	f831 3b02 	ldrh.w	r3, [r1], #2
  40519a:	f820 3b02 	strh.w	r3, [r0], #2
  40519e:	e77b      	b.n	405098 <memcpy+0xc>
  4051a0:	3a04      	subs	r2, #4
  4051a2:	d3d9      	bcc.n	405158 <memcpy+0xcc>
  4051a4:	3a01      	subs	r2, #1
  4051a6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4051aa:	f800 3b01 	strb.w	r3, [r0], #1
  4051ae:	d2f9      	bcs.n	4051a4 <memcpy+0x118>
  4051b0:	780b      	ldrb	r3, [r1, #0]
  4051b2:	7003      	strb	r3, [r0, #0]
  4051b4:	784b      	ldrb	r3, [r1, #1]
  4051b6:	7043      	strb	r3, [r0, #1]
  4051b8:	788b      	ldrb	r3, [r1, #2]
  4051ba:	7083      	strb	r3, [r0, #2]
  4051bc:	4660      	mov	r0, ip
  4051be:	4770      	bx	lr

004051c0 <memset>:
  4051c0:	b470      	push	{r4, r5, r6}
  4051c2:	0786      	lsls	r6, r0, #30
  4051c4:	d046      	beq.n	405254 <memset+0x94>
  4051c6:	1e54      	subs	r4, r2, #1
  4051c8:	2a00      	cmp	r2, #0
  4051ca:	d041      	beq.n	405250 <memset+0x90>
  4051cc:	b2ca      	uxtb	r2, r1
  4051ce:	4603      	mov	r3, r0
  4051d0:	e002      	b.n	4051d8 <memset+0x18>
  4051d2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4051d6:	d33b      	bcc.n	405250 <memset+0x90>
  4051d8:	f803 2b01 	strb.w	r2, [r3], #1
  4051dc:	079d      	lsls	r5, r3, #30
  4051de:	d1f8      	bne.n	4051d2 <memset+0x12>
  4051e0:	2c03      	cmp	r4, #3
  4051e2:	d92e      	bls.n	405242 <memset+0x82>
  4051e4:	b2cd      	uxtb	r5, r1
  4051e6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4051ea:	2c0f      	cmp	r4, #15
  4051ec:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4051f0:	d919      	bls.n	405226 <memset+0x66>
  4051f2:	f103 0210 	add.w	r2, r3, #16
  4051f6:	4626      	mov	r6, r4
  4051f8:	3e10      	subs	r6, #16
  4051fa:	2e0f      	cmp	r6, #15
  4051fc:	f842 5c10 	str.w	r5, [r2, #-16]
  405200:	f842 5c0c 	str.w	r5, [r2, #-12]
  405204:	f842 5c08 	str.w	r5, [r2, #-8]
  405208:	f842 5c04 	str.w	r5, [r2, #-4]
  40520c:	f102 0210 	add.w	r2, r2, #16
  405210:	d8f2      	bhi.n	4051f8 <memset+0x38>
  405212:	f1a4 0210 	sub.w	r2, r4, #16
  405216:	f022 020f 	bic.w	r2, r2, #15
  40521a:	f004 040f 	and.w	r4, r4, #15
  40521e:	3210      	adds	r2, #16
  405220:	2c03      	cmp	r4, #3
  405222:	4413      	add	r3, r2
  405224:	d90d      	bls.n	405242 <memset+0x82>
  405226:	461e      	mov	r6, r3
  405228:	4622      	mov	r2, r4
  40522a:	3a04      	subs	r2, #4
  40522c:	2a03      	cmp	r2, #3
  40522e:	f846 5b04 	str.w	r5, [r6], #4
  405232:	d8fa      	bhi.n	40522a <memset+0x6a>
  405234:	1f22      	subs	r2, r4, #4
  405236:	f022 0203 	bic.w	r2, r2, #3
  40523a:	3204      	adds	r2, #4
  40523c:	4413      	add	r3, r2
  40523e:	f004 0403 	and.w	r4, r4, #3
  405242:	b12c      	cbz	r4, 405250 <memset+0x90>
  405244:	b2c9      	uxtb	r1, r1
  405246:	441c      	add	r4, r3
  405248:	f803 1b01 	strb.w	r1, [r3], #1
  40524c:	429c      	cmp	r4, r3
  40524e:	d1fb      	bne.n	405248 <memset+0x88>
  405250:	bc70      	pop	{r4, r5, r6}
  405252:	4770      	bx	lr
  405254:	4614      	mov	r4, r2
  405256:	4603      	mov	r3, r0
  405258:	e7c2      	b.n	4051e0 <memset+0x20>
  40525a:	bf00      	nop

0040525c <__malloc_lock>:
  40525c:	4801      	ldr	r0, [pc, #4]	; (405264 <__malloc_lock+0x8>)
  40525e:	f001 bc11 	b.w	406a84 <__retarget_lock_acquire_recursive>
  405262:	bf00      	nop
  405264:	2044a8a0 	.word	0x2044a8a0

00405268 <__malloc_unlock>:
  405268:	4801      	ldr	r0, [pc, #4]	; (405270 <__malloc_unlock+0x8>)
  40526a:	f001 bc0d 	b.w	406a88 <__retarget_lock_release_recursive>
  40526e:	bf00      	nop
  405270:	2044a8a0 	.word	0x2044a8a0

00405274 <_sbrk_r>:
  405274:	b538      	push	{r3, r4, r5, lr}
  405276:	4c07      	ldr	r4, [pc, #28]	; (405294 <_sbrk_r+0x20>)
  405278:	2300      	movs	r3, #0
  40527a:	4605      	mov	r5, r0
  40527c:	4608      	mov	r0, r1
  40527e:	6023      	str	r3, [r4, #0]
  405280:	f7fd f954 	bl	40252c <_sbrk>
  405284:	1c43      	adds	r3, r0, #1
  405286:	d000      	beq.n	40528a <_sbrk_r+0x16>
  405288:	bd38      	pop	{r3, r4, r5, pc}
  40528a:	6823      	ldr	r3, [r4, #0]
  40528c:	2b00      	cmp	r3, #0
  40528e:	d0fb      	beq.n	405288 <_sbrk_r+0x14>
  405290:	602b      	str	r3, [r5, #0]
  405292:	bd38      	pop	{r3, r4, r5, pc}
  405294:	2044a8b4 	.word	0x2044a8b4

00405298 <__sprint_r.part.0>:
  405298:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40529c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40529e:	049c      	lsls	r4, r3, #18
  4052a0:	4693      	mov	fp, r2
  4052a2:	d52f      	bpl.n	405304 <__sprint_r.part.0+0x6c>
  4052a4:	6893      	ldr	r3, [r2, #8]
  4052a6:	6812      	ldr	r2, [r2, #0]
  4052a8:	b353      	cbz	r3, 405300 <__sprint_r.part.0+0x68>
  4052aa:	460e      	mov	r6, r1
  4052ac:	4607      	mov	r7, r0
  4052ae:	f102 0908 	add.w	r9, r2, #8
  4052b2:	e919 0420 	ldmdb	r9, {r5, sl}
  4052b6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4052ba:	d017      	beq.n	4052ec <__sprint_r.part.0+0x54>
  4052bc:	3d04      	subs	r5, #4
  4052be:	2400      	movs	r4, #0
  4052c0:	e001      	b.n	4052c6 <__sprint_r.part.0+0x2e>
  4052c2:	45a0      	cmp	r8, r4
  4052c4:	d010      	beq.n	4052e8 <__sprint_r.part.0+0x50>
  4052c6:	4632      	mov	r2, r6
  4052c8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4052cc:	4638      	mov	r0, r7
  4052ce:	f001 f8bb 	bl	406448 <_fputwc_r>
  4052d2:	1c43      	adds	r3, r0, #1
  4052d4:	f104 0401 	add.w	r4, r4, #1
  4052d8:	d1f3      	bne.n	4052c2 <__sprint_r.part.0+0x2a>
  4052da:	2300      	movs	r3, #0
  4052dc:	f8cb 3008 	str.w	r3, [fp, #8]
  4052e0:	f8cb 3004 	str.w	r3, [fp, #4]
  4052e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052e8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4052ec:	f02a 0a03 	bic.w	sl, sl, #3
  4052f0:	eba3 030a 	sub.w	r3, r3, sl
  4052f4:	f8cb 3008 	str.w	r3, [fp, #8]
  4052f8:	f109 0908 	add.w	r9, r9, #8
  4052fc:	2b00      	cmp	r3, #0
  4052fe:	d1d8      	bne.n	4052b2 <__sprint_r.part.0+0x1a>
  405300:	2000      	movs	r0, #0
  405302:	e7ea      	b.n	4052da <__sprint_r.part.0+0x42>
  405304:	f001 fa0a 	bl	40671c <__sfvwrite_r>
  405308:	2300      	movs	r3, #0
  40530a:	f8cb 3008 	str.w	r3, [fp, #8]
  40530e:	f8cb 3004 	str.w	r3, [fp, #4]
  405312:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405316:	bf00      	nop

00405318 <_vfiprintf_r>:
  405318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40531c:	b0ad      	sub	sp, #180	; 0xb4
  40531e:	461d      	mov	r5, r3
  405320:	468b      	mov	fp, r1
  405322:	4690      	mov	r8, r2
  405324:	9307      	str	r3, [sp, #28]
  405326:	9006      	str	r0, [sp, #24]
  405328:	b118      	cbz	r0, 405332 <_vfiprintf_r+0x1a>
  40532a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40532c:	2b00      	cmp	r3, #0
  40532e:	f000 80f3 	beq.w	405518 <_vfiprintf_r+0x200>
  405332:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405336:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40533a:	07df      	lsls	r7, r3, #31
  40533c:	b281      	uxth	r1, r0
  40533e:	d402      	bmi.n	405346 <_vfiprintf_r+0x2e>
  405340:	058e      	lsls	r6, r1, #22
  405342:	f140 80fc 	bpl.w	40553e <_vfiprintf_r+0x226>
  405346:	048c      	lsls	r4, r1, #18
  405348:	d40a      	bmi.n	405360 <_vfiprintf_r+0x48>
  40534a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40534e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  405352:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405356:	f8ab 100c 	strh.w	r1, [fp, #12]
  40535a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40535e:	b289      	uxth	r1, r1
  405360:	0708      	lsls	r0, r1, #28
  405362:	f140 80b3 	bpl.w	4054cc <_vfiprintf_r+0x1b4>
  405366:	f8db 3010 	ldr.w	r3, [fp, #16]
  40536a:	2b00      	cmp	r3, #0
  40536c:	f000 80ae 	beq.w	4054cc <_vfiprintf_r+0x1b4>
  405370:	f001 031a 	and.w	r3, r1, #26
  405374:	2b0a      	cmp	r3, #10
  405376:	f000 80b5 	beq.w	4054e4 <_vfiprintf_r+0x1cc>
  40537a:	2300      	movs	r3, #0
  40537c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  405380:	930b      	str	r3, [sp, #44]	; 0x2c
  405382:	9311      	str	r3, [sp, #68]	; 0x44
  405384:	9310      	str	r3, [sp, #64]	; 0x40
  405386:	9303      	str	r3, [sp, #12]
  405388:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40538c:	46ca      	mov	sl, r9
  40538e:	f8cd b010 	str.w	fp, [sp, #16]
  405392:	f898 3000 	ldrb.w	r3, [r8]
  405396:	4644      	mov	r4, r8
  405398:	b1fb      	cbz	r3, 4053da <_vfiprintf_r+0xc2>
  40539a:	2b25      	cmp	r3, #37	; 0x25
  40539c:	d102      	bne.n	4053a4 <_vfiprintf_r+0x8c>
  40539e:	e01c      	b.n	4053da <_vfiprintf_r+0xc2>
  4053a0:	2b25      	cmp	r3, #37	; 0x25
  4053a2:	d003      	beq.n	4053ac <_vfiprintf_r+0x94>
  4053a4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4053a8:	2b00      	cmp	r3, #0
  4053aa:	d1f9      	bne.n	4053a0 <_vfiprintf_r+0x88>
  4053ac:	eba4 0508 	sub.w	r5, r4, r8
  4053b0:	b19d      	cbz	r5, 4053da <_vfiprintf_r+0xc2>
  4053b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4053b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053b6:	f8ca 8000 	str.w	r8, [sl]
  4053ba:	3301      	adds	r3, #1
  4053bc:	442a      	add	r2, r5
  4053be:	2b07      	cmp	r3, #7
  4053c0:	f8ca 5004 	str.w	r5, [sl, #4]
  4053c4:	9211      	str	r2, [sp, #68]	; 0x44
  4053c6:	9310      	str	r3, [sp, #64]	; 0x40
  4053c8:	dd7a      	ble.n	4054c0 <_vfiprintf_r+0x1a8>
  4053ca:	2a00      	cmp	r2, #0
  4053cc:	f040 84b0 	bne.w	405d30 <_vfiprintf_r+0xa18>
  4053d0:	9b03      	ldr	r3, [sp, #12]
  4053d2:	9210      	str	r2, [sp, #64]	; 0x40
  4053d4:	442b      	add	r3, r5
  4053d6:	46ca      	mov	sl, r9
  4053d8:	9303      	str	r3, [sp, #12]
  4053da:	7823      	ldrb	r3, [r4, #0]
  4053dc:	2b00      	cmp	r3, #0
  4053de:	f000 83e0 	beq.w	405ba2 <_vfiprintf_r+0x88a>
  4053e2:	2000      	movs	r0, #0
  4053e4:	f04f 0300 	mov.w	r3, #0
  4053e8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4053ec:	f104 0801 	add.w	r8, r4, #1
  4053f0:	7862      	ldrb	r2, [r4, #1]
  4053f2:	4605      	mov	r5, r0
  4053f4:	4606      	mov	r6, r0
  4053f6:	4603      	mov	r3, r0
  4053f8:	f04f 34ff 	mov.w	r4, #4294967295
  4053fc:	f108 0801 	add.w	r8, r8, #1
  405400:	f1a2 0120 	sub.w	r1, r2, #32
  405404:	2958      	cmp	r1, #88	; 0x58
  405406:	f200 82de 	bhi.w	4059c6 <_vfiprintf_r+0x6ae>
  40540a:	e8df f011 	tbh	[pc, r1, lsl #1]
  40540e:	0221      	.short	0x0221
  405410:	02dc02dc 	.word	0x02dc02dc
  405414:	02dc0229 	.word	0x02dc0229
  405418:	02dc02dc 	.word	0x02dc02dc
  40541c:	02dc02dc 	.word	0x02dc02dc
  405420:	028902dc 	.word	0x028902dc
  405424:	02dc0295 	.word	0x02dc0295
  405428:	02bd00a2 	.word	0x02bd00a2
  40542c:	019f02dc 	.word	0x019f02dc
  405430:	01a401a4 	.word	0x01a401a4
  405434:	01a401a4 	.word	0x01a401a4
  405438:	01a401a4 	.word	0x01a401a4
  40543c:	01a401a4 	.word	0x01a401a4
  405440:	02dc01a4 	.word	0x02dc01a4
  405444:	02dc02dc 	.word	0x02dc02dc
  405448:	02dc02dc 	.word	0x02dc02dc
  40544c:	02dc02dc 	.word	0x02dc02dc
  405450:	02dc02dc 	.word	0x02dc02dc
  405454:	01b202dc 	.word	0x01b202dc
  405458:	02dc02dc 	.word	0x02dc02dc
  40545c:	02dc02dc 	.word	0x02dc02dc
  405460:	02dc02dc 	.word	0x02dc02dc
  405464:	02dc02dc 	.word	0x02dc02dc
  405468:	02dc02dc 	.word	0x02dc02dc
  40546c:	02dc0197 	.word	0x02dc0197
  405470:	02dc02dc 	.word	0x02dc02dc
  405474:	02dc02dc 	.word	0x02dc02dc
  405478:	02dc019b 	.word	0x02dc019b
  40547c:	025302dc 	.word	0x025302dc
  405480:	02dc02dc 	.word	0x02dc02dc
  405484:	02dc02dc 	.word	0x02dc02dc
  405488:	02dc02dc 	.word	0x02dc02dc
  40548c:	02dc02dc 	.word	0x02dc02dc
  405490:	02dc02dc 	.word	0x02dc02dc
  405494:	021b025a 	.word	0x021b025a
  405498:	02dc02dc 	.word	0x02dc02dc
  40549c:	026e02dc 	.word	0x026e02dc
  4054a0:	02dc021b 	.word	0x02dc021b
  4054a4:	027302dc 	.word	0x027302dc
  4054a8:	01f502dc 	.word	0x01f502dc
  4054ac:	02090182 	.word	0x02090182
  4054b0:	02dc02d7 	.word	0x02dc02d7
  4054b4:	02dc029a 	.word	0x02dc029a
  4054b8:	02dc00a7 	.word	0x02dc00a7
  4054bc:	022e02dc 	.word	0x022e02dc
  4054c0:	f10a 0a08 	add.w	sl, sl, #8
  4054c4:	9b03      	ldr	r3, [sp, #12]
  4054c6:	442b      	add	r3, r5
  4054c8:	9303      	str	r3, [sp, #12]
  4054ca:	e786      	b.n	4053da <_vfiprintf_r+0xc2>
  4054cc:	4659      	mov	r1, fp
  4054ce:	9806      	ldr	r0, [sp, #24]
  4054d0:	f000 fdac 	bl	40602c <__swsetup_r>
  4054d4:	bb18      	cbnz	r0, 40551e <_vfiprintf_r+0x206>
  4054d6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4054da:	f001 031a 	and.w	r3, r1, #26
  4054de:	2b0a      	cmp	r3, #10
  4054e0:	f47f af4b 	bne.w	40537a <_vfiprintf_r+0x62>
  4054e4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4054e8:	2b00      	cmp	r3, #0
  4054ea:	f6ff af46 	blt.w	40537a <_vfiprintf_r+0x62>
  4054ee:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4054f2:	07db      	lsls	r3, r3, #31
  4054f4:	d405      	bmi.n	405502 <_vfiprintf_r+0x1ea>
  4054f6:	058f      	lsls	r7, r1, #22
  4054f8:	d403      	bmi.n	405502 <_vfiprintf_r+0x1ea>
  4054fa:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4054fe:	f001 fac3 	bl	406a88 <__retarget_lock_release_recursive>
  405502:	462b      	mov	r3, r5
  405504:	4642      	mov	r2, r8
  405506:	4659      	mov	r1, fp
  405508:	9806      	ldr	r0, [sp, #24]
  40550a:	f000 fd4d 	bl	405fa8 <__sbprintf>
  40550e:	9003      	str	r0, [sp, #12]
  405510:	9803      	ldr	r0, [sp, #12]
  405512:	b02d      	add	sp, #180	; 0xb4
  405514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405518:	f000 fef4 	bl	406304 <__sinit>
  40551c:	e709      	b.n	405332 <_vfiprintf_r+0x1a>
  40551e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405522:	07d9      	lsls	r1, r3, #31
  405524:	d404      	bmi.n	405530 <_vfiprintf_r+0x218>
  405526:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40552a:	059a      	lsls	r2, r3, #22
  40552c:	f140 84aa 	bpl.w	405e84 <_vfiprintf_r+0xb6c>
  405530:	f04f 33ff 	mov.w	r3, #4294967295
  405534:	9303      	str	r3, [sp, #12]
  405536:	9803      	ldr	r0, [sp, #12]
  405538:	b02d      	add	sp, #180	; 0xb4
  40553a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40553e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405542:	f001 fa9f 	bl	406a84 <__retarget_lock_acquire_recursive>
  405546:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40554a:	b281      	uxth	r1, r0
  40554c:	e6fb      	b.n	405346 <_vfiprintf_r+0x2e>
  40554e:	4276      	negs	r6, r6
  405550:	9207      	str	r2, [sp, #28]
  405552:	f043 0304 	orr.w	r3, r3, #4
  405556:	f898 2000 	ldrb.w	r2, [r8]
  40555a:	e74f      	b.n	4053fc <_vfiprintf_r+0xe4>
  40555c:	9608      	str	r6, [sp, #32]
  40555e:	069e      	lsls	r6, r3, #26
  405560:	f100 8450 	bmi.w	405e04 <_vfiprintf_r+0xaec>
  405564:	9907      	ldr	r1, [sp, #28]
  405566:	06dd      	lsls	r5, r3, #27
  405568:	460a      	mov	r2, r1
  40556a:	f100 83ef 	bmi.w	405d4c <_vfiprintf_r+0xa34>
  40556e:	0658      	lsls	r0, r3, #25
  405570:	f140 83ec 	bpl.w	405d4c <_vfiprintf_r+0xa34>
  405574:	880e      	ldrh	r6, [r1, #0]
  405576:	3104      	adds	r1, #4
  405578:	2700      	movs	r7, #0
  40557a:	2201      	movs	r2, #1
  40557c:	9107      	str	r1, [sp, #28]
  40557e:	f04f 0100 	mov.w	r1, #0
  405582:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  405586:	2500      	movs	r5, #0
  405588:	1c61      	adds	r1, r4, #1
  40558a:	f000 8116 	beq.w	4057ba <_vfiprintf_r+0x4a2>
  40558e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  405592:	9102      	str	r1, [sp, #8]
  405594:	ea56 0107 	orrs.w	r1, r6, r7
  405598:	f040 8114 	bne.w	4057c4 <_vfiprintf_r+0x4ac>
  40559c:	2c00      	cmp	r4, #0
  40559e:	f040 835c 	bne.w	405c5a <_vfiprintf_r+0x942>
  4055a2:	2a00      	cmp	r2, #0
  4055a4:	f040 83b7 	bne.w	405d16 <_vfiprintf_r+0x9fe>
  4055a8:	f013 0301 	ands.w	r3, r3, #1
  4055ac:	9305      	str	r3, [sp, #20]
  4055ae:	f000 8457 	beq.w	405e60 <_vfiprintf_r+0xb48>
  4055b2:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4055b6:	2330      	movs	r3, #48	; 0x30
  4055b8:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4055bc:	9b05      	ldr	r3, [sp, #20]
  4055be:	42a3      	cmp	r3, r4
  4055c0:	bfb8      	it	lt
  4055c2:	4623      	movlt	r3, r4
  4055c4:	9301      	str	r3, [sp, #4]
  4055c6:	b10d      	cbz	r5, 4055cc <_vfiprintf_r+0x2b4>
  4055c8:	3301      	adds	r3, #1
  4055ca:	9301      	str	r3, [sp, #4]
  4055cc:	9b02      	ldr	r3, [sp, #8]
  4055ce:	f013 0302 	ands.w	r3, r3, #2
  4055d2:	9309      	str	r3, [sp, #36]	; 0x24
  4055d4:	d002      	beq.n	4055dc <_vfiprintf_r+0x2c4>
  4055d6:	9b01      	ldr	r3, [sp, #4]
  4055d8:	3302      	adds	r3, #2
  4055da:	9301      	str	r3, [sp, #4]
  4055dc:	9b02      	ldr	r3, [sp, #8]
  4055de:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4055e2:	930a      	str	r3, [sp, #40]	; 0x28
  4055e4:	f040 8217 	bne.w	405a16 <_vfiprintf_r+0x6fe>
  4055e8:	9b08      	ldr	r3, [sp, #32]
  4055ea:	9a01      	ldr	r2, [sp, #4]
  4055ec:	1a9d      	subs	r5, r3, r2
  4055ee:	2d00      	cmp	r5, #0
  4055f0:	f340 8211 	ble.w	405a16 <_vfiprintf_r+0x6fe>
  4055f4:	2d10      	cmp	r5, #16
  4055f6:	f340 8490 	ble.w	405f1a <_vfiprintf_r+0xc02>
  4055fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4055fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055fe:	4ec4      	ldr	r6, [pc, #784]	; (405910 <_vfiprintf_r+0x5f8>)
  405600:	46d6      	mov	lr, sl
  405602:	2710      	movs	r7, #16
  405604:	46a2      	mov	sl, r4
  405606:	4619      	mov	r1, r3
  405608:	9c06      	ldr	r4, [sp, #24]
  40560a:	e007      	b.n	40561c <_vfiprintf_r+0x304>
  40560c:	f101 0c02 	add.w	ip, r1, #2
  405610:	f10e 0e08 	add.w	lr, lr, #8
  405614:	4601      	mov	r1, r0
  405616:	3d10      	subs	r5, #16
  405618:	2d10      	cmp	r5, #16
  40561a:	dd11      	ble.n	405640 <_vfiprintf_r+0x328>
  40561c:	1c48      	adds	r0, r1, #1
  40561e:	3210      	adds	r2, #16
  405620:	2807      	cmp	r0, #7
  405622:	9211      	str	r2, [sp, #68]	; 0x44
  405624:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405628:	9010      	str	r0, [sp, #64]	; 0x40
  40562a:	ddef      	ble.n	40560c <_vfiprintf_r+0x2f4>
  40562c:	2a00      	cmp	r2, #0
  40562e:	f040 81e4 	bne.w	4059fa <_vfiprintf_r+0x6e2>
  405632:	3d10      	subs	r5, #16
  405634:	2d10      	cmp	r5, #16
  405636:	4611      	mov	r1, r2
  405638:	f04f 0c01 	mov.w	ip, #1
  40563c:	46ce      	mov	lr, r9
  40563e:	dced      	bgt.n	40561c <_vfiprintf_r+0x304>
  405640:	4654      	mov	r4, sl
  405642:	4661      	mov	r1, ip
  405644:	46f2      	mov	sl, lr
  405646:	442a      	add	r2, r5
  405648:	2907      	cmp	r1, #7
  40564a:	9211      	str	r2, [sp, #68]	; 0x44
  40564c:	f8ca 6000 	str.w	r6, [sl]
  405650:	f8ca 5004 	str.w	r5, [sl, #4]
  405654:	9110      	str	r1, [sp, #64]	; 0x40
  405656:	f300 82ec 	bgt.w	405c32 <_vfiprintf_r+0x91a>
  40565a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40565e:	f10a 0a08 	add.w	sl, sl, #8
  405662:	1c48      	adds	r0, r1, #1
  405664:	2d00      	cmp	r5, #0
  405666:	f040 81de 	bne.w	405a26 <_vfiprintf_r+0x70e>
  40566a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40566c:	2b00      	cmp	r3, #0
  40566e:	f000 81f8 	beq.w	405a62 <_vfiprintf_r+0x74a>
  405672:	3202      	adds	r2, #2
  405674:	a90e      	add	r1, sp, #56	; 0x38
  405676:	2302      	movs	r3, #2
  405678:	2807      	cmp	r0, #7
  40567a:	9211      	str	r2, [sp, #68]	; 0x44
  40567c:	9010      	str	r0, [sp, #64]	; 0x40
  40567e:	e88a 000a 	stmia.w	sl, {r1, r3}
  405682:	f340 81ea 	ble.w	405a5a <_vfiprintf_r+0x742>
  405686:	2a00      	cmp	r2, #0
  405688:	f040 838c 	bne.w	405da4 <_vfiprintf_r+0xa8c>
  40568c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40568e:	2b80      	cmp	r3, #128	; 0x80
  405690:	f04f 0001 	mov.w	r0, #1
  405694:	4611      	mov	r1, r2
  405696:	46ca      	mov	sl, r9
  405698:	f040 81e7 	bne.w	405a6a <_vfiprintf_r+0x752>
  40569c:	9b08      	ldr	r3, [sp, #32]
  40569e:	9d01      	ldr	r5, [sp, #4]
  4056a0:	1b5e      	subs	r6, r3, r5
  4056a2:	2e00      	cmp	r6, #0
  4056a4:	f340 81e1 	ble.w	405a6a <_vfiprintf_r+0x752>
  4056a8:	2e10      	cmp	r6, #16
  4056aa:	4d9a      	ldr	r5, [pc, #616]	; (405914 <_vfiprintf_r+0x5fc>)
  4056ac:	f340 8450 	ble.w	405f50 <_vfiprintf_r+0xc38>
  4056b0:	46d4      	mov	ip, sl
  4056b2:	2710      	movs	r7, #16
  4056b4:	46a2      	mov	sl, r4
  4056b6:	9c06      	ldr	r4, [sp, #24]
  4056b8:	e007      	b.n	4056ca <_vfiprintf_r+0x3b2>
  4056ba:	f101 0e02 	add.w	lr, r1, #2
  4056be:	f10c 0c08 	add.w	ip, ip, #8
  4056c2:	4601      	mov	r1, r0
  4056c4:	3e10      	subs	r6, #16
  4056c6:	2e10      	cmp	r6, #16
  4056c8:	dd11      	ble.n	4056ee <_vfiprintf_r+0x3d6>
  4056ca:	1c48      	adds	r0, r1, #1
  4056cc:	3210      	adds	r2, #16
  4056ce:	2807      	cmp	r0, #7
  4056d0:	9211      	str	r2, [sp, #68]	; 0x44
  4056d2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4056d6:	9010      	str	r0, [sp, #64]	; 0x40
  4056d8:	ddef      	ble.n	4056ba <_vfiprintf_r+0x3a2>
  4056da:	2a00      	cmp	r2, #0
  4056dc:	f040 829d 	bne.w	405c1a <_vfiprintf_r+0x902>
  4056e0:	3e10      	subs	r6, #16
  4056e2:	2e10      	cmp	r6, #16
  4056e4:	f04f 0e01 	mov.w	lr, #1
  4056e8:	4611      	mov	r1, r2
  4056ea:	46cc      	mov	ip, r9
  4056ec:	dced      	bgt.n	4056ca <_vfiprintf_r+0x3b2>
  4056ee:	4654      	mov	r4, sl
  4056f0:	46e2      	mov	sl, ip
  4056f2:	4432      	add	r2, r6
  4056f4:	f1be 0f07 	cmp.w	lr, #7
  4056f8:	9211      	str	r2, [sp, #68]	; 0x44
  4056fa:	e88a 0060 	stmia.w	sl, {r5, r6}
  4056fe:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  405702:	f300 8369 	bgt.w	405dd8 <_vfiprintf_r+0xac0>
  405706:	f10a 0a08 	add.w	sl, sl, #8
  40570a:	f10e 0001 	add.w	r0, lr, #1
  40570e:	4671      	mov	r1, lr
  405710:	e1ab      	b.n	405a6a <_vfiprintf_r+0x752>
  405712:	9608      	str	r6, [sp, #32]
  405714:	f013 0220 	ands.w	r2, r3, #32
  405718:	f040 838c 	bne.w	405e34 <_vfiprintf_r+0xb1c>
  40571c:	f013 0110 	ands.w	r1, r3, #16
  405720:	f040 831a 	bne.w	405d58 <_vfiprintf_r+0xa40>
  405724:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  405728:	f000 8316 	beq.w	405d58 <_vfiprintf_r+0xa40>
  40572c:	9807      	ldr	r0, [sp, #28]
  40572e:	460a      	mov	r2, r1
  405730:	4601      	mov	r1, r0
  405732:	3104      	adds	r1, #4
  405734:	8806      	ldrh	r6, [r0, #0]
  405736:	9107      	str	r1, [sp, #28]
  405738:	2700      	movs	r7, #0
  40573a:	e720      	b.n	40557e <_vfiprintf_r+0x266>
  40573c:	9608      	str	r6, [sp, #32]
  40573e:	f043 0310 	orr.w	r3, r3, #16
  405742:	e7e7      	b.n	405714 <_vfiprintf_r+0x3fc>
  405744:	9608      	str	r6, [sp, #32]
  405746:	f043 0310 	orr.w	r3, r3, #16
  40574a:	e708      	b.n	40555e <_vfiprintf_r+0x246>
  40574c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405750:	f898 2000 	ldrb.w	r2, [r8]
  405754:	e652      	b.n	4053fc <_vfiprintf_r+0xe4>
  405756:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40575a:	2600      	movs	r6, #0
  40575c:	f818 2b01 	ldrb.w	r2, [r8], #1
  405760:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  405764:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  405768:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40576c:	2909      	cmp	r1, #9
  40576e:	d9f5      	bls.n	40575c <_vfiprintf_r+0x444>
  405770:	e646      	b.n	405400 <_vfiprintf_r+0xe8>
  405772:	9608      	str	r6, [sp, #32]
  405774:	2800      	cmp	r0, #0
  405776:	f040 8408 	bne.w	405f8a <_vfiprintf_r+0xc72>
  40577a:	f043 0310 	orr.w	r3, r3, #16
  40577e:	069e      	lsls	r6, r3, #26
  405780:	f100 834c 	bmi.w	405e1c <_vfiprintf_r+0xb04>
  405784:	06dd      	lsls	r5, r3, #27
  405786:	f100 82f3 	bmi.w	405d70 <_vfiprintf_r+0xa58>
  40578a:	0658      	lsls	r0, r3, #25
  40578c:	f140 82f0 	bpl.w	405d70 <_vfiprintf_r+0xa58>
  405790:	9d07      	ldr	r5, [sp, #28]
  405792:	f9b5 6000 	ldrsh.w	r6, [r5]
  405796:	462a      	mov	r2, r5
  405798:	17f7      	asrs	r7, r6, #31
  40579a:	3204      	adds	r2, #4
  40579c:	4630      	mov	r0, r6
  40579e:	4639      	mov	r1, r7
  4057a0:	9207      	str	r2, [sp, #28]
  4057a2:	2800      	cmp	r0, #0
  4057a4:	f171 0200 	sbcs.w	r2, r1, #0
  4057a8:	f2c0 835d 	blt.w	405e66 <_vfiprintf_r+0xb4e>
  4057ac:	1c61      	adds	r1, r4, #1
  4057ae:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4057b2:	f04f 0201 	mov.w	r2, #1
  4057b6:	f47f aeea 	bne.w	40558e <_vfiprintf_r+0x276>
  4057ba:	ea56 0107 	orrs.w	r1, r6, r7
  4057be:	f000 824d 	beq.w	405c5c <_vfiprintf_r+0x944>
  4057c2:	9302      	str	r3, [sp, #8]
  4057c4:	2a01      	cmp	r2, #1
  4057c6:	f000 828c 	beq.w	405ce2 <_vfiprintf_r+0x9ca>
  4057ca:	2a02      	cmp	r2, #2
  4057cc:	f040 825c 	bne.w	405c88 <_vfiprintf_r+0x970>
  4057d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4057d2:	46cb      	mov	fp, r9
  4057d4:	0933      	lsrs	r3, r6, #4
  4057d6:	f006 010f 	and.w	r1, r6, #15
  4057da:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4057de:	093a      	lsrs	r2, r7, #4
  4057e0:	461e      	mov	r6, r3
  4057e2:	4617      	mov	r7, r2
  4057e4:	5c43      	ldrb	r3, [r0, r1]
  4057e6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4057ea:	ea56 0307 	orrs.w	r3, r6, r7
  4057ee:	d1f1      	bne.n	4057d4 <_vfiprintf_r+0x4bc>
  4057f0:	eba9 030b 	sub.w	r3, r9, fp
  4057f4:	9305      	str	r3, [sp, #20]
  4057f6:	e6e1      	b.n	4055bc <_vfiprintf_r+0x2a4>
  4057f8:	2800      	cmp	r0, #0
  4057fa:	f040 83c0 	bne.w	405f7e <_vfiprintf_r+0xc66>
  4057fe:	0699      	lsls	r1, r3, #26
  405800:	f100 8367 	bmi.w	405ed2 <_vfiprintf_r+0xbba>
  405804:	06da      	lsls	r2, r3, #27
  405806:	f100 80f1 	bmi.w	4059ec <_vfiprintf_r+0x6d4>
  40580a:	065b      	lsls	r3, r3, #25
  40580c:	f140 80ee 	bpl.w	4059ec <_vfiprintf_r+0x6d4>
  405810:	9a07      	ldr	r2, [sp, #28]
  405812:	6813      	ldr	r3, [r2, #0]
  405814:	3204      	adds	r2, #4
  405816:	9207      	str	r2, [sp, #28]
  405818:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40581c:	801a      	strh	r2, [r3, #0]
  40581e:	e5b8      	b.n	405392 <_vfiprintf_r+0x7a>
  405820:	9807      	ldr	r0, [sp, #28]
  405822:	4a3d      	ldr	r2, [pc, #244]	; (405918 <_vfiprintf_r+0x600>)
  405824:	9608      	str	r6, [sp, #32]
  405826:	920b      	str	r2, [sp, #44]	; 0x2c
  405828:	6806      	ldr	r6, [r0, #0]
  40582a:	2278      	movs	r2, #120	; 0x78
  40582c:	2130      	movs	r1, #48	; 0x30
  40582e:	3004      	adds	r0, #4
  405830:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405834:	f043 0302 	orr.w	r3, r3, #2
  405838:	9007      	str	r0, [sp, #28]
  40583a:	2700      	movs	r7, #0
  40583c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  405840:	2202      	movs	r2, #2
  405842:	e69c      	b.n	40557e <_vfiprintf_r+0x266>
  405844:	9608      	str	r6, [sp, #32]
  405846:	2800      	cmp	r0, #0
  405848:	d099      	beq.n	40577e <_vfiprintf_r+0x466>
  40584a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40584e:	e796      	b.n	40577e <_vfiprintf_r+0x466>
  405850:	f898 2000 	ldrb.w	r2, [r8]
  405854:	2d00      	cmp	r5, #0
  405856:	f47f add1 	bne.w	4053fc <_vfiprintf_r+0xe4>
  40585a:	2001      	movs	r0, #1
  40585c:	2520      	movs	r5, #32
  40585e:	e5cd      	b.n	4053fc <_vfiprintf_r+0xe4>
  405860:	f043 0301 	orr.w	r3, r3, #1
  405864:	f898 2000 	ldrb.w	r2, [r8]
  405868:	e5c8      	b.n	4053fc <_vfiprintf_r+0xe4>
  40586a:	9608      	str	r6, [sp, #32]
  40586c:	2800      	cmp	r0, #0
  40586e:	f040 8393 	bne.w	405f98 <_vfiprintf_r+0xc80>
  405872:	4929      	ldr	r1, [pc, #164]	; (405918 <_vfiprintf_r+0x600>)
  405874:	910b      	str	r1, [sp, #44]	; 0x2c
  405876:	069f      	lsls	r7, r3, #26
  405878:	f100 82e8 	bmi.w	405e4c <_vfiprintf_r+0xb34>
  40587c:	9807      	ldr	r0, [sp, #28]
  40587e:	06de      	lsls	r6, r3, #27
  405880:	4601      	mov	r1, r0
  405882:	f100 8270 	bmi.w	405d66 <_vfiprintf_r+0xa4e>
  405886:	065d      	lsls	r5, r3, #25
  405888:	f140 826d 	bpl.w	405d66 <_vfiprintf_r+0xa4e>
  40588c:	3104      	adds	r1, #4
  40588e:	8806      	ldrh	r6, [r0, #0]
  405890:	9107      	str	r1, [sp, #28]
  405892:	2700      	movs	r7, #0
  405894:	07d8      	lsls	r0, r3, #31
  405896:	f140 8222 	bpl.w	405cde <_vfiprintf_r+0x9c6>
  40589a:	ea56 0107 	orrs.w	r1, r6, r7
  40589e:	f000 821e 	beq.w	405cde <_vfiprintf_r+0x9c6>
  4058a2:	2130      	movs	r1, #48	; 0x30
  4058a4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4058a8:	f043 0302 	orr.w	r3, r3, #2
  4058ac:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4058b0:	2202      	movs	r2, #2
  4058b2:	e664      	b.n	40557e <_vfiprintf_r+0x266>
  4058b4:	9608      	str	r6, [sp, #32]
  4058b6:	2800      	cmp	r0, #0
  4058b8:	f040 836b 	bne.w	405f92 <_vfiprintf_r+0xc7a>
  4058bc:	4917      	ldr	r1, [pc, #92]	; (40591c <_vfiprintf_r+0x604>)
  4058be:	910b      	str	r1, [sp, #44]	; 0x2c
  4058c0:	e7d9      	b.n	405876 <_vfiprintf_r+0x55e>
  4058c2:	9907      	ldr	r1, [sp, #28]
  4058c4:	9608      	str	r6, [sp, #32]
  4058c6:	680a      	ldr	r2, [r1, #0]
  4058c8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4058cc:	f04f 0000 	mov.w	r0, #0
  4058d0:	460a      	mov	r2, r1
  4058d2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4058d6:	3204      	adds	r2, #4
  4058d8:	2001      	movs	r0, #1
  4058da:	9001      	str	r0, [sp, #4]
  4058dc:	9207      	str	r2, [sp, #28]
  4058de:	9005      	str	r0, [sp, #20]
  4058e0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4058e4:	9302      	str	r3, [sp, #8]
  4058e6:	2400      	movs	r4, #0
  4058e8:	e670      	b.n	4055cc <_vfiprintf_r+0x2b4>
  4058ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4058ee:	f898 2000 	ldrb.w	r2, [r8]
  4058f2:	e583      	b.n	4053fc <_vfiprintf_r+0xe4>
  4058f4:	f898 2000 	ldrb.w	r2, [r8]
  4058f8:	2a6c      	cmp	r2, #108	; 0x6c
  4058fa:	bf03      	ittte	eq
  4058fc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  405900:	f043 0320 	orreq.w	r3, r3, #32
  405904:	f108 0801 	addeq.w	r8, r8, #1
  405908:	f043 0310 	orrne.w	r3, r3, #16
  40590c:	e576      	b.n	4053fc <_vfiprintf_r+0xe4>
  40590e:	bf00      	nop
  405910:	0040831c 	.word	0x0040831c
  405914:	0040832c 	.word	0x0040832c
  405918:	00408300 	.word	0x00408300
  40591c:	004082ec 	.word	0x004082ec
  405920:	9907      	ldr	r1, [sp, #28]
  405922:	680e      	ldr	r6, [r1, #0]
  405924:	460a      	mov	r2, r1
  405926:	2e00      	cmp	r6, #0
  405928:	f102 0204 	add.w	r2, r2, #4
  40592c:	f6ff ae0f 	blt.w	40554e <_vfiprintf_r+0x236>
  405930:	9207      	str	r2, [sp, #28]
  405932:	f898 2000 	ldrb.w	r2, [r8]
  405936:	e561      	b.n	4053fc <_vfiprintf_r+0xe4>
  405938:	f898 2000 	ldrb.w	r2, [r8]
  40593c:	2001      	movs	r0, #1
  40593e:	252b      	movs	r5, #43	; 0x2b
  405940:	e55c      	b.n	4053fc <_vfiprintf_r+0xe4>
  405942:	9907      	ldr	r1, [sp, #28]
  405944:	9608      	str	r6, [sp, #32]
  405946:	f8d1 b000 	ldr.w	fp, [r1]
  40594a:	f04f 0200 	mov.w	r2, #0
  40594e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405952:	1d0e      	adds	r6, r1, #4
  405954:	f1bb 0f00 	cmp.w	fp, #0
  405958:	f000 82e5 	beq.w	405f26 <_vfiprintf_r+0xc0e>
  40595c:	1c67      	adds	r7, r4, #1
  40595e:	f000 82c4 	beq.w	405eea <_vfiprintf_r+0xbd2>
  405962:	4622      	mov	r2, r4
  405964:	2100      	movs	r1, #0
  405966:	4658      	mov	r0, fp
  405968:	9301      	str	r3, [sp, #4]
  40596a:	f001 f921 	bl	406bb0 <memchr>
  40596e:	9b01      	ldr	r3, [sp, #4]
  405970:	2800      	cmp	r0, #0
  405972:	f000 82e5 	beq.w	405f40 <_vfiprintf_r+0xc28>
  405976:	eba0 020b 	sub.w	r2, r0, fp
  40597a:	9205      	str	r2, [sp, #20]
  40597c:	9607      	str	r6, [sp, #28]
  40597e:	9302      	str	r3, [sp, #8]
  405980:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405984:	2400      	movs	r4, #0
  405986:	e619      	b.n	4055bc <_vfiprintf_r+0x2a4>
  405988:	f898 2000 	ldrb.w	r2, [r8]
  40598c:	2a2a      	cmp	r2, #42	; 0x2a
  40598e:	f108 0701 	add.w	r7, r8, #1
  405992:	f000 82e9 	beq.w	405f68 <_vfiprintf_r+0xc50>
  405996:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40599a:	2909      	cmp	r1, #9
  40599c:	46b8      	mov	r8, r7
  40599e:	f04f 0400 	mov.w	r4, #0
  4059a2:	f63f ad2d 	bhi.w	405400 <_vfiprintf_r+0xe8>
  4059a6:	f818 2b01 	ldrb.w	r2, [r8], #1
  4059aa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4059ae:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4059b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4059b6:	2909      	cmp	r1, #9
  4059b8:	d9f5      	bls.n	4059a6 <_vfiprintf_r+0x68e>
  4059ba:	e521      	b.n	405400 <_vfiprintf_r+0xe8>
  4059bc:	f043 0320 	orr.w	r3, r3, #32
  4059c0:	f898 2000 	ldrb.w	r2, [r8]
  4059c4:	e51a      	b.n	4053fc <_vfiprintf_r+0xe4>
  4059c6:	9608      	str	r6, [sp, #32]
  4059c8:	2800      	cmp	r0, #0
  4059ca:	f040 82db 	bne.w	405f84 <_vfiprintf_r+0xc6c>
  4059ce:	2a00      	cmp	r2, #0
  4059d0:	f000 80e7 	beq.w	405ba2 <_vfiprintf_r+0x88a>
  4059d4:	2101      	movs	r1, #1
  4059d6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4059da:	f04f 0200 	mov.w	r2, #0
  4059de:	9101      	str	r1, [sp, #4]
  4059e0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4059e4:	9105      	str	r1, [sp, #20]
  4059e6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4059ea:	e77b      	b.n	4058e4 <_vfiprintf_r+0x5cc>
  4059ec:	9a07      	ldr	r2, [sp, #28]
  4059ee:	6813      	ldr	r3, [r2, #0]
  4059f0:	3204      	adds	r2, #4
  4059f2:	9207      	str	r2, [sp, #28]
  4059f4:	9a03      	ldr	r2, [sp, #12]
  4059f6:	601a      	str	r2, [r3, #0]
  4059f8:	e4cb      	b.n	405392 <_vfiprintf_r+0x7a>
  4059fa:	aa0f      	add	r2, sp, #60	; 0x3c
  4059fc:	9904      	ldr	r1, [sp, #16]
  4059fe:	4620      	mov	r0, r4
  405a00:	f7ff fc4a 	bl	405298 <__sprint_r.part.0>
  405a04:	2800      	cmp	r0, #0
  405a06:	f040 8139 	bne.w	405c7c <_vfiprintf_r+0x964>
  405a0a:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a0c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a0e:	f101 0c01 	add.w	ip, r1, #1
  405a12:	46ce      	mov	lr, r9
  405a14:	e5ff      	b.n	405616 <_vfiprintf_r+0x2fe>
  405a16:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a18:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a1a:	1c48      	adds	r0, r1, #1
  405a1c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405a20:	2d00      	cmp	r5, #0
  405a22:	f43f ae22 	beq.w	40566a <_vfiprintf_r+0x352>
  405a26:	3201      	adds	r2, #1
  405a28:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  405a2c:	2101      	movs	r1, #1
  405a2e:	2807      	cmp	r0, #7
  405a30:	9211      	str	r2, [sp, #68]	; 0x44
  405a32:	9010      	str	r0, [sp, #64]	; 0x40
  405a34:	f8ca 5000 	str.w	r5, [sl]
  405a38:	f8ca 1004 	str.w	r1, [sl, #4]
  405a3c:	f340 8108 	ble.w	405c50 <_vfiprintf_r+0x938>
  405a40:	2a00      	cmp	r2, #0
  405a42:	f040 81bc 	bne.w	405dbe <_vfiprintf_r+0xaa6>
  405a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405a48:	2b00      	cmp	r3, #0
  405a4a:	f43f ae1f 	beq.w	40568c <_vfiprintf_r+0x374>
  405a4e:	ab0e      	add	r3, sp, #56	; 0x38
  405a50:	2202      	movs	r2, #2
  405a52:	4608      	mov	r0, r1
  405a54:	931c      	str	r3, [sp, #112]	; 0x70
  405a56:	921d      	str	r2, [sp, #116]	; 0x74
  405a58:	46ca      	mov	sl, r9
  405a5a:	4601      	mov	r1, r0
  405a5c:	f10a 0a08 	add.w	sl, sl, #8
  405a60:	3001      	adds	r0, #1
  405a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a64:	2b80      	cmp	r3, #128	; 0x80
  405a66:	f43f ae19 	beq.w	40569c <_vfiprintf_r+0x384>
  405a6a:	9b05      	ldr	r3, [sp, #20]
  405a6c:	1ae4      	subs	r4, r4, r3
  405a6e:	2c00      	cmp	r4, #0
  405a70:	dd2e      	ble.n	405ad0 <_vfiprintf_r+0x7b8>
  405a72:	2c10      	cmp	r4, #16
  405a74:	4db3      	ldr	r5, [pc, #716]	; (405d44 <_vfiprintf_r+0xa2c>)
  405a76:	dd1e      	ble.n	405ab6 <_vfiprintf_r+0x79e>
  405a78:	46d6      	mov	lr, sl
  405a7a:	2610      	movs	r6, #16
  405a7c:	9f06      	ldr	r7, [sp, #24]
  405a7e:	f8dd a010 	ldr.w	sl, [sp, #16]
  405a82:	e006      	b.n	405a92 <_vfiprintf_r+0x77a>
  405a84:	1c88      	adds	r0, r1, #2
  405a86:	f10e 0e08 	add.w	lr, lr, #8
  405a8a:	4619      	mov	r1, r3
  405a8c:	3c10      	subs	r4, #16
  405a8e:	2c10      	cmp	r4, #16
  405a90:	dd10      	ble.n	405ab4 <_vfiprintf_r+0x79c>
  405a92:	1c4b      	adds	r3, r1, #1
  405a94:	3210      	adds	r2, #16
  405a96:	2b07      	cmp	r3, #7
  405a98:	9211      	str	r2, [sp, #68]	; 0x44
  405a9a:	e88e 0060 	stmia.w	lr, {r5, r6}
  405a9e:	9310      	str	r3, [sp, #64]	; 0x40
  405aa0:	ddf0      	ble.n	405a84 <_vfiprintf_r+0x76c>
  405aa2:	2a00      	cmp	r2, #0
  405aa4:	d165      	bne.n	405b72 <_vfiprintf_r+0x85a>
  405aa6:	3c10      	subs	r4, #16
  405aa8:	2c10      	cmp	r4, #16
  405aaa:	f04f 0001 	mov.w	r0, #1
  405aae:	4611      	mov	r1, r2
  405ab0:	46ce      	mov	lr, r9
  405ab2:	dcee      	bgt.n	405a92 <_vfiprintf_r+0x77a>
  405ab4:	46f2      	mov	sl, lr
  405ab6:	4422      	add	r2, r4
  405ab8:	2807      	cmp	r0, #7
  405aba:	9211      	str	r2, [sp, #68]	; 0x44
  405abc:	f8ca 5000 	str.w	r5, [sl]
  405ac0:	f8ca 4004 	str.w	r4, [sl, #4]
  405ac4:	9010      	str	r0, [sp, #64]	; 0x40
  405ac6:	f300 8085 	bgt.w	405bd4 <_vfiprintf_r+0x8bc>
  405aca:	f10a 0a08 	add.w	sl, sl, #8
  405ace:	3001      	adds	r0, #1
  405ad0:	9905      	ldr	r1, [sp, #20]
  405ad2:	f8ca b000 	str.w	fp, [sl]
  405ad6:	440a      	add	r2, r1
  405ad8:	2807      	cmp	r0, #7
  405ada:	9211      	str	r2, [sp, #68]	; 0x44
  405adc:	f8ca 1004 	str.w	r1, [sl, #4]
  405ae0:	9010      	str	r0, [sp, #64]	; 0x40
  405ae2:	f340 8082 	ble.w	405bea <_vfiprintf_r+0x8d2>
  405ae6:	2a00      	cmp	r2, #0
  405ae8:	f040 8118 	bne.w	405d1c <_vfiprintf_r+0xa04>
  405aec:	9b02      	ldr	r3, [sp, #8]
  405aee:	9210      	str	r2, [sp, #64]	; 0x40
  405af0:	0758      	lsls	r0, r3, #29
  405af2:	d535      	bpl.n	405b60 <_vfiprintf_r+0x848>
  405af4:	9b08      	ldr	r3, [sp, #32]
  405af6:	9901      	ldr	r1, [sp, #4]
  405af8:	1a5c      	subs	r4, r3, r1
  405afa:	2c00      	cmp	r4, #0
  405afc:	f340 80e7 	ble.w	405cce <_vfiprintf_r+0x9b6>
  405b00:	46ca      	mov	sl, r9
  405b02:	2c10      	cmp	r4, #16
  405b04:	f340 8218 	ble.w	405f38 <_vfiprintf_r+0xc20>
  405b08:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b0a:	4e8f      	ldr	r6, [pc, #572]	; (405d48 <_vfiprintf_r+0xa30>)
  405b0c:	9f06      	ldr	r7, [sp, #24]
  405b0e:	f8dd b010 	ldr.w	fp, [sp, #16]
  405b12:	2510      	movs	r5, #16
  405b14:	e006      	b.n	405b24 <_vfiprintf_r+0x80c>
  405b16:	1c88      	adds	r0, r1, #2
  405b18:	f10a 0a08 	add.w	sl, sl, #8
  405b1c:	4619      	mov	r1, r3
  405b1e:	3c10      	subs	r4, #16
  405b20:	2c10      	cmp	r4, #16
  405b22:	dd11      	ble.n	405b48 <_vfiprintf_r+0x830>
  405b24:	1c4b      	adds	r3, r1, #1
  405b26:	3210      	adds	r2, #16
  405b28:	2b07      	cmp	r3, #7
  405b2a:	9211      	str	r2, [sp, #68]	; 0x44
  405b2c:	f8ca 6000 	str.w	r6, [sl]
  405b30:	f8ca 5004 	str.w	r5, [sl, #4]
  405b34:	9310      	str	r3, [sp, #64]	; 0x40
  405b36:	ddee      	ble.n	405b16 <_vfiprintf_r+0x7fe>
  405b38:	bb42      	cbnz	r2, 405b8c <_vfiprintf_r+0x874>
  405b3a:	3c10      	subs	r4, #16
  405b3c:	2c10      	cmp	r4, #16
  405b3e:	f04f 0001 	mov.w	r0, #1
  405b42:	4611      	mov	r1, r2
  405b44:	46ca      	mov	sl, r9
  405b46:	dced      	bgt.n	405b24 <_vfiprintf_r+0x80c>
  405b48:	4422      	add	r2, r4
  405b4a:	2807      	cmp	r0, #7
  405b4c:	9211      	str	r2, [sp, #68]	; 0x44
  405b4e:	f8ca 6000 	str.w	r6, [sl]
  405b52:	f8ca 4004 	str.w	r4, [sl, #4]
  405b56:	9010      	str	r0, [sp, #64]	; 0x40
  405b58:	dd51      	ble.n	405bfe <_vfiprintf_r+0x8e6>
  405b5a:	2a00      	cmp	r2, #0
  405b5c:	f040 819b 	bne.w	405e96 <_vfiprintf_r+0xb7e>
  405b60:	9b03      	ldr	r3, [sp, #12]
  405b62:	9a08      	ldr	r2, [sp, #32]
  405b64:	9901      	ldr	r1, [sp, #4]
  405b66:	428a      	cmp	r2, r1
  405b68:	bfac      	ite	ge
  405b6a:	189b      	addge	r3, r3, r2
  405b6c:	185b      	addlt	r3, r3, r1
  405b6e:	9303      	str	r3, [sp, #12]
  405b70:	e04e      	b.n	405c10 <_vfiprintf_r+0x8f8>
  405b72:	aa0f      	add	r2, sp, #60	; 0x3c
  405b74:	4651      	mov	r1, sl
  405b76:	4638      	mov	r0, r7
  405b78:	f7ff fb8e 	bl	405298 <__sprint_r.part.0>
  405b7c:	2800      	cmp	r0, #0
  405b7e:	f040 813f 	bne.w	405e00 <_vfiprintf_r+0xae8>
  405b82:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b84:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b86:	1c48      	adds	r0, r1, #1
  405b88:	46ce      	mov	lr, r9
  405b8a:	e77f      	b.n	405a8c <_vfiprintf_r+0x774>
  405b8c:	aa0f      	add	r2, sp, #60	; 0x3c
  405b8e:	4659      	mov	r1, fp
  405b90:	4638      	mov	r0, r7
  405b92:	f7ff fb81 	bl	405298 <__sprint_r.part.0>
  405b96:	b960      	cbnz	r0, 405bb2 <_vfiprintf_r+0x89a>
  405b98:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b9c:	1c48      	adds	r0, r1, #1
  405b9e:	46ca      	mov	sl, r9
  405ba0:	e7bd      	b.n	405b1e <_vfiprintf_r+0x806>
  405ba2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405ba4:	f8dd b010 	ldr.w	fp, [sp, #16]
  405ba8:	2b00      	cmp	r3, #0
  405baa:	f040 81d4 	bne.w	405f56 <_vfiprintf_r+0xc3e>
  405bae:	2300      	movs	r3, #0
  405bb0:	9310      	str	r3, [sp, #64]	; 0x40
  405bb2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405bb6:	f013 0f01 	tst.w	r3, #1
  405bba:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405bbe:	d102      	bne.n	405bc6 <_vfiprintf_r+0x8ae>
  405bc0:	059a      	lsls	r2, r3, #22
  405bc2:	f140 80de 	bpl.w	405d82 <_vfiprintf_r+0xa6a>
  405bc6:	065b      	lsls	r3, r3, #25
  405bc8:	f53f acb2 	bmi.w	405530 <_vfiprintf_r+0x218>
  405bcc:	9803      	ldr	r0, [sp, #12]
  405bce:	b02d      	add	sp, #180	; 0xb4
  405bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bd4:	2a00      	cmp	r2, #0
  405bd6:	f040 8106 	bne.w	405de6 <_vfiprintf_r+0xace>
  405bda:	9a05      	ldr	r2, [sp, #20]
  405bdc:	921d      	str	r2, [sp, #116]	; 0x74
  405bde:	2301      	movs	r3, #1
  405be0:	9211      	str	r2, [sp, #68]	; 0x44
  405be2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  405be6:	9310      	str	r3, [sp, #64]	; 0x40
  405be8:	46ca      	mov	sl, r9
  405bea:	f10a 0a08 	add.w	sl, sl, #8
  405bee:	9b02      	ldr	r3, [sp, #8]
  405bf0:	0759      	lsls	r1, r3, #29
  405bf2:	d504      	bpl.n	405bfe <_vfiprintf_r+0x8e6>
  405bf4:	9b08      	ldr	r3, [sp, #32]
  405bf6:	9901      	ldr	r1, [sp, #4]
  405bf8:	1a5c      	subs	r4, r3, r1
  405bfa:	2c00      	cmp	r4, #0
  405bfc:	dc81      	bgt.n	405b02 <_vfiprintf_r+0x7ea>
  405bfe:	9b03      	ldr	r3, [sp, #12]
  405c00:	9908      	ldr	r1, [sp, #32]
  405c02:	9801      	ldr	r0, [sp, #4]
  405c04:	4281      	cmp	r1, r0
  405c06:	bfac      	ite	ge
  405c08:	185b      	addge	r3, r3, r1
  405c0a:	181b      	addlt	r3, r3, r0
  405c0c:	9303      	str	r3, [sp, #12]
  405c0e:	bb72      	cbnz	r2, 405c6e <_vfiprintf_r+0x956>
  405c10:	2300      	movs	r3, #0
  405c12:	9310      	str	r3, [sp, #64]	; 0x40
  405c14:	46ca      	mov	sl, r9
  405c16:	f7ff bbbc 	b.w	405392 <_vfiprintf_r+0x7a>
  405c1a:	aa0f      	add	r2, sp, #60	; 0x3c
  405c1c:	9904      	ldr	r1, [sp, #16]
  405c1e:	4620      	mov	r0, r4
  405c20:	f7ff fb3a 	bl	405298 <__sprint_r.part.0>
  405c24:	bb50      	cbnz	r0, 405c7c <_vfiprintf_r+0x964>
  405c26:	9910      	ldr	r1, [sp, #64]	; 0x40
  405c28:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405c2a:	f101 0e01 	add.w	lr, r1, #1
  405c2e:	46cc      	mov	ip, r9
  405c30:	e548      	b.n	4056c4 <_vfiprintf_r+0x3ac>
  405c32:	2a00      	cmp	r2, #0
  405c34:	f040 8140 	bne.w	405eb8 <_vfiprintf_r+0xba0>
  405c38:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405c3c:	2900      	cmp	r1, #0
  405c3e:	f000 811b 	beq.w	405e78 <_vfiprintf_r+0xb60>
  405c42:	2201      	movs	r2, #1
  405c44:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405c48:	4610      	mov	r0, r2
  405c4a:	921d      	str	r2, [sp, #116]	; 0x74
  405c4c:	911c      	str	r1, [sp, #112]	; 0x70
  405c4e:	46ca      	mov	sl, r9
  405c50:	4601      	mov	r1, r0
  405c52:	f10a 0a08 	add.w	sl, sl, #8
  405c56:	3001      	adds	r0, #1
  405c58:	e507      	b.n	40566a <_vfiprintf_r+0x352>
  405c5a:	9b02      	ldr	r3, [sp, #8]
  405c5c:	2a01      	cmp	r2, #1
  405c5e:	f000 8098 	beq.w	405d92 <_vfiprintf_r+0xa7a>
  405c62:	2a02      	cmp	r2, #2
  405c64:	d10d      	bne.n	405c82 <_vfiprintf_r+0x96a>
  405c66:	9302      	str	r3, [sp, #8]
  405c68:	2600      	movs	r6, #0
  405c6a:	2700      	movs	r7, #0
  405c6c:	e5b0      	b.n	4057d0 <_vfiprintf_r+0x4b8>
  405c6e:	aa0f      	add	r2, sp, #60	; 0x3c
  405c70:	9904      	ldr	r1, [sp, #16]
  405c72:	9806      	ldr	r0, [sp, #24]
  405c74:	f7ff fb10 	bl	405298 <__sprint_r.part.0>
  405c78:	2800      	cmp	r0, #0
  405c7a:	d0c9      	beq.n	405c10 <_vfiprintf_r+0x8f8>
  405c7c:	f8dd b010 	ldr.w	fp, [sp, #16]
  405c80:	e797      	b.n	405bb2 <_vfiprintf_r+0x89a>
  405c82:	9302      	str	r3, [sp, #8]
  405c84:	2600      	movs	r6, #0
  405c86:	2700      	movs	r7, #0
  405c88:	4649      	mov	r1, r9
  405c8a:	e000      	b.n	405c8e <_vfiprintf_r+0x976>
  405c8c:	4659      	mov	r1, fp
  405c8e:	08f2      	lsrs	r2, r6, #3
  405c90:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405c94:	08f8      	lsrs	r0, r7, #3
  405c96:	f006 0307 	and.w	r3, r6, #7
  405c9a:	4607      	mov	r7, r0
  405c9c:	4616      	mov	r6, r2
  405c9e:	3330      	adds	r3, #48	; 0x30
  405ca0:	ea56 0207 	orrs.w	r2, r6, r7
  405ca4:	f801 3c01 	strb.w	r3, [r1, #-1]
  405ca8:	f101 3bff 	add.w	fp, r1, #4294967295
  405cac:	d1ee      	bne.n	405c8c <_vfiprintf_r+0x974>
  405cae:	9a02      	ldr	r2, [sp, #8]
  405cb0:	07d6      	lsls	r6, r2, #31
  405cb2:	f57f ad9d 	bpl.w	4057f0 <_vfiprintf_r+0x4d8>
  405cb6:	2b30      	cmp	r3, #48	; 0x30
  405cb8:	f43f ad9a 	beq.w	4057f0 <_vfiprintf_r+0x4d8>
  405cbc:	3902      	subs	r1, #2
  405cbe:	2330      	movs	r3, #48	; 0x30
  405cc0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  405cc4:	eba9 0301 	sub.w	r3, r9, r1
  405cc8:	9305      	str	r3, [sp, #20]
  405cca:	468b      	mov	fp, r1
  405ccc:	e476      	b.n	4055bc <_vfiprintf_r+0x2a4>
  405cce:	9b03      	ldr	r3, [sp, #12]
  405cd0:	9a08      	ldr	r2, [sp, #32]
  405cd2:	428a      	cmp	r2, r1
  405cd4:	bfac      	ite	ge
  405cd6:	189b      	addge	r3, r3, r2
  405cd8:	185b      	addlt	r3, r3, r1
  405cda:	9303      	str	r3, [sp, #12]
  405cdc:	e798      	b.n	405c10 <_vfiprintf_r+0x8f8>
  405cde:	2202      	movs	r2, #2
  405ce0:	e44d      	b.n	40557e <_vfiprintf_r+0x266>
  405ce2:	2f00      	cmp	r7, #0
  405ce4:	bf08      	it	eq
  405ce6:	2e0a      	cmpeq	r6, #10
  405ce8:	d352      	bcc.n	405d90 <_vfiprintf_r+0xa78>
  405cea:	46cb      	mov	fp, r9
  405cec:	4630      	mov	r0, r6
  405cee:	4639      	mov	r1, r7
  405cf0:	220a      	movs	r2, #10
  405cf2:	2300      	movs	r3, #0
  405cf4:	f001 fc40 	bl	407578 <__aeabi_uldivmod>
  405cf8:	3230      	adds	r2, #48	; 0x30
  405cfa:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  405cfe:	4630      	mov	r0, r6
  405d00:	4639      	mov	r1, r7
  405d02:	2300      	movs	r3, #0
  405d04:	220a      	movs	r2, #10
  405d06:	f001 fc37 	bl	407578 <__aeabi_uldivmod>
  405d0a:	4606      	mov	r6, r0
  405d0c:	460f      	mov	r7, r1
  405d0e:	ea56 0307 	orrs.w	r3, r6, r7
  405d12:	d1eb      	bne.n	405cec <_vfiprintf_r+0x9d4>
  405d14:	e56c      	b.n	4057f0 <_vfiprintf_r+0x4d8>
  405d16:	9405      	str	r4, [sp, #20]
  405d18:	46cb      	mov	fp, r9
  405d1a:	e44f      	b.n	4055bc <_vfiprintf_r+0x2a4>
  405d1c:	aa0f      	add	r2, sp, #60	; 0x3c
  405d1e:	9904      	ldr	r1, [sp, #16]
  405d20:	9806      	ldr	r0, [sp, #24]
  405d22:	f7ff fab9 	bl	405298 <__sprint_r.part.0>
  405d26:	2800      	cmp	r0, #0
  405d28:	d1a8      	bne.n	405c7c <_vfiprintf_r+0x964>
  405d2a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d2c:	46ca      	mov	sl, r9
  405d2e:	e75e      	b.n	405bee <_vfiprintf_r+0x8d6>
  405d30:	aa0f      	add	r2, sp, #60	; 0x3c
  405d32:	9904      	ldr	r1, [sp, #16]
  405d34:	9806      	ldr	r0, [sp, #24]
  405d36:	f7ff faaf 	bl	405298 <__sprint_r.part.0>
  405d3a:	2800      	cmp	r0, #0
  405d3c:	d19e      	bne.n	405c7c <_vfiprintf_r+0x964>
  405d3e:	46ca      	mov	sl, r9
  405d40:	f7ff bbc0 	b.w	4054c4 <_vfiprintf_r+0x1ac>
  405d44:	0040832c 	.word	0x0040832c
  405d48:	0040831c 	.word	0x0040831c
  405d4c:	3104      	adds	r1, #4
  405d4e:	6816      	ldr	r6, [r2, #0]
  405d50:	9107      	str	r1, [sp, #28]
  405d52:	2201      	movs	r2, #1
  405d54:	2700      	movs	r7, #0
  405d56:	e412      	b.n	40557e <_vfiprintf_r+0x266>
  405d58:	9807      	ldr	r0, [sp, #28]
  405d5a:	4601      	mov	r1, r0
  405d5c:	3104      	adds	r1, #4
  405d5e:	6806      	ldr	r6, [r0, #0]
  405d60:	9107      	str	r1, [sp, #28]
  405d62:	2700      	movs	r7, #0
  405d64:	e40b      	b.n	40557e <_vfiprintf_r+0x266>
  405d66:	680e      	ldr	r6, [r1, #0]
  405d68:	3104      	adds	r1, #4
  405d6a:	9107      	str	r1, [sp, #28]
  405d6c:	2700      	movs	r7, #0
  405d6e:	e591      	b.n	405894 <_vfiprintf_r+0x57c>
  405d70:	9907      	ldr	r1, [sp, #28]
  405d72:	680e      	ldr	r6, [r1, #0]
  405d74:	460a      	mov	r2, r1
  405d76:	17f7      	asrs	r7, r6, #31
  405d78:	3204      	adds	r2, #4
  405d7a:	9207      	str	r2, [sp, #28]
  405d7c:	4630      	mov	r0, r6
  405d7e:	4639      	mov	r1, r7
  405d80:	e50f      	b.n	4057a2 <_vfiprintf_r+0x48a>
  405d82:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405d86:	f000 fe7f 	bl	406a88 <__retarget_lock_release_recursive>
  405d8a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405d8e:	e71a      	b.n	405bc6 <_vfiprintf_r+0x8ae>
  405d90:	9b02      	ldr	r3, [sp, #8]
  405d92:	9302      	str	r3, [sp, #8]
  405d94:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405d98:	3630      	adds	r6, #48	; 0x30
  405d9a:	2301      	movs	r3, #1
  405d9c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405da0:	9305      	str	r3, [sp, #20]
  405da2:	e40b      	b.n	4055bc <_vfiprintf_r+0x2a4>
  405da4:	aa0f      	add	r2, sp, #60	; 0x3c
  405da6:	9904      	ldr	r1, [sp, #16]
  405da8:	9806      	ldr	r0, [sp, #24]
  405daa:	f7ff fa75 	bl	405298 <__sprint_r.part.0>
  405dae:	2800      	cmp	r0, #0
  405db0:	f47f af64 	bne.w	405c7c <_vfiprintf_r+0x964>
  405db4:	9910      	ldr	r1, [sp, #64]	; 0x40
  405db6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405db8:	1c48      	adds	r0, r1, #1
  405dba:	46ca      	mov	sl, r9
  405dbc:	e651      	b.n	405a62 <_vfiprintf_r+0x74a>
  405dbe:	aa0f      	add	r2, sp, #60	; 0x3c
  405dc0:	9904      	ldr	r1, [sp, #16]
  405dc2:	9806      	ldr	r0, [sp, #24]
  405dc4:	f7ff fa68 	bl	405298 <__sprint_r.part.0>
  405dc8:	2800      	cmp	r0, #0
  405dca:	f47f af57 	bne.w	405c7c <_vfiprintf_r+0x964>
  405dce:	9910      	ldr	r1, [sp, #64]	; 0x40
  405dd0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405dd2:	1c48      	adds	r0, r1, #1
  405dd4:	46ca      	mov	sl, r9
  405dd6:	e448      	b.n	40566a <_vfiprintf_r+0x352>
  405dd8:	2a00      	cmp	r2, #0
  405dda:	f040 8091 	bne.w	405f00 <_vfiprintf_r+0xbe8>
  405dde:	2001      	movs	r0, #1
  405de0:	4611      	mov	r1, r2
  405de2:	46ca      	mov	sl, r9
  405de4:	e641      	b.n	405a6a <_vfiprintf_r+0x752>
  405de6:	aa0f      	add	r2, sp, #60	; 0x3c
  405de8:	9904      	ldr	r1, [sp, #16]
  405dea:	9806      	ldr	r0, [sp, #24]
  405dec:	f7ff fa54 	bl	405298 <__sprint_r.part.0>
  405df0:	2800      	cmp	r0, #0
  405df2:	f47f af43 	bne.w	405c7c <_vfiprintf_r+0x964>
  405df6:	9810      	ldr	r0, [sp, #64]	; 0x40
  405df8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405dfa:	3001      	adds	r0, #1
  405dfc:	46ca      	mov	sl, r9
  405dfe:	e667      	b.n	405ad0 <_vfiprintf_r+0x7b8>
  405e00:	46d3      	mov	fp, sl
  405e02:	e6d6      	b.n	405bb2 <_vfiprintf_r+0x89a>
  405e04:	9e07      	ldr	r6, [sp, #28]
  405e06:	3607      	adds	r6, #7
  405e08:	f026 0207 	bic.w	r2, r6, #7
  405e0c:	f102 0108 	add.w	r1, r2, #8
  405e10:	e9d2 6700 	ldrd	r6, r7, [r2]
  405e14:	9107      	str	r1, [sp, #28]
  405e16:	2201      	movs	r2, #1
  405e18:	f7ff bbb1 	b.w	40557e <_vfiprintf_r+0x266>
  405e1c:	9e07      	ldr	r6, [sp, #28]
  405e1e:	3607      	adds	r6, #7
  405e20:	f026 0607 	bic.w	r6, r6, #7
  405e24:	e9d6 0100 	ldrd	r0, r1, [r6]
  405e28:	f106 0208 	add.w	r2, r6, #8
  405e2c:	9207      	str	r2, [sp, #28]
  405e2e:	4606      	mov	r6, r0
  405e30:	460f      	mov	r7, r1
  405e32:	e4b6      	b.n	4057a2 <_vfiprintf_r+0x48a>
  405e34:	9e07      	ldr	r6, [sp, #28]
  405e36:	3607      	adds	r6, #7
  405e38:	f026 0207 	bic.w	r2, r6, #7
  405e3c:	f102 0108 	add.w	r1, r2, #8
  405e40:	e9d2 6700 	ldrd	r6, r7, [r2]
  405e44:	9107      	str	r1, [sp, #28]
  405e46:	2200      	movs	r2, #0
  405e48:	f7ff bb99 	b.w	40557e <_vfiprintf_r+0x266>
  405e4c:	9e07      	ldr	r6, [sp, #28]
  405e4e:	3607      	adds	r6, #7
  405e50:	f026 0107 	bic.w	r1, r6, #7
  405e54:	f101 0008 	add.w	r0, r1, #8
  405e58:	9007      	str	r0, [sp, #28]
  405e5a:	e9d1 6700 	ldrd	r6, r7, [r1]
  405e5e:	e519      	b.n	405894 <_vfiprintf_r+0x57c>
  405e60:	46cb      	mov	fp, r9
  405e62:	f7ff bbab 	b.w	4055bc <_vfiprintf_r+0x2a4>
  405e66:	252d      	movs	r5, #45	; 0x2d
  405e68:	4276      	negs	r6, r6
  405e6a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405e6e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405e72:	2201      	movs	r2, #1
  405e74:	f7ff bb88 	b.w	405588 <_vfiprintf_r+0x270>
  405e78:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405e7a:	b9b3      	cbnz	r3, 405eaa <_vfiprintf_r+0xb92>
  405e7c:	4611      	mov	r1, r2
  405e7e:	2001      	movs	r0, #1
  405e80:	46ca      	mov	sl, r9
  405e82:	e5f2      	b.n	405a6a <_vfiprintf_r+0x752>
  405e84:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405e88:	f000 fdfe 	bl	406a88 <__retarget_lock_release_recursive>
  405e8c:	f04f 33ff 	mov.w	r3, #4294967295
  405e90:	9303      	str	r3, [sp, #12]
  405e92:	f7ff bb50 	b.w	405536 <_vfiprintf_r+0x21e>
  405e96:	aa0f      	add	r2, sp, #60	; 0x3c
  405e98:	9904      	ldr	r1, [sp, #16]
  405e9a:	9806      	ldr	r0, [sp, #24]
  405e9c:	f7ff f9fc 	bl	405298 <__sprint_r.part.0>
  405ea0:	2800      	cmp	r0, #0
  405ea2:	f47f aeeb 	bne.w	405c7c <_vfiprintf_r+0x964>
  405ea6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ea8:	e6a9      	b.n	405bfe <_vfiprintf_r+0x8e6>
  405eaa:	ab0e      	add	r3, sp, #56	; 0x38
  405eac:	2202      	movs	r2, #2
  405eae:	931c      	str	r3, [sp, #112]	; 0x70
  405eb0:	921d      	str	r2, [sp, #116]	; 0x74
  405eb2:	2001      	movs	r0, #1
  405eb4:	46ca      	mov	sl, r9
  405eb6:	e5d0      	b.n	405a5a <_vfiprintf_r+0x742>
  405eb8:	aa0f      	add	r2, sp, #60	; 0x3c
  405eba:	9904      	ldr	r1, [sp, #16]
  405ebc:	9806      	ldr	r0, [sp, #24]
  405ebe:	f7ff f9eb 	bl	405298 <__sprint_r.part.0>
  405ec2:	2800      	cmp	r0, #0
  405ec4:	f47f aeda 	bne.w	405c7c <_vfiprintf_r+0x964>
  405ec8:	9910      	ldr	r1, [sp, #64]	; 0x40
  405eca:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ecc:	1c48      	adds	r0, r1, #1
  405ece:	46ca      	mov	sl, r9
  405ed0:	e5a4      	b.n	405a1c <_vfiprintf_r+0x704>
  405ed2:	9a07      	ldr	r2, [sp, #28]
  405ed4:	9903      	ldr	r1, [sp, #12]
  405ed6:	6813      	ldr	r3, [r2, #0]
  405ed8:	17cd      	asrs	r5, r1, #31
  405eda:	4608      	mov	r0, r1
  405edc:	3204      	adds	r2, #4
  405ede:	4629      	mov	r1, r5
  405ee0:	9207      	str	r2, [sp, #28]
  405ee2:	e9c3 0100 	strd	r0, r1, [r3]
  405ee6:	f7ff ba54 	b.w	405392 <_vfiprintf_r+0x7a>
  405eea:	4658      	mov	r0, fp
  405eec:	9607      	str	r6, [sp, #28]
  405eee:	9302      	str	r3, [sp, #8]
  405ef0:	f001 f906 	bl	407100 <strlen>
  405ef4:	2400      	movs	r4, #0
  405ef6:	9005      	str	r0, [sp, #20]
  405ef8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405efc:	f7ff bb5e 	b.w	4055bc <_vfiprintf_r+0x2a4>
  405f00:	aa0f      	add	r2, sp, #60	; 0x3c
  405f02:	9904      	ldr	r1, [sp, #16]
  405f04:	9806      	ldr	r0, [sp, #24]
  405f06:	f7ff f9c7 	bl	405298 <__sprint_r.part.0>
  405f0a:	2800      	cmp	r0, #0
  405f0c:	f47f aeb6 	bne.w	405c7c <_vfiprintf_r+0x964>
  405f10:	9910      	ldr	r1, [sp, #64]	; 0x40
  405f12:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405f14:	1c48      	adds	r0, r1, #1
  405f16:	46ca      	mov	sl, r9
  405f18:	e5a7      	b.n	405a6a <_vfiprintf_r+0x752>
  405f1a:	9910      	ldr	r1, [sp, #64]	; 0x40
  405f1c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405f1e:	4e20      	ldr	r6, [pc, #128]	; (405fa0 <_vfiprintf_r+0xc88>)
  405f20:	3101      	adds	r1, #1
  405f22:	f7ff bb90 	b.w	405646 <_vfiprintf_r+0x32e>
  405f26:	2c06      	cmp	r4, #6
  405f28:	bf28      	it	cs
  405f2a:	2406      	movcs	r4, #6
  405f2c:	9405      	str	r4, [sp, #20]
  405f2e:	9607      	str	r6, [sp, #28]
  405f30:	9401      	str	r4, [sp, #4]
  405f32:	f8df b070 	ldr.w	fp, [pc, #112]	; 405fa4 <_vfiprintf_r+0xc8c>
  405f36:	e4d5      	b.n	4058e4 <_vfiprintf_r+0x5cc>
  405f38:	9810      	ldr	r0, [sp, #64]	; 0x40
  405f3a:	4e19      	ldr	r6, [pc, #100]	; (405fa0 <_vfiprintf_r+0xc88>)
  405f3c:	3001      	adds	r0, #1
  405f3e:	e603      	b.n	405b48 <_vfiprintf_r+0x830>
  405f40:	9405      	str	r4, [sp, #20]
  405f42:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405f46:	9607      	str	r6, [sp, #28]
  405f48:	9302      	str	r3, [sp, #8]
  405f4a:	4604      	mov	r4, r0
  405f4c:	f7ff bb36 	b.w	4055bc <_vfiprintf_r+0x2a4>
  405f50:	4686      	mov	lr, r0
  405f52:	f7ff bbce 	b.w	4056f2 <_vfiprintf_r+0x3da>
  405f56:	9806      	ldr	r0, [sp, #24]
  405f58:	aa0f      	add	r2, sp, #60	; 0x3c
  405f5a:	4659      	mov	r1, fp
  405f5c:	f7ff f99c 	bl	405298 <__sprint_r.part.0>
  405f60:	2800      	cmp	r0, #0
  405f62:	f43f ae24 	beq.w	405bae <_vfiprintf_r+0x896>
  405f66:	e624      	b.n	405bb2 <_vfiprintf_r+0x89a>
  405f68:	9907      	ldr	r1, [sp, #28]
  405f6a:	f898 2001 	ldrb.w	r2, [r8, #1]
  405f6e:	680c      	ldr	r4, [r1, #0]
  405f70:	3104      	adds	r1, #4
  405f72:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405f76:	46b8      	mov	r8, r7
  405f78:	9107      	str	r1, [sp, #28]
  405f7a:	f7ff ba3f 	b.w	4053fc <_vfiprintf_r+0xe4>
  405f7e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f82:	e43c      	b.n	4057fe <_vfiprintf_r+0x4e6>
  405f84:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f88:	e521      	b.n	4059ce <_vfiprintf_r+0x6b6>
  405f8a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f8e:	f7ff bbf4 	b.w	40577a <_vfiprintf_r+0x462>
  405f92:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f96:	e491      	b.n	4058bc <_vfiprintf_r+0x5a4>
  405f98:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f9c:	e469      	b.n	405872 <_vfiprintf_r+0x55a>
  405f9e:	bf00      	nop
  405fa0:	0040831c 	.word	0x0040831c
  405fa4:	00408314 	.word	0x00408314

00405fa8 <__sbprintf>:
  405fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405fac:	460c      	mov	r4, r1
  405fae:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405fb2:	8989      	ldrh	r1, [r1, #12]
  405fb4:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405fb6:	89e5      	ldrh	r5, [r4, #14]
  405fb8:	9619      	str	r6, [sp, #100]	; 0x64
  405fba:	f021 0102 	bic.w	r1, r1, #2
  405fbe:	4606      	mov	r6, r0
  405fc0:	69e0      	ldr	r0, [r4, #28]
  405fc2:	f8ad 100c 	strh.w	r1, [sp, #12]
  405fc6:	4617      	mov	r7, r2
  405fc8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  405fcc:	6a62      	ldr	r2, [r4, #36]	; 0x24
  405fce:	f8ad 500e 	strh.w	r5, [sp, #14]
  405fd2:	4698      	mov	r8, r3
  405fd4:	ad1a      	add	r5, sp, #104	; 0x68
  405fd6:	2300      	movs	r3, #0
  405fd8:	9007      	str	r0, [sp, #28]
  405fda:	a816      	add	r0, sp, #88	; 0x58
  405fdc:	9209      	str	r2, [sp, #36]	; 0x24
  405fde:	9306      	str	r3, [sp, #24]
  405fe0:	9500      	str	r5, [sp, #0]
  405fe2:	9504      	str	r5, [sp, #16]
  405fe4:	9102      	str	r1, [sp, #8]
  405fe6:	9105      	str	r1, [sp, #20]
  405fe8:	f000 fd48 	bl	406a7c <__retarget_lock_init_recursive>
  405fec:	4643      	mov	r3, r8
  405fee:	463a      	mov	r2, r7
  405ff0:	4669      	mov	r1, sp
  405ff2:	4630      	mov	r0, r6
  405ff4:	f7ff f990 	bl	405318 <_vfiprintf_r>
  405ff8:	1e05      	subs	r5, r0, #0
  405ffa:	db07      	blt.n	40600c <__sbprintf+0x64>
  405ffc:	4630      	mov	r0, r6
  405ffe:	4669      	mov	r1, sp
  406000:	f000 f928 	bl	406254 <_fflush_r>
  406004:	2800      	cmp	r0, #0
  406006:	bf18      	it	ne
  406008:	f04f 35ff 	movne.w	r5, #4294967295
  40600c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  406010:	065b      	lsls	r3, r3, #25
  406012:	d503      	bpl.n	40601c <__sbprintf+0x74>
  406014:	89a3      	ldrh	r3, [r4, #12]
  406016:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40601a:	81a3      	strh	r3, [r4, #12]
  40601c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40601e:	f000 fd2f 	bl	406a80 <__retarget_lock_close_recursive>
  406022:	4628      	mov	r0, r5
  406024:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  406028:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040602c <__swsetup_r>:
  40602c:	b538      	push	{r3, r4, r5, lr}
  40602e:	4b30      	ldr	r3, [pc, #192]	; (4060f0 <__swsetup_r+0xc4>)
  406030:	681b      	ldr	r3, [r3, #0]
  406032:	4605      	mov	r5, r0
  406034:	460c      	mov	r4, r1
  406036:	b113      	cbz	r3, 40603e <__swsetup_r+0x12>
  406038:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40603a:	2a00      	cmp	r2, #0
  40603c:	d038      	beq.n	4060b0 <__swsetup_r+0x84>
  40603e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406042:	b293      	uxth	r3, r2
  406044:	0718      	lsls	r0, r3, #28
  406046:	d50c      	bpl.n	406062 <__swsetup_r+0x36>
  406048:	6920      	ldr	r0, [r4, #16]
  40604a:	b1a8      	cbz	r0, 406078 <__swsetup_r+0x4c>
  40604c:	f013 0201 	ands.w	r2, r3, #1
  406050:	d01e      	beq.n	406090 <__swsetup_r+0x64>
  406052:	6963      	ldr	r3, [r4, #20]
  406054:	2200      	movs	r2, #0
  406056:	425b      	negs	r3, r3
  406058:	61a3      	str	r3, [r4, #24]
  40605a:	60a2      	str	r2, [r4, #8]
  40605c:	b1f0      	cbz	r0, 40609c <__swsetup_r+0x70>
  40605e:	2000      	movs	r0, #0
  406060:	bd38      	pop	{r3, r4, r5, pc}
  406062:	06d9      	lsls	r1, r3, #27
  406064:	d53c      	bpl.n	4060e0 <__swsetup_r+0xb4>
  406066:	0758      	lsls	r0, r3, #29
  406068:	d426      	bmi.n	4060b8 <__swsetup_r+0x8c>
  40606a:	6920      	ldr	r0, [r4, #16]
  40606c:	f042 0308 	orr.w	r3, r2, #8
  406070:	81a3      	strh	r3, [r4, #12]
  406072:	b29b      	uxth	r3, r3
  406074:	2800      	cmp	r0, #0
  406076:	d1e9      	bne.n	40604c <__swsetup_r+0x20>
  406078:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40607c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406080:	d0e4      	beq.n	40604c <__swsetup_r+0x20>
  406082:	4628      	mov	r0, r5
  406084:	4621      	mov	r1, r4
  406086:	f000 fd2f 	bl	406ae8 <__smakebuf_r>
  40608a:	89a3      	ldrh	r3, [r4, #12]
  40608c:	6920      	ldr	r0, [r4, #16]
  40608e:	e7dd      	b.n	40604c <__swsetup_r+0x20>
  406090:	0799      	lsls	r1, r3, #30
  406092:	bf58      	it	pl
  406094:	6962      	ldrpl	r2, [r4, #20]
  406096:	60a2      	str	r2, [r4, #8]
  406098:	2800      	cmp	r0, #0
  40609a:	d1e0      	bne.n	40605e <__swsetup_r+0x32>
  40609c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4060a0:	061a      	lsls	r2, r3, #24
  4060a2:	d5dd      	bpl.n	406060 <__swsetup_r+0x34>
  4060a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4060a8:	81a3      	strh	r3, [r4, #12]
  4060aa:	f04f 30ff 	mov.w	r0, #4294967295
  4060ae:	bd38      	pop	{r3, r4, r5, pc}
  4060b0:	4618      	mov	r0, r3
  4060b2:	f000 f927 	bl	406304 <__sinit>
  4060b6:	e7c2      	b.n	40603e <__swsetup_r+0x12>
  4060b8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4060ba:	b151      	cbz	r1, 4060d2 <__swsetup_r+0xa6>
  4060bc:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4060c0:	4299      	cmp	r1, r3
  4060c2:	d004      	beq.n	4060ce <__swsetup_r+0xa2>
  4060c4:	4628      	mov	r0, r5
  4060c6:	f000 fa43 	bl	406550 <_free_r>
  4060ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4060ce:	2300      	movs	r3, #0
  4060d0:	6323      	str	r3, [r4, #48]	; 0x30
  4060d2:	2300      	movs	r3, #0
  4060d4:	6920      	ldr	r0, [r4, #16]
  4060d6:	6063      	str	r3, [r4, #4]
  4060d8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4060dc:	6020      	str	r0, [r4, #0]
  4060de:	e7c5      	b.n	40606c <__swsetup_r+0x40>
  4060e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4060e4:	2309      	movs	r3, #9
  4060e6:	602b      	str	r3, [r5, #0]
  4060e8:	f04f 30ff 	mov.w	r0, #4294967295
  4060ec:	81a2      	strh	r2, [r4, #12]
  4060ee:	bd38      	pop	{r3, r4, r5, pc}
  4060f0:	20400050 	.word	0x20400050

004060f4 <register_fini>:
  4060f4:	4b02      	ldr	r3, [pc, #8]	; (406100 <register_fini+0xc>)
  4060f6:	b113      	cbz	r3, 4060fe <register_fini+0xa>
  4060f8:	4802      	ldr	r0, [pc, #8]	; (406104 <register_fini+0x10>)
  4060fa:	f000 b805 	b.w	406108 <atexit>
  4060fe:	4770      	bx	lr
  406100:	00000000 	.word	0x00000000
  406104:	00406375 	.word	0x00406375

00406108 <atexit>:
  406108:	2300      	movs	r3, #0
  40610a:	4601      	mov	r1, r0
  40610c:	461a      	mov	r2, r3
  40610e:	4618      	mov	r0, r3
  406110:	f001 b90a 	b.w	407328 <__register_exitproc>

00406114 <__sflush_r>:
  406114:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406118:	b29a      	uxth	r2, r3
  40611a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40611e:	460d      	mov	r5, r1
  406120:	0711      	lsls	r1, r2, #28
  406122:	4680      	mov	r8, r0
  406124:	d43a      	bmi.n	40619c <__sflush_r+0x88>
  406126:	686a      	ldr	r2, [r5, #4]
  406128:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40612c:	2a00      	cmp	r2, #0
  40612e:	81ab      	strh	r3, [r5, #12]
  406130:	dd6f      	ble.n	406212 <__sflush_r+0xfe>
  406132:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406134:	2c00      	cmp	r4, #0
  406136:	d049      	beq.n	4061cc <__sflush_r+0xb8>
  406138:	2200      	movs	r2, #0
  40613a:	b29b      	uxth	r3, r3
  40613c:	f8d8 6000 	ldr.w	r6, [r8]
  406140:	f8c8 2000 	str.w	r2, [r8]
  406144:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  406148:	d067      	beq.n	40621a <__sflush_r+0x106>
  40614a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40614c:	075f      	lsls	r7, r3, #29
  40614e:	d505      	bpl.n	40615c <__sflush_r+0x48>
  406150:	6869      	ldr	r1, [r5, #4]
  406152:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406154:	1a52      	subs	r2, r2, r1
  406156:	b10b      	cbz	r3, 40615c <__sflush_r+0x48>
  406158:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40615a:	1ad2      	subs	r2, r2, r3
  40615c:	2300      	movs	r3, #0
  40615e:	69e9      	ldr	r1, [r5, #28]
  406160:	4640      	mov	r0, r8
  406162:	47a0      	blx	r4
  406164:	1c44      	adds	r4, r0, #1
  406166:	d03c      	beq.n	4061e2 <__sflush_r+0xce>
  406168:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40616c:	692a      	ldr	r2, [r5, #16]
  40616e:	602a      	str	r2, [r5, #0]
  406170:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406174:	2200      	movs	r2, #0
  406176:	81ab      	strh	r3, [r5, #12]
  406178:	04db      	lsls	r3, r3, #19
  40617a:	606a      	str	r2, [r5, #4]
  40617c:	d447      	bmi.n	40620e <__sflush_r+0xfa>
  40617e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406180:	f8c8 6000 	str.w	r6, [r8]
  406184:	b311      	cbz	r1, 4061cc <__sflush_r+0xb8>
  406186:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40618a:	4299      	cmp	r1, r3
  40618c:	d002      	beq.n	406194 <__sflush_r+0x80>
  40618e:	4640      	mov	r0, r8
  406190:	f000 f9de 	bl	406550 <_free_r>
  406194:	2000      	movs	r0, #0
  406196:	6328      	str	r0, [r5, #48]	; 0x30
  406198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40619c:	692e      	ldr	r6, [r5, #16]
  40619e:	b1ae      	cbz	r6, 4061cc <__sflush_r+0xb8>
  4061a0:	682c      	ldr	r4, [r5, #0]
  4061a2:	602e      	str	r6, [r5, #0]
  4061a4:	0791      	lsls	r1, r2, #30
  4061a6:	bf0c      	ite	eq
  4061a8:	696b      	ldreq	r3, [r5, #20]
  4061aa:	2300      	movne	r3, #0
  4061ac:	1ba4      	subs	r4, r4, r6
  4061ae:	60ab      	str	r3, [r5, #8]
  4061b0:	e00a      	b.n	4061c8 <__sflush_r+0xb4>
  4061b2:	4623      	mov	r3, r4
  4061b4:	4632      	mov	r2, r6
  4061b6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4061b8:	69e9      	ldr	r1, [r5, #28]
  4061ba:	4640      	mov	r0, r8
  4061bc:	47b8      	blx	r7
  4061be:	2800      	cmp	r0, #0
  4061c0:	eba4 0400 	sub.w	r4, r4, r0
  4061c4:	4406      	add	r6, r0
  4061c6:	dd04      	ble.n	4061d2 <__sflush_r+0xbe>
  4061c8:	2c00      	cmp	r4, #0
  4061ca:	dcf2      	bgt.n	4061b2 <__sflush_r+0x9e>
  4061cc:	2000      	movs	r0, #0
  4061ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061d2:	89ab      	ldrh	r3, [r5, #12]
  4061d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4061d8:	81ab      	strh	r3, [r5, #12]
  4061da:	f04f 30ff 	mov.w	r0, #4294967295
  4061de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4061e2:	f8d8 4000 	ldr.w	r4, [r8]
  4061e6:	2c1d      	cmp	r4, #29
  4061e8:	d8f3      	bhi.n	4061d2 <__sflush_r+0xbe>
  4061ea:	4b19      	ldr	r3, [pc, #100]	; (406250 <__sflush_r+0x13c>)
  4061ec:	40e3      	lsrs	r3, r4
  4061ee:	43db      	mvns	r3, r3
  4061f0:	f013 0301 	ands.w	r3, r3, #1
  4061f4:	d1ed      	bne.n	4061d2 <__sflush_r+0xbe>
  4061f6:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4061fa:	606b      	str	r3, [r5, #4]
  4061fc:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406200:	6929      	ldr	r1, [r5, #16]
  406202:	81ab      	strh	r3, [r5, #12]
  406204:	04da      	lsls	r2, r3, #19
  406206:	6029      	str	r1, [r5, #0]
  406208:	d5b9      	bpl.n	40617e <__sflush_r+0x6a>
  40620a:	2c00      	cmp	r4, #0
  40620c:	d1b7      	bne.n	40617e <__sflush_r+0x6a>
  40620e:	6528      	str	r0, [r5, #80]	; 0x50
  406210:	e7b5      	b.n	40617e <__sflush_r+0x6a>
  406212:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406214:	2a00      	cmp	r2, #0
  406216:	dc8c      	bgt.n	406132 <__sflush_r+0x1e>
  406218:	e7d8      	b.n	4061cc <__sflush_r+0xb8>
  40621a:	2301      	movs	r3, #1
  40621c:	69e9      	ldr	r1, [r5, #28]
  40621e:	4640      	mov	r0, r8
  406220:	47a0      	blx	r4
  406222:	1c43      	adds	r3, r0, #1
  406224:	4602      	mov	r2, r0
  406226:	d002      	beq.n	40622e <__sflush_r+0x11a>
  406228:	89ab      	ldrh	r3, [r5, #12]
  40622a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40622c:	e78e      	b.n	40614c <__sflush_r+0x38>
  40622e:	f8d8 3000 	ldr.w	r3, [r8]
  406232:	2b00      	cmp	r3, #0
  406234:	d0f8      	beq.n	406228 <__sflush_r+0x114>
  406236:	2b1d      	cmp	r3, #29
  406238:	d001      	beq.n	40623e <__sflush_r+0x12a>
  40623a:	2b16      	cmp	r3, #22
  40623c:	d102      	bne.n	406244 <__sflush_r+0x130>
  40623e:	f8c8 6000 	str.w	r6, [r8]
  406242:	e7c3      	b.n	4061cc <__sflush_r+0xb8>
  406244:	89ab      	ldrh	r3, [r5, #12]
  406246:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40624a:	81ab      	strh	r3, [r5, #12]
  40624c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406250:	20400001 	.word	0x20400001

00406254 <_fflush_r>:
  406254:	b538      	push	{r3, r4, r5, lr}
  406256:	460d      	mov	r5, r1
  406258:	4604      	mov	r4, r0
  40625a:	b108      	cbz	r0, 406260 <_fflush_r+0xc>
  40625c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40625e:	b1bb      	cbz	r3, 406290 <_fflush_r+0x3c>
  406260:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406264:	b188      	cbz	r0, 40628a <_fflush_r+0x36>
  406266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406268:	07db      	lsls	r3, r3, #31
  40626a:	d401      	bmi.n	406270 <_fflush_r+0x1c>
  40626c:	0581      	lsls	r1, r0, #22
  40626e:	d517      	bpl.n	4062a0 <_fflush_r+0x4c>
  406270:	4620      	mov	r0, r4
  406272:	4629      	mov	r1, r5
  406274:	f7ff ff4e 	bl	406114 <__sflush_r>
  406278:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40627a:	07da      	lsls	r2, r3, #31
  40627c:	4604      	mov	r4, r0
  40627e:	d402      	bmi.n	406286 <_fflush_r+0x32>
  406280:	89ab      	ldrh	r3, [r5, #12]
  406282:	059b      	lsls	r3, r3, #22
  406284:	d507      	bpl.n	406296 <_fflush_r+0x42>
  406286:	4620      	mov	r0, r4
  406288:	bd38      	pop	{r3, r4, r5, pc}
  40628a:	4604      	mov	r4, r0
  40628c:	4620      	mov	r0, r4
  40628e:	bd38      	pop	{r3, r4, r5, pc}
  406290:	f000 f838 	bl	406304 <__sinit>
  406294:	e7e4      	b.n	406260 <_fflush_r+0xc>
  406296:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406298:	f000 fbf6 	bl	406a88 <__retarget_lock_release_recursive>
  40629c:	4620      	mov	r0, r4
  40629e:	bd38      	pop	{r3, r4, r5, pc}
  4062a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4062a2:	f000 fbef 	bl	406a84 <__retarget_lock_acquire_recursive>
  4062a6:	e7e3      	b.n	406270 <_fflush_r+0x1c>

004062a8 <_cleanup_r>:
  4062a8:	4901      	ldr	r1, [pc, #4]	; (4062b0 <_cleanup_r+0x8>)
  4062aa:	f000 bbaf 	b.w	406a0c <_fwalk_reent>
  4062ae:	bf00      	nop
  4062b0:	00407411 	.word	0x00407411

004062b4 <std.isra.0>:
  4062b4:	b510      	push	{r4, lr}
  4062b6:	2300      	movs	r3, #0
  4062b8:	4604      	mov	r4, r0
  4062ba:	8181      	strh	r1, [r0, #12]
  4062bc:	81c2      	strh	r2, [r0, #14]
  4062be:	6003      	str	r3, [r0, #0]
  4062c0:	6043      	str	r3, [r0, #4]
  4062c2:	6083      	str	r3, [r0, #8]
  4062c4:	6643      	str	r3, [r0, #100]	; 0x64
  4062c6:	6103      	str	r3, [r0, #16]
  4062c8:	6143      	str	r3, [r0, #20]
  4062ca:	6183      	str	r3, [r0, #24]
  4062cc:	4619      	mov	r1, r3
  4062ce:	2208      	movs	r2, #8
  4062d0:	305c      	adds	r0, #92	; 0x5c
  4062d2:	f7fe ff75 	bl	4051c0 <memset>
  4062d6:	4807      	ldr	r0, [pc, #28]	; (4062f4 <std.isra.0+0x40>)
  4062d8:	4907      	ldr	r1, [pc, #28]	; (4062f8 <std.isra.0+0x44>)
  4062da:	4a08      	ldr	r2, [pc, #32]	; (4062fc <std.isra.0+0x48>)
  4062dc:	4b08      	ldr	r3, [pc, #32]	; (406300 <std.isra.0+0x4c>)
  4062de:	6220      	str	r0, [r4, #32]
  4062e0:	61e4      	str	r4, [r4, #28]
  4062e2:	6261      	str	r1, [r4, #36]	; 0x24
  4062e4:	62a2      	str	r2, [r4, #40]	; 0x28
  4062e6:	62e3      	str	r3, [r4, #44]	; 0x2c
  4062e8:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4062ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4062f0:	f000 bbc4 	b.w	406a7c <__retarget_lock_init_recursive>
  4062f4:	00407065 	.word	0x00407065
  4062f8:	00407089 	.word	0x00407089
  4062fc:	004070c5 	.word	0x004070c5
  406300:	004070e5 	.word	0x004070e5

00406304 <__sinit>:
  406304:	b510      	push	{r4, lr}
  406306:	4604      	mov	r4, r0
  406308:	4812      	ldr	r0, [pc, #72]	; (406354 <__sinit+0x50>)
  40630a:	f000 fbbb 	bl	406a84 <__retarget_lock_acquire_recursive>
  40630e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406310:	b9d2      	cbnz	r2, 406348 <__sinit+0x44>
  406312:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406316:	4810      	ldr	r0, [pc, #64]	; (406358 <__sinit+0x54>)
  406318:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40631c:	2103      	movs	r1, #3
  40631e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406322:	63e0      	str	r0, [r4, #60]	; 0x3c
  406324:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406328:	6860      	ldr	r0, [r4, #4]
  40632a:	2104      	movs	r1, #4
  40632c:	f7ff ffc2 	bl	4062b4 <std.isra.0>
  406330:	2201      	movs	r2, #1
  406332:	2109      	movs	r1, #9
  406334:	68a0      	ldr	r0, [r4, #8]
  406336:	f7ff ffbd 	bl	4062b4 <std.isra.0>
  40633a:	2202      	movs	r2, #2
  40633c:	2112      	movs	r1, #18
  40633e:	68e0      	ldr	r0, [r4, #12]
  406340:	f7ff ffb8 	bl	4062b4 <std.isra.0>
  406344:	2301      	movs	r3, #1
  406346:	63a3      	str	r3, [r4, #56]	; 0x38
  406348:	4802      	ldr	r0, [pc, #8]	; (406354 <__sinit+0x50>)
  40634a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40634e:	f000 bb9b 	b.w	406a88 <__retarget_lock_release_recursive>
  406352:	bf00      	nop
  406354:	2044a89c 	.word	0x2044a89c
  406358:	004062a9 	.word	0x004062a9

0040635c <__sfp_lock_acquire>:
  40635c:	4801      	ldr	r0, [pc, #4]	; (406364 <__sfp_lock_acquire+0x8>)
  40635e:	f000 bb91 	b.w	406a84 <__retarget_lock_acquire_recursive>
  406362:	bf00      	nop
  406364:	2044a8b0 	.word	0x2044a8b0

00406368 <__sfp_lock_release>:
  406368:	4801      	ldr	r0, [pc, #4]	; (406370 <__sfp_lock_release+0x8>)
  40636a:	f000 bb8d 	b.w	406a88 <__retarget_lock_release_recursive>
  40636e:	bf00      	nop
  406370:	2044a8b0 	.word	0x2044a8b0

00406374 <__libc_fini_array>:
  406374:	b538      	push	{r3, r4, r5, lr}
  406376:	4c0a      	ldr	r4, [pc, #40]	; (4063a0 <__libc_fini_array+0x2c>)
  406378:	4d0a      	ldr	r5, [pc, #40]	; (4063a4 <__libc_fini_array+0x30>)
  40637a:	1b64      	subs	r4, r4, r5
  40637c:	10a4      	asrs	r4, r4, #2
  40637e:	d00a      	beq.n	406396 <__libc_fini_array+0x22>
  406380:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406384:	3b01      	subs	r3, #1
  406386:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40638a:	3c01      	subs	r4, #1
  40638c:	f855 3904 	ldr.w	r3, [r5], #-4
  406390:	4798      	blx	r3
  406392:	2c00      	cmp	r4, #0
  406394:	d1f9      	bne.n	40638a <__libc_fini_array+0x16>
  406396:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40639a:	f002 b863 	b.w	408464 <_fini>
  40639e:	bf00      	nop
  4063a0:	00408474 	.word	0x00408474
  4063a4:	00408470 	.word	0x00408470

004063a8 <__fputwc>:
  4063a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4063ac:	b082      	sub	sp, #8
  4063ae:	4680      	mov	r8, r0
  4063b0:	4689      	mov	r9, r1
  4063b2:	4614      	mov	r4, r2
  4063b4:	f000 fb54 	bl	406a60 <__locale_mb_cur_max>
  4063b8:	2801      	cmp	r0, #1
  4063ba:	d036      	beq.n	40642a <__fputwc+0x82>
  4063bc:	464a      	mov	r2, r9
  4063be:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4063c2:	a901      	add	r1, sp, #4
  4063c4:	4640      	mov	r0, r8
  4063c6:	f000 ff61 	bl	40728c <_wcrtomb_r>
  4063ca:	1c42      	adds	r2, r0, #1
  4063cc:	4606      	mov	r6, r0
  4063ce:	d025      	beq.n	40641c <__fputwc+0x74>
  4063d0:	b3a8      	cbz	r0, 40643e <__fputwc+0x96>
  4063d2:	f89d e004 	ldrb.w	lr, [sp, #4]
  4063d6:	2500      	movs	r5, #0
  4063d8:	f10d 0a04 	add.w	sl, sp, #4
  4063dc:	e009      	b.n	4063f2 <__fputwc+0x4a>
  4063de:	6823      	ldr	r3, [r4, #0]
  4063e0:	1c5a      	adds	r2, r3, #1
  4063e2:	6022      	str	r2, [r4, #0]
  4063e4:	f883 e000 	strb.w	lr, [r3]
  4063e8:	3501      	adds	r5, #1
  4063ea:	42b5      	cmp	r5, r6
  4063ec:	d227      	bcs.n	40643e <__fputwc+0x96>
  4063ee:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4063f2:	68a3      	ldr	r3, [r4, #8]
  4063f4:	3b01      	subs	r3, #1
  4063f6:	2b00      	cmp	r3, #0
  4063f8:	60a3      	str	r3, [r4, #8]
  4063fa:	daf0      	bge.n	4063de <__fputwc+0x36>
  4063fc:	69a7      	ldr	r7, [r4, #24]
  4063fe:	42bb      	cmp	r3, r7
  406400:	4671      	mov	r1, lr
  406402:	4622      	mov	r2, r4
  406404:	4640      	mov	r0, r8
  406406:	db02      	blt.n	40640e <__fputwc+0x66>
  406408:	f1be 0f0a 	cmp.w	lr, #10
  40640c:	d1e7      	bne.n	4063de <__fputwc+0x36>
  40640e:	f000 fee5 	bl	4071dc <__swbuf_r>
  406412:	1c43      	adds	r3, r0, #1
  406414:	d1e8      	bne.n	4063e8 <__fputwc+0x40>
  406416:	b002      	add	sp, #8
  406418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40641c:	89a3      	ldrh	r3, [r4, #12]
  40641e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406422:	81a3      	strh	r3, [r4, #12]
  406424:	b002      	add	sp, #8
  406426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40642a:	f109 33ff 	add.w	r3, r9, #4294967295
  40642e:	2bfe      	cmp	r3, #254	; 0xfe
  406430:	d8c4      	bhi.n	4063bc <__fputwc+0x14>
  406432:	fa5f fe89 	uxtb.w	lr, r9
  406436:	4606      	mov	r6, r0
  406438:	f88d e004 	strb.w	lr, [sp, #4]
  40643c:	e7cb      	b.n	4063d6 <__fputwc+0x2e>
  40643e:	4648      	mov	r0, r9
  406440:	b002      	add	sp, #8
  406442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406446:	bf00      	nop

00406448 <_fputwc_r>:
  406448:	b530      	push	{r4, r5, lr}
  40644a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40644c:	f013 0f01 	tst.w	r3, #1
  406450:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406454:	4614      	mov	r4, r2
  406456:	b083      	sub	sp, #12
  406458:	4605      	mov	r5, r0
  40645a:	b29a      	uxth	r2, r3
  40645c:	d101      	bne.n	406462 <_fputwc_r+0x1a>
  40645e:	0590      	lsls	r0, r2, #22
  406460:	d51c      	bpl.n	40649c <_fputwc_r+0x54>
  406462:	0490      	lsls	r0, r2, #18
  406464:	d406      	bmi.n	406474 <_fputwc_r+0x2c>
  406466:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406468:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40646c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406470:	81a3      	strh	r3, [r4, #12]
  406472:	6662      	str	r2, [r4, #100]	; 0x64
  406474:	4628      	mov	r0, r5
  406476:	4622      	mov	r2, r4
  406478:	f7ff ff96 	bl	4063a8 <__fputwc>
  40647c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40647e:	07da      	lsls	r2, r3, #31
  406480:	4605      	mov	r5, r0
  406482:	d402      	bmi.n	40648a <_fputwc_r+0x42>
  406484:	89a3      	ldrh	r3, [r4, #12]
  406486:	059b      	lsls	r3, r3, #22
  406488:	d502      	bpl.n	406490 <_fputwc_r+0x48>
  40648a:	4628      	mov	r0, r5
  40648c:	b003      	add	sp, #12
  40648e:	bd30      	pop	{r4, r5, pc}
  406490:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406492:	f000 faf9 	bl	406a88 <__retarget_lock_release_recursive>
  406496:	4628      	mov	r0, r5
  406498:	b003      	add	sp, #12
  40649a:	bd30      	pop	{r4, r5, pc}
  40649c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40649e:	9101      	str	r1, [sp, #4]
  4064a0:	f000 faf0 	bl	406a84 <__retarget_lock_acquire_recursive>
  4064a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4064a8:	9901      	ldr	r1, [sp, #4]
  4064aa:	b29a      	uxth	r2, r3
  4064ac:	e7d9      	b.n	406462 <_fputwc_r+0x1a>
  4064ae:	bf00      	nop

004064b0 <_malloc_trim_r>:
  4064b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4064b2:	4f24      	ldr	r7, [pc, #144]	; (406544 <_malloc_trim_r+0x94>)
  4064b4:	460c      	mov	r4, r1
  4064b6:	4606      	mov	r6, r0
  4064b8:	f7fe fed0 	bl	40525c <__malloc_lock>
  4064bc:	68bb      	ldr	r3, [r7, #8]
  4064be:	685d      	ldr	r5, [r3, #4]
  4064c0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4064c4:	310f      	adds	r1, #15
  4064c6:	f025 0503 	bic.w	r5, r5, #3
  4064ca:	4429      	add	r1, r5
  4064cc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4064d0:	f021 010f 	bic.w	r1, r1, #15
  4064d4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4064d8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4064dc:	db07      	blt.n	4064ee <_malloc_trim_r+0x3e>
  4064de:	2100      	movs	r1, #0
  4064e0:	4630      	mov	r0, r6
  4064e2:	f7fe fec7 	bl	405274 <_sbrk_r>
  4064e6:	68bb      	ldr	r3, [r7, #8]
  4064e8:	442b      	add	r3, r5
  4064ea:	4298      	cmp	r0, r3
  4064ec:	d004      	beq.n	4064f8 <_malloc_trim_r+0x48>
  4064ee:	4630      	mov	r0, r6
  4064f0:	f7fe feba 	bl	405268 <__malloc_unlock>
  4064f4:	2000      	movs	r0, #0
  4064f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4064f8:	4261      	negs	r1, r4
  4064fa:	4630      	mov	r0, r6
  4064fc:	f7fe feba 	bl	405274 <_sbrk_r>
  406500:	3001      	adds	r0, #1
  406502:	d00d      	beq.n	406520 <_malloc_trim_r+0x70>
  406504:	4b10      	ldr	r3, [pc, #64]	; (406548 <_malloc_trim_r+0x98>)
  406506:	68ba      	ldr	r2, [r7, #8]
  406508:	6819      	ldr	r1, [r3, #0]
  40650a:	1b2d      	subs	r5, r5, r4
  40650c:	f045 0501 	orr.w	r5, r5, #1
  406510:	4630      	mov	r0, r6
  406512:	1b09      	subs	r1, r1, r4
  406514:	6055      	str	r5, [r2, #4]
  406516:	6019      	str	r1, [r3, #0]
  406518:	f7fe fea6 	bl	405268 <__malloc_unlock>
  40651c:	2001      	movs	r0, #1
  40651e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406520:	2100      	movs	r1, #0
  406522:	4630      	mov	r0, r6
  406524:	f7fe fea6 	bl	405274 <_sbrk_r>
  406528:	68ba      	ldr	r2, [r7, #8]
  40652a:	1a83      	subs	r3, r0, r2
  40652c:	2b0f      	cmp	r3, #15
  40652e:	ddde      	ble.n	4064ee <_malloc_trim_r+0x3e>
  406530:	4c06      	ldr	r4, [pc, #24]	; (40654c <_malloc_trim_r+0x9c>)
  406532:	4905      	ldr	r1, [pc, #20]	; (406548 <_malloc_trim_r+0x98>)
  406534:	6824      	ldr	r4, [r4, #0]
  406536:	f043 0301 	orr.w	r3, r3, #1
  40653a:	1b00      	subs	r0, r0, r4
  40653c:	6053      	str	r3, [r2, #4]
  40653e:	6008      	str	r0, [r1, #0]
  406540:	e7d5      	b.n	4064ee <_malloc_trim_r+0x3e>
  406542:	bf00      	nop
  406544:	20400480 	.word	0x20400480
  406548:	20445008 	.word	0x20445008
  40654c:	20400888 	.word	0x20400888

00406550 <_free_r>:
  406550:	2900      	cmp	r1, #0
  406552:	d044      	beq.n	4065de <_free_r+0x8e>
  406554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406558:	460d      	mov	r5, r1
  40655a:	4680      	mov	r8, r0
  40655c:	f7fe fe7e 	bl	40525c <__malloc_lock>
  406560:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406564:	4969      	ldr	r1, [pc, #420]	; (40670c <_free_r+0x1bc>)
  406566:	f027 0301 	bic.w	r3, r7, #1
  40656a:	f1a5 0408 	sub.w	r4, r5, #8
  40656e:	18e2      	adds	r2, r4, r3
  406570:	688e      	ldr	r6, [r1, #8]
  406572:	6850      	ldr	r0, [r2, #4]
  406574:	42b2      	cmp	r2, r6
  406576:	f020 0003 	bic.w	r0, r0, #3
  40657a:	d05e      	beq.n	40663a <_free_r+0xea>
  40657c:	07fe      	lsls	r6, r7, #31
  40657e:	6050      	str	r0, [r2, #4]
  406580:	d40b      	bmi.n	40659a <_free_r+0x4a>
  406582:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406586:	1be4      	subs	r4, r4, r7
  406588:	f101 0e08 	add.w	lr, r1, #8
  40658c:	68a5      	ldr	r5, [r4, #8]
  40658e:	4575      	cmp	r5, lr
  406590:	443b      	add	r3, r7
  406592:	d06d      	beq.n	406670 <_free_r+0x120>
  406594:	68e7      	ldr	r7, [r4, #12]
  406596:	60ef      	str	r7, [r5, #12]
  406598:	60bd      	str	r5, [r7, #8]
  40659a:	1815      	adds	r5, r2, r0
  40659c:	686d      	ldr	r5, [r5, #4]
  40659e:	07ed      	lsls	r5, r5, #31
  4065a0:	d53e      	bpl.n	406620 <_free_r+0xd0>
  4065a2:	f043 0201 	orr.w	r2, r3, #1
  4065a6:	6062      	str	r2, [r4, #4]
  4065a8:	50e3      	str	r3, [r4, r3]
  4065aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4065ae:	d217      	bcs.n	4065e0 <_free_r+0x90>
  4065b0:	08db      	lsrs	r3, r3, #3
  4065b2:	1c58      	adds	r0, r3, #1
  4065b4:	109a      	asrs	r2, r3, #2
  4065b6:	684d      	ldr	r5, [r1, #4]
  4065b8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4065bc:	60a7      	str	r7, [r4, #8]
  4065be:	2301      	movs	r3, #1
  4065c0:	4093      	lsls	r3, r2
  4065c2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4065c6:	432b      	orrs	r3, r5
  4065c8:	3a08      	subs	r2, #8
  4065ca:	60e2      	str	r2, [r4, #12]
  4065cc:	604b      	str	r3, [r1, #4]
  4065ce:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4065d2:	60fc      	str	r4, [r7, #12]
  4065d4:	4640      	mov	r0, r8
  4065d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4065da:	f7fe be45 	b.w	405268 <__malloc_unlock>
  4065de:	4770      	bx	lr
  4065e0:	0a5a      	lsrs	r2, r3, #9
  4065e2:	2a04      	cmp	r2, #4
  4065e4:	d852      	bhi.n	40668c <_free_r+0x13c>
  4065e6:	099a      	lsrs	r2, r3, #6
  4065e8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4065ec:	00ff      	lsls	r7, r7, #3
  4065ee:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4065f2:	19c8      	adds	r0, r1, r7
  4065f4:	59ca      	ldr	r2, [r1, r7]
  4065f6:	3808      	subs	r0, #8
  4065f8:	4290      	cmp	r0, r2
  4065fa:	d04f      	beq.n	40669c <_free_r+0x14c>
  4065fc:	6851      	ldr	r1, [r2, #4]
  4065fe:	f021 0103 	bic.w	r1, r1, #3
  406602:	428b      	cmp	r3, r1
  406604:	d232      	bcs.n	40666c <_free_r+0x11c>
  406606:	6892      	ldr	r2, [r2, #8]
  406608:	4290      	cmp	r0, r2
  40660a:	d1f7      	bne.n	4065fc <_free_r+0xac>
  40660c:	68c3      	ldr	r3, [r0, #12]
  40660e:	60a0      	str	r0, [r4, #8]
  406610:	60e3      	str	r3, [r4, #12]
  406612:	609c      	str	r4, [r3, #8]
  406614:	60c4      	str	r4, [r0, #12]
  406616:	4640      	mov	r0, r8
  406618:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40661c:	f7fe be24 	b.w	405268 <__malloc_unlock>
  406620:	6895      	ldr	r5, [r2, #8]
  406622:	4f3b      	ldr	r7, [pc, #236]	; (406710 <_free_r+0x1c0>)
  406624:	42bd      	cmp	r5, r7
  406626:	4403      	add	r3, r0
  406628:	d040      	beq.n	4066ac <_free_r+0x15c>
  40662a:	68d0      	ldr	r0, [r2, #12]
  40662c:	60e8      	str	r0, [r5, #12]
  40662e:	f043 0201 	orr.w	r2, r3, #1
  406632:	6085      	str	r5, [r0, #8]
  406634:	6062      	str	r2, [r4, #4]
  406636:	50e3      	str	r3, [r4, r3]
  406638:	e7b7      	b.n	4065aa <_free_r+0x5a>
  40663a:	07ff      	lsls	r7, r7, #31
  40663c:	4403      	add	r3, r0
  40663e:	d407      	bmi.n	406650 <_free_r+0x100>
  406640:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406644:	1aa4      	subs	r4, r4, r2
  406646:	4413      	add	r3, r2
  406648:	68a0      	ldr	r0, [r4, #8]
  40664a:	68e2      	ldr	r2, [r4, #12]
  40664c:	60c2      	str	r2, [r0, #12]
  40664e:	6090      	str	r0, [r2, #8]
  406650:	4a30      	ldr	r2, [pc, #192]	; (406714 <_free_r+0x1c4>)
  406652:	6812      	ldr	r2, [r2, #0]
  406654:	f043 0001 	orr.w	r0, r3, #1
  406658:	4293      	cmp	r3, r2
  40665a:	6060      	str	r0, [r4, #4]
  40665c:	608c      	str	r4, [r1, #8]
  40665e:	d3b9      	bcc.n	4065d4 <_free_r+0x84>
  406660:	4b2d      	ldr	r3, [pc, #180]	; (406718 <_free_r+0x1c8>)
  406662:	4640      	mov	r0, r8
  406664:	6819      	ldr	r1, [r3, #0]
  406666:	f7ff ff23 	bl	4064b0 <_malloc_trim_r>
  40666a:	e7b3      	b.n	4065d4 <_free_r+0x84>
  40666c:	4610      	mov	r0, r2
  40666e:	e7cd      	b.n	40660c <_free_r+0xbc>
  406670:	1811      	adds	r1, r2, r0
  406672:	6849      	ldr	r1, [r1, #4]
  406674:	07c9      	lsls	r1, r1, #31
  406676:	d444      	bmi.n	406702 <_free_r+0x1b2>
  406678:	6891      	ldr	r1, [r2, #8]
  40667a:	68d2      	ldr	r2, [r2, #12]
  40667c:	60ca      	str	r2, [r1, #12]
  40667e:	4403      	add	r3, r0
  406680:	f043 0001 	orr.w	r0, r3, #1
  406684:	6091      	str	r1, [r2, #8]
  406686:	6060      	str	r0, [r4, #4]
  406688:	50e3      	str	r3, [r4, r3]
  40668a:	e7a3      	b.n	4065d4 <_free_r+0x84>
  40668c:	2a14      	cmp	r2, #20
  40668e:	d816      	bhi.n	4066be <_free_r+0x16e>
  406690:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406694:	00ff      	lsls	r7, r7, #3
  406696:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40669a:	e7aa      	b.n	4065f2 <_free_r+0xa2>
  40669c:	10aa      	asrs	r2, r5, #2
  40669e:	2301      	movs	r3, #1
  4066a0:	684d      	ldr	r5, [r1, #4]
  4066a2:	4093      	lsls	r3, r2
  4066a4:	432b      	orrs	r3, r5
  4066a6:	604b      	str	r3, [r1, #4]
  4066a8:	4603      	mov	r3, r0
  4066aa:	e7b0      	b.n	40660e <_free_r+0xbe>
  4066ac:	f043 0201 	orr.w	r2, r3, #1
  4066b0:	614c      	str	r4, [r1, #20]
  4066b2:	610c      	str	r4, [r1, #16]
  4066b4:	60e5      	str	r5, [r4, #12]
  4066b6:	60a5      	str	r5, [r4, #8]
  4066b8:	6062      	str	r2, [r4, #4]
  4066ba:	50e3      	str	r3, [r4, r3]
  4066bc:	e78a      	b.n	4065d4 <_free_r+0x84>
  4066be:	2a54      	cmp	r2, #84	; 0x54
  4066c0:	d806      	bhi.n	4066d0 <_free_r+0x180>
  4066c2:	0b1a      	lsrs	r2, r3, #12
  4066c4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4066c8:	00ff      	lsls	r7, r7, #3
  4066ca:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4066ce:	e790      	b.n	4065f2 <_free_r+0xa2>
  4066d0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4066d4:	d806      	bhi.n	4066e4 <_free_r+0x194>
  4066d6:	0bda      	lsrs	r2, r3, #15
  4066d8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4066dc:	00ff      	lsls	r7, r7, #3
  4066de:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4066e2:	e786      	b.n	4065f2 <_free_r+0xa2>
  4066e4:	f240 5054 	movw	r0, #1364	; 0x554
  4066e8:	4282      	cmp	r2, r0
  4066ea:	d806      	bhi.n	4066fa <_free_r+0x1aa>
  4066ec:	0c9a      	lsrs	r2, r3, #18
  4066ee:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4066f2:	00ff      	lsls	r7, r7, #3
  4066f4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4066f8:	e77b      	b.n	4065f2 <_free_r+0xa2>
  4066fa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4066fe:	257e      	movs	r5, #126	; 0x7e
  406700:	e777      	b.n	4065f2 <_free_r+0xa2>
  406702:	f043 0101 	orr.w	r1, r3, #1
  406706:	6061      	str	r1, [r4, #4]
  406708:	6013      	str	r3, [r2, #0]
  40670a:	e763      	b.n	4065d4 <_free_r+0x84>
  40670c:	20400480 	.word	0x20400480
  406710:	20400488 	.word	0x20400488
  406714:	2040088c 	.word	0x2040088c
  406718:	20445038 	.word	0x20445038

0040671c <__sfvwrite_r>:
  40671c:	6893      	ldr	r3, [r2, #8]
  40671e:	2b00      	cmp	r3, #0
  406720:	d073      	beq.n	40680a <__sfvwrite_r+0xee>
  406722:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406726:	898b      	ldrh	r3, [r1, #12]
  406728:	b083      	sub	sp, #12
  40672a:	460c      	mov	r4, r1
  40672c:	0719      	lsls	r1, r3, #28
  40672e:	9000      	str	r0, [sp, #0]
  406730:	4616      	mov	r6, r2
  406732:	d526      	bpl.n	406782 <__sfvwrite_r+0x66>
  406734:	6922      	ldr	r2, [r4, #16]
  406736:	b322      	cbz	r2, 406782 <__sfvwrite_r+0x66>
  406738:	f013 0002 	ands.w	r0, r3, #2
  40673c:	6835      	ldr	r5, [r6, #0]
  40673e:	d02c      	beq.n	40679a <__sfvwrite_r+0x7e>
  406740:	f04f 0900 	mov.w	r9, #0
  406744:	4fb0      	ldr	r7, [pc, #704]	; (406a08 <__sfvwrite_r+0x2ec>)
  406746:	46c8      	mov	r8, r9
  406748:	46b2      	mov	sl, r6
  40674a:	45b8      	cmp	r8, r7
  40674c:	4643      	mov	r3, r8
  40674e:	464a      	mov	r2, r9
  406750:	bf28      	it	cs
  406752:	463b      	movcs	r3, r7
  406754:	9800      	ldr	r0, [sp, #0]
  406756:	f1b8 0f00 	cmp.w	r8, #0
  40675a:	d050      	beq.n	4067fe <__sfvwrite_r+0xe2>
  40675c:	69e1      	ldr	r1, [r4, #28]
  40675e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406760:	47b0      	blx	r6
  406762:	2800      	cmp	r0, #0
  406764:	dd58      	ble.n	406818 <__sfvwrite_r+0xfc>
  406766:	f8da 3008 	ldr.w	r3, [sl, #8]
  40676a:	1a1b      	subs	r3, r3, r0
  40676c:	4481      	add	r9, r0
  40676e:	eba8 0800 	sub.w	r8, r8, r0
  406772:	f8ca 3008 	str.w	r3, [sl, #8]
  406776:	2b00      	cmp	r3, #0
  406778:	d1e7      	bne.n	40674a <__sfvwrite_r+0x2e>
  40677a:	2000      	movs	r0, #0
  40677c:	b003      	add	sp, #12
  40677e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406782:	4621      	mov	r1, r4
  406784:	9800      	ldr	r0, [sp, #0]
  406786:	f7ff fc51 	bl	40602c <__swsetup_r>
  40678a:	2800      	cmp	r0, #0
  40678c:	f040 8133 	bne.w	4069f6 <__sfvwrite_r+0x2da>
  406790:	89a3      	ldrh	r3, [r4, #12]
  406792:	6835      	ldr	r5, [r6, #0]
  406794:	f013 0002 	ands.w	r0, r3, #2
  406798:	d1d2      	bne.n	406740 <__sfvwrite_r+0x24>
  40679a:	f013 0901 	ands.w	r9, r3, #1
  40679e:	d145      	bne.n	40682c <__sfvwrite_r+0x110>
  4067a0:	464f      	mov	r7, r9
  4067a2:	9601      	str	r6, [sp, #4]
  4067a4:	b337      	cbz	r7, 4067f4 <__sfvwrite_r+0xd8>
  4067a6:	059a      	lsls	r2, r3, #22
  4067a8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4067ac:	f140 8083 	bpl.w	4068b6 <__sfvwrite_r+0x19a>
  4067b0:	4547      	cmp	r7, r8
  4067b2:	46c3      	mov	fp, r8
  4067b4:	f0c0 80ab 	bcc.w	40690e <__sfvwrite_r+0x1f2>
  4067b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4067bc:	f040 80ac 	bne.w	406918 <__sfvwrite_r+0x1fc>
  4067c0:	6820      	ldr	r0, [r4, #0]
  4067c2:	46ba      	mov	sl, r7
  4067c4:	465a      	mov	r2, fp
  4067c6:	4649      	mov	r1, r9
  4067c8:	f000 fa42 	bl	406c50 <memmove>
  4067cc:	68a2      	ldr	r2, [r4, #8]
  4067ce:	6823      	ldr	r3, [r4, #0]
  4067d0:	eba2 0208 	sub.w	r2, r2, r8
  4067d4:	445b      	add	r3, fp
  4067d6:	60a2      	str	r2, [r4, #8]
  4067d8:	6023      	str	r3, [r4, #0]
  4067da:	9a01      	ldr	r2, [sp, #4]
  4067dc:	6893      	ldr	r3, [r2, #8]
  4067de:	eba3 030a 	sub.w	r3, r3, sl
  4067e2:	44d1      	add	r9, sl
  4067e4:	eba7 070a 	sub.w	r7, r7, sl
  4067e8:	6093      	str	r3, [r2, #8]
  4067ea:	2b00      	cmp	r3, #0
  4067ec:	d0c5      	beq.n	40677a <__sfvwrite_r+0x5e>
  4067ee:	89a3      	ldrh	r3, [r4, #12]
  4067f0:	2f00      	cmp	r7, #0
  4067f2:	d1d8      	bne.n	4067a6 <__sfvwrite_r+0x8a>
  4067f4:	f8d5 9000 	ldr.w	r9, [r5]
  4067f8:	686f      	ldr	r7, [r5, #4]
  4067fa:	3508      	adds	r5, #8
  4067fc:	e7d2      	b.n	4067a4 <__sfvwrite_r+0x88>
  4067fe:	f8d5 9000 	ldr.w	r9, [r5]
  406802:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406806:	3508      	adds	r5, #8
  406808:	e79f      	b.n	40674a <__sfvwrite_r+0x2e>
  40680a:	2000      	movs	r0, #0
  40680c:	4770      	bx	lr
  40680e:	4621      	mov	r1, r4
  406810:	9800      	ldr	r0, [sp, #0]
  406812:	f7ff fd1f 	bl	406254 <_fflush_r>
  406816:	b370      	cbz	r0, 406876 <__sfvwrite_r+0x15a>
  406818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40681c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406820:	f04f 30ff 	mov.w	r0, #4294967295
  406824:	81a3      	strh	r3, [r4, #12]
  406826:	b003      	add	sp, #12
  406828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40682c:	4681      	mov	r9, r0
  40682e:	4633      	mov	r3, r6
  406830:	464e      	mov	r6, r9
  406832:	46a8      	mov	r8, r5
  406834:	469a      	mov	sl, r3
  406836:	464d      	mov	r5, r9
  406838:	b34e      	cbz	r6, 40688e <__sfvwrite_r+0x172>
  40683a:	b380      	cbz	r0, 40689e <__sfvwrite_r+0x182>
  40683c:	6820      	ldr	r0, [r4, #0]
  40683e:	6923      	ldr	r3, [r4, #16]
  406840:	6962      	ldr	r2, [r4, #20]
  406842:	45b1      	cmp	r9, r6
  406844:	46cb      	mov	fp, r9
  406846:	bf28      	it	cs
  406848:	46b3      	movcs	fp, r6
  40684a:	4298      	cmp	r0, r3
  40684c:	465f      	mov	r7, fp
  40684e:	d904      	bls.n	40685a <__sfvwrite_r+0x13e>
  406850:	68a3      	ldr	r3, [r4, #8]
  406852:	4413      	add	r3, r2
  406854:	459b      	cmp	fp, r3
  406856:	f300 80a6 	bgt.w	4069a6 <__sfvwrite_r+0x28a>
  40685a:	4593      	cmp	fp, r2
  40685c:	db4b      	blt.n	4068f6 <__sfvwrite_r+0x1da>
  40685e:	4613      	mov	r3, r2
  406860:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406862:	69e1      	ldr	r1, [r4, #28]
  406864:	9800      	ldr	r0, [sp, #0]
  406866:	462a      	mov	r2, r5
  406868:	47b8      	blx	r7
  40686a:	1e07      	subs	r7, r0, #0
  40686c:	ddd4      	ble.n	406818 <__sfvwrite_r+0xfc>
  40686e:	ebb9 0907 	subs.w	r9, r9, r7
  406872:	d0cc      	beq.n	40680e <__sfvwrite_r+0xf2>
  406874:	2001      	movs	r0, #1
  406876:	f8da 3008 	ldr.w	r3, [sl, #8]
  40687a:	1bdb      	subs	r3, r3, r7
  40687c:	443d      	add	r5, r7
  40687e:	1bf6      	subs	r6, r6, r7
  406880:	f8ca 3008 	str.w	r3, [sl, #8]
  406884:	2b00      	cmp	r3, #0
  406886:	f43f af78 	beq.w	40677a <__sfvwrite_r+0x5e>
  40688a:	2e00      	cmp	r6, #0
  40688c:	d1d5      	bne.n	40683a <__sfvwrite_r+0x11e>
  40688e:	f108 0308 	add.w	r3, r8, #8
  406892:	e913 0060 	ldmdb	r3, {r5, r6}
  406896:	4698      	mov	r8, r3
  406898:	3308      	adds	r3, #8
  40689a:	2e00      	cmp	r6, #0
  40689c:	d0f9      	beq.n	406892 <__sfvwrite_r+0x176>
  40689e:	4632      	mov	r2, r6
  4068a0:	210a      	movs	r1, #10
  4068a2:	4628      	mov	r0, r5
  4068a4:	f000 f984 	bl	406bb0 <memchr>
  4068a8:	2800      	cmp	r0, #0
  4068aa:	f000 80a1 	beq.w	4069f0 <__sfvwrite_r+0x2d4>
  4068ae:	3001      	adds	r0, #1
  4068b0:	eba0 0905 	sub.w	r9, r0, r5
  4068b4:	e7c2      	b.n	40683c <__sfvwrite_r+0x120>
  4068b6:	6820      	ldr	r0, [r4, #0]
  4068b8:	6923      	ldr	r3, [r4, #16]
  4068ba:	4298      	cmp	r0, r3
  4068bc:	d802      	bhi.n	4068c4 <__sfvwrite_r+0x1a8>
  4068be:	6963      	ldr	r3, [r4, #20]
  4068c0:	429f      	cmp	r7, r3
  4068c2:	d25d      	bcs.n	406980 <__sfvwrite_r+0x264>
  4068c4:	45b8      	cmp	r8, r7
  4068c6:	bf28      	it	cs
  4068c8:	46b8      	movcs	r8, r7
  4068ca:	4642      	mov	r2, r8
  4068cc:	4649      	mov	r1, r9
  4068ce:	f000 f9bf 	bl	406c50 <memmove>
  4068d2:	68a3      	ldr	r3, [r4, #8]
  4068d4:	6822      	ldr	r2, [r4, #0]
  4068d6:	eba3 0308 	sub.w	r3, r3, r8
  4068da:	4442      	add	r2, r8
  4068dc:	60a3      	str	r3, [r4, #8]
  4068de:	6022      	str	r2, [r4, #0]
  4068e0:	b10b      	cbz	r3, 4068e6 <__sfvwrite_r+0x1ca>
  4068e2:	46c2      	mov	sl, r8
  4068e4:	e779      	b.n	4067da <__sfvwrite_r+0xbe>
  4068e6:	4621      	mov	r1, r4
  4068e8:	9800      	ldr	r0, [sp, #0]
  4068ea:	f7ff fcb3 	bl	406254 <_fflush_r>
  4068ee:	2800      	cmp	r0, #0
  4068f0:	d192      	bne.n	406818 <__sfvwrite_r+0xfc>
  4068f2:	46c2      	mov	sl, r8
  4068f4:	e771      	b.n	4067da <__sfvwrite_r+0xbe>
  4068f6:	465a      	mov	r2, fp
  4068f8:	4629      	mov	r1, r5
  4068fa:	f000 f9a9 	bl	406c50 <memmove>
  4068fe:	68a2      	ldr	r2, [r4, #8]
  406900:	6823      	ldr	r3, [r4, #0]
  406902:	eba2 020b 	sub.w	r2, r2, fp
  406906:	445b      	add	r3, fp
  406908:	60a2      	str	r2, [r4, #8]
  40690a:	6023      	str	r3, [r4, #0]
  40690c:	e7af      	b.n	40686e <__sfvwrite_r+0x152>
  40690e:	6820      	ldr	r0, [r4, #0]
  406910:	46b8      	mov	r8, r7
  406912:	46ba      	mov	sl, r7
  406914:	46bb      	mov	fp, r7
  406916:	e755      	b.n	4067c4 <__sfvwrite_r+0xa8>
  406918:	6962      	ldr	r2, [r4, #20]
  40691a:	6820      	ldr	r0, [r4, #0]
  40691c:	6921      	ldr	r1, [r4, #16]
  40691e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406922:	eba0 0a01 	sub.w	sl, r0, r1
  406926:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40692a:	f10a 0001 	add.w	r0, sl, #1
  40692e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406932:	4438      	add	r0, r7
  406934:	4540      	cmp	r0, r8
  406936:	4642      	mov	r2, r8
  406938:	bf84      	itt	hi
  40693a:	4680      	movhi	r8, r0
  40693c:	4642      	movhi	r2, r8
  40693e:	055b      	lsls	r3, r3, #21
  406940:	d544      	bpl.n	4069cc <__sfvwrite_r+0x2b0>
  406942:	4611      	mov	r1, r2
  406944:	9800      	ldr	r0, [sp, #0]
  406946:	f7fe f8f1 	bl	404b2c <_malloc_r>
  40694a:	4683      	mov	fp, r0
  40694c:	2800      	cmp	r0, #0
  40694e:	d055      	beq.n	4069fc <__sfvwrite_r+0x2e0>
  406950:	4652      	mov	r2, sl
  406952:	6921      	ldr	r1, [r4, #16]
  406954:	f7fe fb9a 	bl	40508c <memcpy>
  406958:	89a3      	ldrh	r3, [r4, #12]
  40695a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40695e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406962:	81a3      	strh	r3, [r4, #12]
  406964:	eb0b 000a 	add.w	r0, fp, sl
  406968:	eba8 030a 	sub.w	r3, r8, sl
  40696c:	f8c4 b010 	str.w	fp, [r4, #16]
  406970:	f8c4 8014 	str.w	r8, [r4, #20]
  406974:	6020      	str	r0, [r4, #0]
  406976:	60a3      	str	r3, [r4, #8]
  406978:	46b8      	mov	r8, r7
  40697a:	46ba      	mov	sl, r7
  40697c:	46bb      	mov	fp, r7
  40697e:	e721      	b.n	4067c4 <__sfvwrite_r+0xa8>
  406980:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406984:	42b9      	cmp	r1, r7
  406986:	bf28      	it	cs
  406988:	4639      	movcs	r1, r7
  40698a:	464a      	mov	r2, r9
  40698c:	fb91 f1f3 	sdiv	r1, r1, r3
  406990:	9800      	ldr	r0, [sp, #0]
  406992:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406994:	fb03 f301 	mul.w	r3, r3, r1
  406998:	69e1      	ldr	r1, [r4, #28]
  40699a:	47b0      	blx	r6
  40699c:	f1b0 0a00 	subs.w	sl, r0, #0
  4069a0:	f73f af1b 	bgt.w	4067da <__sfvwrite_r+0xbe>
  4069a4:	e738      	b.n	406818 <__sfvwrite_r+0xfc>
  4069a6:	461a      	mov	r2, r3
  4069a8:	4629      	mov	r1, r5
  4069aa:	9301      	str	r3, [sp, #4]
  4069ac:	f000 f950 	bl	406c50 <memmove>
  4069b0:	6822      	ldr	r2, [r4, #0]
  4069b2:	9b01      	ldr	r3, [sp, #4]
  4069b4:	9800      	ldr	r0, [sp, #0]
  4069b6:	441a      	add	r2, r3
  4069b8:	6022      	str	r2, [r4, #0]
  4069ba:	4621      	mov	r1, r4
  4069bc:	f7ff fc4a 	bl	406254 <_fflush_r>
  4069c0:	9b01      	ldr	r3, [sp, #4]
  4069c2:	2800      	cmp	r0, #0
  4069c4:	f47f af28 	bne.w	406818 <__sfvwrite_r+0xfc>
  4069c8:	461f      	mov	r7, r3
  4069ca:	e750      	b.n	40686e <__sfvwrite_r+0x152>
  4069cc:	9800      	ldr	r0, [sp, #0]
  4069ce:	f000 f9a3 	bl	406d18 <_realloc_r>
  4069d2:	4683      	mov	fp, r0
  4069d4:	2800      	cmp	r0, #0
  4069d6:	d1c5      	bne.n	406964 <__sfvwrite_r+0x248>
  4069d8:	9d00      	ldr	r5, [sp, #0]
  4069da:	6921      	ldr	r1, [r4, #16]
  4069dc:	4628      	mov	r0, r5
  4069de:	f7ff fdb7 	bl	406550 <_free_r>
  4069e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4069e6:	220c      	movs	r2, #12
  4069e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4069ec:	602a      	str	r2, [r5, #0]
  4069ee:	e715      	b.n	40681c <__sfvwrite_r+0x100>
  4069f0:	f106 0901 	add.w	r9, r6, #1
  4069f4:	e722      	b.n	40683c <__sfvwrite_r+0x120>
  4069f6:	f04f 30ff 	mov.w	r0, #4294967295
  4069fa:	e6bf      	b.n	40677c <__sfvwrite_r+0x60>
  4069fc:	9a00      	ldr	r2, [sp, #0]
  4069fe:	230c      	movs	r3, #12
  406a00:	6013      	str	r3, [r2, #0]
  406a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a06:	e709      	b.n	40681c <__sfvwrite_r+0x100>
  406a08:	7ffffc00 	.word	0x7ffffc00

00406a0c <_fwalk_reent>:
  406a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406a10:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406a14:	d01f      	beq.n	406a56 <_fwalk_reent+0x4a>
  406a16:	4688      	mov	r8, r1
  406a18:	4606      	mov	r6, r0
  406a1a:	f04f 0900 	mov.w	r9, #0
  406a1e:	687d      	ldr	r5, [r7, #4]
  406a20:	68bc      	ldr	r4, [r7, #8]
  406a22:	3d01      	subs	r5, #1
  406a24:	d411      	bmi.n	406a4a <_fwalk_reent+0x3e>
  406a26:	89a3      	ldrh	r3, [r4, #12]
  406a28:	2b01      	cmp	r3, #1
  406a2a:	f105 35ff 	add.w	r5, r5, #4294967295
  406a2e:	d908      	bls.n	406a42 <_fwalk_reent+0x36>
  406a30:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406a34:	3301      	adds	r3, #1
  406a36:	4621      	mov	r1, r4
  406a38:	4630      	mov	r0, r6
  406a3a:	d002      	beq.n	406a42 <_fwalk_reent+0x36>
  406a3c:	47c0      	blx	r8
  406a3e:	ea49 0900 	orr.w	r9, r9, r0
  406a42:	1c6b      	adds	r3, r5, #1
  406a44:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406a48:	d1ed      	bne.n	406a26 <_fwalk_reent+0x1a>
  406a4a:	683f      	ldr	r7, [r7, #0]
  406a4c:	2f00      	cmp	r7, #0
  406a4e:	d1e6      	bne.n	406a1e <_fwalk_reent+0x12>
  406a50:	4648      	mov	r0, r9
  406a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a56:	46b9      	mov	r9, r7
  406a58:	4648      	mov	r0, r9
  406a5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406a5e:	bf00      	nop

00406a60 <__locale_mb_cur_max>:
  406a60:	4b04      	ldr	r3, [pc, #16]	; (406a74 <__locale_mb_cur_max+0x14>)
  406a62:	4a05      	ldr	r2, [pc, #20]	; (406a78 <__locale_mb_cur_max+0x18>)
  406a64:	681b      	ldr	r3, [r3, #0]
  406a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406a68:	2b00      	cmp	r3, #0
  406a6a:	bf08      	it	eq
  406a6c:	4613      	moveq	r3, r2
  406a6e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406a72:	4770      	bx	lr
  406a74:	20400050 	.word	0x20400050
  406a78:	20400894 	.word	0x20400894

00406a7c <__retarget_lock_init_recursive>:
  406a7c:	4770      	bx	lr
  406a7e:	bf00      	nop

00406a80 <__retarget_lock_close_recursive>:
  406a80:	4770      	bx	lr
  406a82:	bf00      	nop

00406a84 <__retarget_lock_acquire_recursive>:
  406a84:	4770      	bx	lr
  406a86:	bf00      	nop

00406a88 <__retarget_lock_release_recursive>:
  406a88:	4770      	bx	lr
  406a8a:	bf00      	nop

00406a8c <__swhatbuf_r>:
  406a8c:	b570      	push	{r4, r5, r6, lr}
  406a8e:	460c      	mov	r4, r1
  406a90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406a94:	2900      	cmp	r1, #0
  406a96:	b090      	sub	sp, #64	; 0x40
  406a98:	4615      	mov	r5, r2
  406a9a:	461e      	mov	r6, r3
  406a9c:	db14      	blt.n	406ac8 <__swhatbuf_r+0x3c>
  406a9e:	aa01      	add	r2, sp, #4
  406aa0:	f000 fd18 	bl	4074d4 <_fstat_r>
  406aa4:	2800      	cmp	r0, #0
  406aa6:	db0f      	blt.n	406ac8 <__swhatbuf_r+0x3c>
  406aa8:	9a02      	ldr	r2, [sp, #8]
  406aaa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406aae:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406ab2:	fab2 f282 	clz	r2, r2
  406ab6:	0952      	lsrs	r2, r2, #5
  406ab8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406abc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406ac0:	6032      	str	r2, [r6, #0]
  406ac2:	602b      	str	r3, [r5, #0]
  406ac4:	b010      	add	sp, #64	; 0x40
  406ac6:	bd70      	pop	{r4, r5, r6, pc}
  406ac8:	89a2      	ldrh	r2, [r4, #12]
  406aca:	2300      	movs	r3, #0
  406acc:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406ad0:	6033      	str	r3, [r6, #0]
  406ad2:	d004      	beq.n	406ade <__swhatbuf_r+0x52>
  406ad4:	2240      	movs	r2, #64	; 0x40
  406ad6:	4618      	mov	r0, r3
  406ad8:	602a      	str	r2, [r5, #0]
  406ada:	b010      	add	sp, #64	; 0x40
  406adc:	bd70      	pop	{r4, r5, r6, pc}
  406ade:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406ae2:	602b      	str	r3, [r5, #0]
  406ae4:	b010      	add	sp, #64	; 0x40
  406ae6:	bd70      	pop	{r4, r5, r6, pc}

00406ae8 <__smakebuf_r>:
  406ae8:	898a      	ldrh	r2, [r1, #12]
  406aea:	0792      	lsls	r2, r2, #30
  406aec:	460b      	mov	r3, r1
  406aee:	d506      	bpl.n	406afe <__smakebuf_r+0x16>
  406af0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406af4:	2101      	movs	r1, #1
  406af6:	601a      	str	r2, [r3, #0]
  406af8:	611a      	str	r2, [r3, #16]
  406afa:	6159      	str	r1, [r3, #20]
  406afc:	4770      	bx	lr
  406afe:	b5f0      	push	{r4, r5, r6, r7, lr}
  406b00:	b083      	sub	sp, #12
  406b02:	ab01      	add	r3, sp, #4
  406b04:	466a      	mov	r2, sp
  406b06:	460c      	mov	r4, r1
  406b08:	4606      	mov	r6, r0
  406b0a:	f7ff ffbf 	bl	406a8c <__swhatbuf_r>
  406b0e:	9900      	ldr	r1, [sp, #0]
  406b10:	4605      	mov	r5, r0
  406b12:	4630      	mov	r0, r6
  406b14:	f7fe f80a 	bl	404b2c <_malloc_r>
  406b18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b1c:	b1d8      	cbz	r0, 406b56 <__smakebuf_r+0x6e>
  406b1e:	9a01      	ldr	r2, [sp, #4]
  406b20:	4f15      	ldr	r7, [pc, #84]	; (406b78 <__smakebuf_r+0x90>)
  406b22:	9900      	ldr	r1, [sp, #0]
  406b24:	63f7      	str	r7, [r6, #60]	; 0x3c
  406b26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406b2a:	81a3      	strh	r3, [r4, #12]
  406b2c:	6020      	str	r0, [r4, #0]
  406b2e:	6120      	str	r0, [r4, #16]
  406b30:	6161      	str	r1, [r4, #20]
  406b32:	b91a      	cbnz	r2, 406b3c <__smakebuf_r+0x54>
  406b34:	432b      	orrs	r3, r5
  406b36:	81a3      	strh	r3, [r4, #12]
  406b38:	b003      	add	sp, #12
  406b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406b3c:	4630      	mov	r0, r6
  406b3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406b42:	f000 fcdb 	bl	4074fc <_isatty_r>
  406b46:	b1a0      	cbz	r0, 406b72 <__smakebuf_r+0x8a>
  406b48:	89a3      	ldrh	r3, [r4, #12]
  406b4a:	f023 0303 	bic.w	r3, r3, #3
  406b4e:	f043 0301 	orr.w	r3, r3, #1
  406b52:	b21b      	sxth	r3, r3
  406b54:	e7ee      	b.n	406b34 <__smakebuf_r+0x4c>
  406b56:	059a      	lsls	r2, r3, #22
  406b58:	d4ee      	bmi.n	406b38 <__smakebuf_r+0x50>
  406b5a:	f023 0303 	bic.w	r3, r3, #3
  406b5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406b62:	f043 0302 	orr.w	r3, r3, #2
  406b66:	2101      	movs	r1, #1
  406b68:	81a3      	strh	r3, [r4, #12]
  406b6a:	6022      	str	r2, [r4, #0]
  406b6c:	6122      	str	r2, [r4, #16]
  406b6e:	6161      	str	r1, [r4, #20]
  406b70:	e7e2      	b.n	406b38 <__smakebuf_r+0x50>
  406b72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406b76:	e7dd      	b.n	406b34 <__smakebuf_r+0x4c>
  406b78:	004062a9 	.word	0x004062a9

00406b7c <__ascii_mbtowc>:
  406b7c:	b082      	sub	sp, #8
  406b7e:	b149      	cbz	r1, 406b94 <__ascii_mbtowc+0x18>
  406b80:	b15a      	cbz	r2, 406b9a <__ascii_mbtowc+0x1e>
  406b82:	b16b      	cbz	r3, 406ba0 <__ascii_mbtowc+0x24>
  406b84:	7813      	ldrb	r3, [r2, #0]
  406b86:	600b      	str	r3, [r1, #0]
  406b88:	7812      	ldrb	r2, [r2, #0]
  406b8a:	1c10      	adds	r0, r2, #0
  406b8c:	bf18      	it	ne
  406b8e:	2001      	movne	r0, #1
  406b90:	b002      	add	sp, #8
  406b92:	4770      	bx	lr
  406b94:	a901      	add	r1, sp, #4
  406b96:	2a00      	cmp	r2, #0
  406b98:	d1f3      	bne.n	406b82 <__ascii_mbtowc+0x6>
  406b9a:	4610      	mov	r0, r2
  406b9c:	b002      	add	sp, #8
  406b9e:	4770      	bx	lr
  406ba0:	f06f 0001 	mvn.w	r0, #1
  406ba4:	e7f4      	b.n	406b90 <__ascii_mbtowc+0x14>
  406ba6:	bf00      	nop
	...

00406bb0 <memchr>:
  406bb0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406bb4:	2a10      	cmp	r2, #16
  406bb6:	db2b      	blt.n	406c10 <memchr+0x60>
  406bb8:	f010 0f07 	tst.w	r0, #7
  406bbc:	d008      	beq.n	406bd0 <memchr+0x20>
  406bbe:	f810 3b01 	ldrb.w	r3, [r0], #1
  406bc2:	3a01      	subs	r2, #1
  406bc4:	428b      	cmp	r3, r1
  406bc6:	d02d      	beq.n	406c24 <memchr+0x74>
  406bc8:	f010 0f07 	tst.w	r0, #7
  406bcc:	b342      	cbz	r2, 406c20 <memchr+0x70>
  406bce:	d1f6      	bne.n	406bbe <memchr+0xe>
  406bd0:	b4f0      	push	{r4, r5, r6, r7}
  406bd2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406bd6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406bda:	f022 0407 	bic.w	r4, r2, #7
  406bde:	f07f 0700 	mvns.w	r7, #0
  406be2:	2300      	movs	r3, #0
  406be4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406be8:	3c08      	subs	r4, #8
  406bea:	ea85 0501 	eor.w	r5, r5, r1
  406bee:	ea86 0601 	eor.w	r6, r6, r1
  406bf2:	fa85 f547 	uadd8	r5, r5, r7
  406bf6:	faa3 f587 	sel	r5, r3, r7
  406bfa:	fa86 f647 	uadd8	r6, r6, r7
  406bfe:	faa5 f687 	sel	r6, r5, r7
  406c02:	b98e      	cbnz	r6, 406c28 <memchr+0x78>
  406c04:	d1ee      	bne.n	406be4 <memchr+0x34>
  406c06:	bcf0      	pop	{r4, r5, r6, r7}
  406c08:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406c0c:	f002 0207 	and.w	r2, r2, #7
  406c10:	b132      	cbz	r2, 406c20 <memchr+0x70>
  406c12:	f810 3b01 	ldrb.w	r3, [r0], #1
  406c16:	3a01      	subs	r2, #1
  406c18:	ea83 0301 	eor.w	r3, r3, r1
  406c1c:	b113      	cbz	r3, 406c24 <memchr+0x74>
  406c1e:	d1f8      	bne.n	406c12 <memchr+0x62>
  406c20:	2000      	movs	r0, #0
  406c22:	4770      	bx	lr
  406c24:	3801      	subs	r0, #1
  406c26:	4770      	bx	lr
  406c28:	2d00      	cmp	r5, #0
  406c2a:	bf06      	itte	eq
  406c2c:	4635      	moveq	r5, r6
  406c2e:	3803      	subeq	r0, #3
  406c30:	3807      	subne	r0, #7
  406c32:	f015 0f01 	tst.w	r5, #1
  406c36:	d107      	bne.n	406c48 <memchr+0x98>
  406c38:	3001      	adds	r0, #1
  406c3a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406c3e:	bf02      	ittt	eq
  406c40:	3001      	addeq	r0, #1
  406c42:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406c46:	3001      	addeq	r0, #1
  406c48:	bcf0      	pop	{r4, r5, r6, r7}
  406c4a:	3801      	subs	r0, #1
  406c4c:	4770      	bx	lr
  406c4e:	bf00      	nop

00406c50 <memmove>:
  406c50:	4288      	cmp	r0, r1
  406c52:	b5f0      	push	{r4, r5, r6, r7, lr}
  406c54:	d90d      	bls.n	406c72 <memmove+0x22>
  406c56:	188b      	adds	r3, r1, r2
  406c58:	4298      	cmp	r0, r3
  406c5a:	d20a      	bcs.n	406c72 <memmove+0x22>
  406c5c:	1884      	adds	r4, r0, r2
  406c5e:	2a00      	cmp	r2, #0
  406c60:	d051      	beq.n	406d06 <memmove+0xb6>
  406c62:	4622      	mov	r2, r4
  406c64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406c68:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406c6c:	4299      	cmp	r1, r3
  406c6e:	d1f9      	bne.n	406c64 <memmove+0x14>
  406c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406c72:	2a0f      	cmp	r2, #15
  406c74:	d948      	bls.n	406d08 <memmove+0xb8>
  406c76:	ea41 0300 	orr.w	r3, r1, r0
  406c7a:	079b      	lsls	r3, r3, #30
  406c7c:	d146      	bne.n	406d0c <memmove+0xbc>
  406c7e:	f100 0410 	add.w	r4, r0, #16
  406c82:	f101 0310 	add.w	r3, r1, #16
  406c86:	4615      	mov	r5, r2
  406c88:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406c8c:	f844 6c10 	str.w	r6, [r4, #-16]
  406c90:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406c94:	f844 6c0c 	str.w	r6, [r4, #-12]
  406c98:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406c9c:	f844 6c08 	str.w	r6, [r4, #-8]
  406ca0:	3d10      	subs	r5, #16
  406ca2:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406ca6:	f844 6c04 	str.w	r6, [r4, #-4]
  406caa:	2d0f      	cmp	r5, #15
  406cac:	f103 0310 	add.w	r3, r3, #16
  406cb0:	f104 0410 	add.w	r4, r4, #16
  406cb4:	d8e8      	bhi.n	406c88 <memmove+0x38>
  406cb6:	f1a2 0310 	sub.w	r3, r2, #16
  406cba:	f023 030f 	bic.w	r3, r3, #15
  406cbe:	f002 0e0f 	and.w	lr, r2, #15
  406cc2:	3310      	adds	r3, #16
  406cc4:	f1be 0f03 	cmp.w	lr, #3
  406cc8:	4419      	add	r1, r3
  406cca:	4403      	add	r3, r0
  406ccc:	d921      	bls.n	406d12 <memmove+0xc2>
  406cce:	1f1e      	subs	r6, r3, #4
  406cd0:	460d      	mov	r5, r1
  406cd2:	4674      	mov	r4, lr
  406cd4:	3c04      	subs	r4, #4
  406cd6:	f855 7b04 	ldr.w	r7, [r5], #4
  406cda:	f846 7f04 	str.w	r7, [r6, #4]!
  406cde:	2c03      	cmp	r4, #3
  406ce0:	d8f8      	bhi.n	406cd4 <memmove+0x84>
  406ce2:	f1ae 0404 	sub.w	r4, lr, #4
  406ce6:	f024 0403 	bic.w	r4, r4, #3
  406cea:	3404      	adds	r4, #4
  406cec:	4421      	add	r1, r4
  406cee:	4423      	add	r3, r4
  406cf0:	f002 0203 	and.w	r2, r2, #3
  406cf4:	b162      	cbz	r2, 406d10 <memmove+0xc0>
  406cf6:	3b01      	subs	r3, #1
  406cf8:	440a      	add	r2, r1
  406cfa:	f811 4b01 	ldrb.w	r4, [r1], #1
  406cfe:	f803 4f01 	strb.w	r4, [r3, #1]!
  406d02:	428a      	cmp	r2, r1
  406d04:	d1f9      	bne.n	406cfa <memmove+0xaa>
  406d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d08:	4603      	mov	r3, r0
  406d0a:	e7f3      	b.n	406cf4 <memmove+0xa4>
  406d0c:	4603      	mov	r3, r0
  406d0e:	e7f2      	b.n	406cf6 <memmove+0xa6>
  406d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d12:	4672      	mov	r2, lr
  406d14:	e7ee      	b.n	406cf4 <memmove+0xa4>
  406d16:	bf00      	nop

00406d18 <_realloc_r>:
  406d18:	2900      	cmp	r1, #0
  406d1a:	f000 8095 	beq.w	406e48 <_realloc_r+0x130>
  406d1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406d22:	460d      	mov	r5, r1
  406d24:	4616      	mov	r6, r2
  406d26:	b083      	sub	sp, #12
  406d28:	4680      	mov	r8, r0
  406d2a:	f106 070b 	add.w	r7, r6, #11
  406d2e:	f7fe fa95 	bl	40525c <__malloc_lock>
  406d32:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406d36:	2f16      	cmp	r7, #22
  406d38:	f02e 0403 	bic.w	r4, lr, #3
  406d3c:	f1a5 0908 	sub.w	r9, r5, #8
  406d40:	d83c      	bhi.n	406dbc <_realloc_r+0xa4>
  406d42:	2210      	movs	r2, #16
  406d44:	4617      	mov	r7, r2
  406d46:	42be      	cmp	r6, r7
  406d48:	d83d      	bhi.n	406dc6 <_realloc_r+0xae>
  406d4a:	4294      	cmp	r4, r2
  406d4c:	da43      	bge.n	406dd6 <_realloc_r+0xbe>
  406d4e:	4bc4      	ldr	r3, [pc, #784]	; (407060 <_realloc_r+0x348>)
  406d50:	6899      	ldr	r1, [r3, #8]
  406d52:	eb09 0004 	add.w	r0, r9, r4
  406d56:	4288      	cmp	r0, r1
  406d58:	f000 80b4 	beq.w	406ec4 <_realloc_r+0x1ac>
  406d5c:	6843      	ldr	r3, [r0, #4]
  406d5e:	f023 0101 	bic.w	r1, r3, #1
  406d62:	4401      	add	r1, r0
  406d64:	6849      	ldr	r1, [r1, #4]
  406d66:	07c9      	lsls	r1, r1, #31
  406d68:	d54c      	bpl.n	406e04 <_realloc_r+0xec>
  406d6a:	f01e 0f01 	tst.w	lr, #1
  406d6e:	f000 809b 	beq.w	406ea8 <_realloc_r+0x190>
  406d72:	4631      	mov	r1, r6
  406d74:	4640      	mov	r0, r8
  406d76:	f7fd fed9 	bl	404b2c <_malloc_r>
  406d7a:	4606      	mov	r6, r0
  406d7c:	2800      	cmp	r0, #0
  406d7e:	d03a      	beq.n	406df6 <_realloc_r+0xde>
  406d80:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406d84:	f023 0301 	bic.w	r3, r3, #1
  406d88:	444b      	add	r3, r9
  406d8a:	f1a0 0208 	sub.w	r2, r0, #8
  406d8e:	429a      	cmp	r2, r3
  406d90:	f000 8121 	beq.w	406fd6 <_realloc_r+0x2be>
  406d94:	1f22      	subs	r2, r4, #4
  406d96:	2a24      	cmp	r2, #36	; 0x24
  406d98:	f200 8107 	bhi.w	406faa <_realloc_r+0x292>
  406d9c:	2a13      	cmp	r2, #19
  406d9e:	f200 80db 	bhi.w	406f58 <_realloc_r+0x240>
  406da2:	4603      	mov	r3, r0
  406da4:	462a      	mov	r2, r5
  406da6:	6811      	ldr	r1, [r2, #0]
  406da8:	6019      	str	r1, [r3, #0]
  406daa:	6851      	ldr	r1, [r2, #4]
  406dac:	6059      	str	r1, [r3, #4]
  406dae:	6892      	ldr	r2, [r2, #8]
  406db0:	609a      	str	r2, [r3, #8]
  406db2:	4629      	mov	r1, r5
  406db4:	4640      	mov	r0, r8
  406db6:	f7ff fbcb 	bl	406550 <_free_r>
  406dba:	e01c      	b.n	406df6 <_realloc_r+0xde>
  406dbc:	f027 0707 	bic.w	r7, r7, #7
  406dc0:	2f00      	cmp	r7, #0
  406dc2:	463a      	mov	r2, r7
  406dc4:	dabf      	bge.n	406d46 <_realloc_r+0x2e>
  406dc6:	2600      	movs	r6, #0
  406dc8:	230c      	movs	r3, #12
  406dca:	4630      	mov	r0, r6
  406dcc:	f8c8 3000 	str.w	r3, [r8]
  406dd0:	b003      	add	sp, #12
  406dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406dd6:	462e      	mov	r6, r5
  406dd8:	1be3      	subs	r3, r4, r7
  406dda:	2b0f      	cmp	r3, #15
  406ddc:	d81e      	bhi.n	406e1c <_realloc_r+0x104>
  406dde:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406de2:	f003 0301 	and.w	r3, r3, #1
  406de6:	4323      	orrs	r3, r4
  406de8:	444c      	add	r4, r9
  406dea:	f8c9 3004 	str.w	r3, [r9, #4]
  406dee:	6863      	ldr	r3, [r4, #4]
  406df0:	f043 0301 	orr.w	r3, r3, #1
  406df4:	6063      	str	r3, [r4, #4]
  406df6:	4640      	mov	r0, r8
  406df8:	f7fe fa36 	bl	405268 <__malloc_unlock>
  406dfc:	4630      	mov	r0, r6
  406dfe:	b003      	add	sp, #12
  406e00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e04:	f023 0303 	bic.w	r3, r3, #3
  406e08:	18e1      	adds	r1, r4, r3
  406e0a:	4291      	cmp	r1, r2
  406e0c:	db1f      	blt.n	406e4e <_realloc_r+0x136>
  406e0e:	68c3      	ldr	r3, [r0, #12]
  406e10:	6882      	ldr	r2, [r0, #8]
  406e12:	462e      	mov	r6, r5
  406e14:	60d3      	str	r3, [r2, #12]
  406e16:	460c      	mov	r4, r1
  406e18:	609a      	str	r2, [r3, #8]
  406e1a:	e7dd      	b.n	406dd8 <_realloc_r+0xc0>
  406e1c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406e20:	eb09 0107 	add.w	r1, r9, r7
  406e24:	f002 0201 	and.w	r2, r2, #1
  406e28:	444c      	add	r4, r9
  406e2a:	f043 0301 	orr.w	r3, r3, #1
  406e2e:	4317      	orrs	r7, r2
  406e30:	f8c9 7004 	str.w	r7, [r9, #4]
  406e34:	604b      	str	r3, [r1, #4]
  406e36:	6863      	ldr	r3, [r4, #4]
  406e38:	f043 0301 	orr.w	r3, r3, #1
  406e3c:	3108      	adds	r1, #8
  406e3e:	6063      	str	r3, [r4, #4]
  406e40:	4640      	mov	r0, r8
  406e42:	f7ff fb85 	bl	406550 <_free_r>
  406e46:	e7d6      	b.n	406df6 <_realloc_r+0xde>
  406e48:	4611      	mov	r1, r2
  406e4a:	f7fd be6f 	b.w	404b2c <_malloc_r>
  406e4e:	f01e 0f01 	tst.w	lr, #1
  406e52:	d18e      	bne.n	406d72 <_realloc_r+0x5a>
  406e54:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406e58:	eba9 0a01 	sub.w	sl, r9, r1
  406e5c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406e60:	f021 0103 	bic.w	r1, r1, #3
  406e64:	440b      	add	r3, r1
  406e66:	4423      	add	r3, r4
  406e68:	4293      	cmp	r3, r2
  406e6a:	db25      	blt.n	406eb8 <_realloc_r+0x1a0>
  406e6c:	68c2      	ldr	r2, [r0, #12]
  406e6e:	6881      	ldr	r1, [r0, #8]
  406e70:	4656      	mov	r6, sl
  406e72:	60ca      	str	r2, [r1, #12]
  406e74:	6091      	str	r1, [r2, #8]
  406e76:	f8da 100c 	ldr.w	r1, [sl, #12]
  406e7a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406e7e:	1f22      	subs	r2, r4, #4
  406e80:	2a24      	cmp	r2, #36	; 0x24
  406e82:	60c1      	str	r1, [r0, #12]
  406e84:	6088      	str	r0, [r1, #8]
  406e86:	f200 8094 	bhi.w	406fb2 <_realloc_r+0x29a>
  406e8a:	2a13      	cmp	r2, #19
  406e8c:	d96f      	bls.n	406f6e <_realloc_r+0x256>
  406e8e:	6829      	ldr	r1, [r5, #0]
  406e90:	f8ca 1008 	str.w	r1, [sl, #8]
  406e94:	6869      	ldr	r1, [r5, #4]
  406e96:	f8ca 100c 	str.w	r1, [sl, #12]
  406e9a:	2a1b      	cmp	r2, #27
  406e9c:	f200 80a2 	bhi.w	406fe4 <_realloc_r+0x2cc>
  406ea0:	3508      	adds	r5, #8
  406ea2:	f10a 0210 	add.w	r2, sl, #16
  406ea6:	e063      	b.n	406f70 <_realloc_r+0x258>
  406ea8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406eac:	eba9 0a03 	sub.w	sl, r9, r3
  406eb0:	f8da 1004 	ldr.w	r1, [sl, #4]
  406eb4:	f021 0103 	bic.w	r1, r1, #3
  406eb8:	1863      	adds	r3, r4, r1
  406eba:	4293      	cmp	r3, r2
  406ebc:	f6ff af59 	blt.w	406d72 <_realloc_r+0x5a>
  406ec0:	4656      	mov	r6, sl
  406ec2:	e7d8      	b.n	406e76 <_realloc_r+0x15e>
  406ec4:	6841      	ldr	r1, [r0, #4]
  406ec6:	f021 0b03 	bic.w	fp, r1, #3
  406eca:	44a3      	add	fp, r4
  406ecc:	f107 0010 	add.w	r0, r7, #16
  406ed0:	4583      	cmp	fp, r0
  406ed2:	da56      	bge.n	406f82 <_realloc_r+0x26a>
  406ed4:	f01e 0f01 	tst.w	lr, #1
  406ed8:	f47f af4b 	bne.w	406d72 <_realloc_r+0x5a>
  406edc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406ee0:	eba9 0a01 	sub.w	sl, r9, r1
  406ee4:	f8da 1004 	ldr.w	r1, [sl, #4]
  406ee8:	f021 0103 	bic.w	r1, r1, #3
  406eec:	448b      	add	fp, r1
  406eee:	4558      	cmp	r0, fp
  406ef0:	dce2      	bgt.n	406eb8 <_realloc_r+0x1a0>
  406ef2:	4656      	mov	r6, sl
  406ef4:	f8da 100c 	ldr.w	r1, [sl, #12]
  406ef8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406efc:	1f22      	subs	r2, r4, #4
  406efe:	2a24      	cmp	r2, #36	; 0x24
  406f00:	60c1      	str	r1, [r0, #12]
  406f02:	6088      	str	r0, [r1, #8]
  406f04:	f200 808f 	bhi.w	407026 <_realloc_r+0x30e>
  406f08:	2a13      	cmp	r2, #19
  406f0a:	f240 808a 	bls.w	407022 <_realloc_r+0x30a>
  406f0e:	6829      	ldr	r1, [r5, #0]
  406f10:	f8ca 1008 	str.w	r1, [sl, #8]
  406f14:	6869      	ldr	r1, [r5, #4]
  406f16:	f8ca 100c 	str.w	r1, [sl, #12]
  406f1a:	2a1b      	cmp	r2, #27
  406f1c:	f200 808a 	bhi.w	407034 <_realloc_r+0x31c>
  406f20:	3508      	adds	r5, #8
  406f22:	f10a 0210 	add.w	r2, sl, #16
  406f26:	6829      	ldr	r1, [r5, #0]
  406f28:	6011      	str	r1, [r2, #0]
  406f2a:	6869      	ldr	r1, [r5, #4]
  406f2c:	6051      	str	r1, [r2, #4]
  406f2e:	68a9      	ldr	r1, [r5, #8]
  406f30:	6091      	str	r1, [r2, #8]
  406f32:	eb0a 0107 	add.w	r1, sl, r7
  406f36:	ebab 0207 	sub.w	r2, fp, r7
  406f3a:	f042 0201 	orr.w	r2, r2, #1
  406f3e:	6099      	str	r1, [r3, #8]
  406f40:	604a      	str	r2, [r1, #4]
  406f42:	f8da 3004 	ldr.w	r3, [sl, #4]
  406f46:	f003 0301 	and.w	r3, r3, #1
  406f4a:	431f      	orrs	r7, r3
  406f4c:	4640      	mov	r0, r8
  406f4e:	f8ca 7004 	str.w	r7, [sl, #4]
  406f52:	f7fe f989 	bl	405268 <__malloc_unlock>
  406f56:	e751      	b.n	406dfc <_realloc_r+0xe4>
  406f58:	682b      	ldr	r3, [r5, #0]
  406f5a:	6003      	str	r3, [r0, #0]
  406f5c:	686b      	ldr	r3, [r5, #4]
  406f5e:	6043      	str	r3, [r0, #4]
  406f60:	2a1b      	cmp	r2, #27
  406f62:	d82d      	bhi.n	406fc0 <_realloc_r+0x2a8>
  406f64:	f100 0308 	add.w	r3, r0, #8
  406f68:	f105 0208 	add.w	r2, r5, #8
  406f6c:	e71b      	b.n	406da6 <_realloc_r+0x8e>
  406f6e:	4632      	mov	r2, r6
  406f70:	6829      	ldr	r1, [r5, #0]
  406f72:	6011      	str	r1, [r2, #0]
  406f74:	6869      	ldr	r1, [r5, #4]
  406f76:	6051      	str	r1, [r2, #4]
  406f78:	68a9      	ldr	r1, [r5, #8]
  406f7a:	6091      	str	r1, [r2, #8]
  406f7c:	461c      	mov	r4, r3
  406f7e:	46d1      	mov	r9, sl
  406f80:	e72a      	b.n	406dd8 <_realloc_r+0xc0>
  406f82:	eb09 0107 	add.w	r1, r9, r7
  406f86:	ebab 0b07 	sub.w	fp, fp, r7
  406f8a:	f04b 0201 	orr.w	r2, fp, #1
  406f8e:	6099      	str	r1, [r3, #8]
  406f90:	604a      	str	r2, [r1, #4]
  406f92:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406f96:	f003 0301 	and.w	r3, r3, #1
  406f9a:	431f      	orrs	r7, r3
  406f9c:	4640      	mov	r0, r8
  406f9e:	f845 7c04 	str.w	r7, [r5, #-4]
  406fa2:	f7fe f961 	bl	405268 <__malloc_unlock>
  406fa6:	462e      	mov	r6, r5
  406fa8:	e728      	b.n	406dfc <_realloc_r+0xe4>
  406faa:	4629      	mov	r1, r5
  406fac:	f7ff fe50 	bl	406c50 <memmove>
  406fb0:	e6ff      	b.n	406db2 <_realloc_r+0x9a>
  406fb2:	4629      	mov	r1, r5
  406fb4:	4630      	mov	r0, r6
  406fb6:	461c      	mov	r4, r3
  406fb8:	46d1      	mov	r9, sl
  406fba:	f7ff fe49 	bl	406c50 <memmove>
  406fbe:	e70b      	b.n	406dd8 <_realloc_r+0xc0>
  406fc0:	68ab      	ldr	r3, [r5, #8]
  406fc2:	6083      	str	r3, [r0, #8]
  406fc4:	68eb      	ldr	r3, [r5, #12]
  406fc6:	60c3      	str	r3, [r0, #12]
  406fc8:	2a24      	cmp	r2, #36	; 0x24
  406fca:	d017      	beq.n	406ffc <_realloc_r+0x2e4>
  406fcc:	f100 0310 	add.w	r3, r0, #16
  406fd0:	f105 0210 	add.w	r2, r5, #16
  406fd4:	e6e7      	b.n	406da6 <_realloc_r+0x8e>
  406fd6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406fda:	f023 0303 	bic.w	r3, r3, #3
  406fde:	441c      	add	r4, r3
  406fe0:	462e      	mov	r6, r5
  406fe2:	e6f9      	b.n	406dd8 <_realloc_r+0xc0>
  406fe4:	68a9      	ldr	r1, [r5, #8]
  406fe6:	f8ca 1010 	str.w	r1, [sl, #16]
  406fea:	68e9      	ldr	r1, [r5, #12]
  406fec:	f8ca 1014 	str.w	r1, [sl, #20]
  406ff0:	2a24      	cmp	r2, #36	; 0x24
  406ff2:	d00c      	beq.n	40700e <_realloc_r+0x2f6>
  406ff4:	3510      	adds	r5, #16
  406ff6:	f10a 0218 	add.w	r2, sl, #24
  406ffa:	e7b9      	b.n	406f70 <_realloc_r+0x258>
  406ffc:	692b      	ldr	r3, [r5, #16]
  406ffe:	6103      	str	r3, [r0, #16]
  407000:	696b      	ldr	r3, [r5, #20]
  407002:	6143      	str	r3, [r0, #20]
  407004:	f105 0218 	add.w	r2, r5, #24
  407008:	f100 0318 	add.w	r3, r0, #24
  40700c:	e6cb      	b.n	406da6 <_realloc_r+0x8e>
  40700e:	692a      	ldr	r2, [r5, #16]
  407010:	f8ca 2018 	str.w	r2, [sl, #24]
  407014:	696a      	ldr	r2, [r5, #20]
  407016:	f8ca 201c 	str.w	r2, [sl, #28]
  40701a:	3518      	adds	r5, #24
  40701c:	f10a 0220 	add.w	r2, sl, #32
  407020:	e7a6      	b.n	406f70 <_realloc_r+0x258>
  407022:	4632      	mov	r2, r6
  407024:	e77f      	b.n	406f26 <_realloc_r+0x20e>
  407026:	4629      	mov	r1, r5
  407028:	4630      	mov	r0, r6
  40702a:	9301      	str	r3, [sp, #4]
  40702c:	f7ff fe10 	bl	406c50 <memmove>
  407030:	9b01      	ldr	r3, [sp, #4]
  407032:	e77e      	b.n	406f32 <_realloc_r+0x21a>
  407034:	68a9      	ldr	r1, [r5, #8]
  407036:	f8ca 1010 	str.w	r1, [sl, #16]
  40703a:	68e9      	ldr	r1, [r5, #12]
  40703c:	f8ca 1014 	str.w	r1, [sl, #20]
  407040:	2a24      	cmp	r2, #36	; 0x24
  407042:	d003      	beq.n	40704c <_realloc_r+0x334>
  407044:	3510      	adds	r5, #16
  407046:	f10a 0218 	add.w	r2, sl, #24
  40704a:	e76c      	b.n	406f26 <_realloc_r+0x20e>
  40704c:	692a      	ldr	r2, [r5, #16]
  40704e:	f8ca 2018 	str.w	r2, [sl, #24]
  407052:	696a      	ldr	r2, [r5, #20]
  407054:	f8ca 201c 	str.w	r2, [sl, #28]
  407058:	3518      	adds	r5, #24
  40705a:	f10a 0220 	add.w	r2, sl, #32
  40705e:	e762      	b.n	406f26 <_realloc_r+0x20e>
  407060:	20400480 	.word	0x20400480

00407064 <__sread>:
  407064:	b510      	push	{r4, lr}
  407066:	460c      	mov	r4, r1
  407068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40706c:	f000 fa6e 	bl	40754c <_read_r>
  407070:	2800      	cmp	r0, #0
  407072:	db03      	blt.n	40707c <__sread+0x18>
  407074:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407076:	4403      	add	r3, r0
  407078:	6523      	str	r3, [r4, #80]	; 0x50
  40707a:	bd10      	pop	{r4, pc}
  40707c:	89a3      	ldrh	r3, [r4, #12]
  40707e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407082:	81a3      	strh	r3, [r4, #12]
  407084:	bd10      	pop	{r4, pc}
  407086:	bf00      	nop

00407088 <__swrite>:
  407088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40708c:	4616      	mov	r6, r2
  40708e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407092:	461f      	mov	r7, r3
  407094:	05d3      	lsls	r3, r2, #23
  407096:	460c      	mov	r4, r1
  407098:	4605      	mov	r5, r0
  40709a:	d507      	bpl.n	4070ac <__swrite+0x24>
  40709c:	2200      	movs	r2, #0
  40709e:	2302      	movs	r3, #2
  4070a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4070a4:	f000 fa3c 	bl	407520 <_lseek_r>
  4070a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4070ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4070b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4070b4:	81a2      	strh	r2, [r4, #12]
  4070b6:	463b      	mov	r3, r7
  4070b8:	4632      	mov	r2, r6
  4070ba:	4628      	mov	r0, r5
  4070bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4070c0:	f000 b91c 	b.w	4072fc <_write_r>

004070c4 <__sseek>:
  4070c4:	b510      	push	{r4, lr}
  4070c6:	460c      	mov	r4, r1
  4070c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4070cc:	f000 fa28 	bl	407520 <_lseek_r>
  4070d0:	89a3      	ldrh	r3, [r4, #12]
  4070d2:	1c42      	adds	r2, r0, #1
  4070d4:	bf0e      	itee	eq
  4070d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4070da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4070de:	6520      	strne	r0, [r4, #80]	; 0x50
  4070e0:	81a3      	strh	r3, [r4, #12]
  4070e2:	bd10      	pop	{r4, pc}

004070e4 <__sclose>:
  4070e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4070e8:	f000 b980 	b.w	4073ec <_close_r>
	...

00407100 <strlen>:
  407100:	f890 f000 	pld	[r0]
  407104:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407108:	f020 0107 	bic.w	r1, r0, #7
  40710c:	f06f 0c00 	mvn.w	ip, #0
  407110:	f010 0407 	ands.w	r4, r0, #7
  407114:	f891 f020 	pld	[r1, #32]
  407118:	f040 8049 	bne.w	4071ae <strlen+0xae>
  40711c:	f04f 0400 	mov.w	r4, #0
  407120:	f06f 0007 	mvn.w	r0, #7
  407124:	e9d1 2300 	ldrd	r2, r3, [r1]
  407128:	f891 f040 	pld	[r1, #64]	; 0x40
  40712c:	f100 0008 	add.w	r0, r0, #8
  407130:	fa82 f24c 	uadd8	r2, r2, ip
  407134:	faa4 f28c 	sel	r2, r4, ip
  407138:	fa83 f34c 	uadd8	r3, r3, ip
  40713c:	faa2 f38c 	sel	r3, r2, ip
  407140:	bb4b      	cbnz	r3, 407196 <strlen+0x96>
  407142:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407146:	fa82 f24c 	uadd8	r2, r2, ip
  40714a:	f100 0008 	add.w	r0, r0, #8
  40714e:	faa4 f28c 	sel	r2, r4, ip
  407152:	fa83 f34c 	uadd8	r3, r3, ip
  407156:	faa2 f38c 	sel	r3, r2, ip
  40715a:	b9e3      	cbnz	r3, 407196 <strlen+0x96>
  40715c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407160:	fa82 f24c 	uadd8	r2, r2, ip
  407164:	f100 0008 	add.w	r0, r0, #8
  407168:	faa4 f28c 	sel	r2, r4, ip
  40716c:	fa83 f34c 	uadd8	r3, r3, ip
  407170:	faa2 f38c 	sel	r3, r2, ip
  407174:	b97b      	cbnz	r3, 407196 <strlen+0x96>
  407176:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40717a:	f101 0120 	add.w	r1, r1, #32
  40717e:	fa82 f24c 	uadd8	r2, r2, ip
  407182:	f100 0008 	add.w	r0, r0, #8
  407186:	faa4 f28c 	sel	r2, r4, ip
  40718a:	fa83 f34c 	uadd8	r3, r3, ip
  40718e:	faa2 f38c 	sel	r3, r2, ip
  407192:	2b00      	cmp	r3, #0
  407194:	d0c6      	beq.n	407124 <strlen+0x24>
  407196:	2a00      	cmp	r2, #0
  407198:	bf04      	itt	eq
  40719a:	3004      	addeq	r0, #4
  40719c:	461a      	moveq	r2, r3
  40719e:	ba12      	rev	r2, r2
  4071a0:	fab2 f282 	clz	r2, r2
  4071a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4071a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4071ac:	4770      	bx	lr
  4071ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4071b2:	f004 0503 	and.w	r5, r4, #3
  4071b6:	f1c4 0000 	rsb	r0, r4, #0
  4071ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4071be:	f014 0f04 	tst.w	r4, #4
  4071c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4071c6:	fa0c f505 	lsl.w	r5, ip, r5
  4071ca:	ea62 0205 	orn	r2, r2, r5
  4071ce:	bf1c      	itt	ne
  4071d0:	ea63 0305 	ornne	r3, r3, r5
  4071d4:	4662      	movne	r2, ip
  4071d6:	f04f 0400 	mov.w	r4, #0
  4071da:	e7a9      	b.n	407130 <strlen+0x30>

004071dc <__swbuf_r>:
  4071dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4071de:	460d      	mov	r5, r1
  4071e0:	4614      	mov	r4, r2
  4071e2:	4606      	mov	r6, r0
  4071e4:	b110      	cbz	r0, 4071ec <__swbuf_r+0x10>
  4071e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4071e8:	2b00      	cmp	r3, #0
  4071ea:	d04b      	beq.n	407284 <__swbuf_r+0xa8>
  4071ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4071f0:	69a3      	ldr	r3, [r4, #24]
  4071f2:	60a3      	str	r3, [r4, #8]
  4071f4:	b291      	uxth	r1, r2
  4071f6:	0708      	lsls	r0, r1, #28
  4071f8:	d539      	bpl.n	40726e <__swbuf_r+0x92>
  4071fa:	6923      	ldr	r3, [r4, #16]
  4071fc:	2b00      	cmp	r3, #0
  4071fe:	d036      	beq.n	40726e <__swbuf_r+0x92>
  407200:	b2ed      	uxtb	r5, r5
  407202:	0489      	lsls	r1, r1, #18
  407204:	462f      	mov	r7, r5
  407206:	d515      	bpl.n	407234 <__swbuf_r+0x58>
  407208:	6822      	ldr	r2, [r4, #0]
  40720a:	6961      	ldr	r1, [r4, #20]
  40720c:	1ad3      	subs	r3, r2, r3
  40720e:	428b      	cmp	r3, r1
  407210:	da1c      	bge.n	40724c <__swbuf_r+0x70>
  407212:	3301      	adds	r3, #1
  407214:	68a1      	ldr	r1, [r4, #8]
  407216:	1c50      	adds	r0, r2, #1
  407218:	3901      	subs	r1, #1
  40721a:	60a1      	str	r1, [r4, #8]
  40721c:	6020      	str	r0, [r4, #0]
  40721e:	7015      	strb	r5, [r2, #0]
  407220:	6962      	ldr	r2, [r4, #20]
  407222:	429a      	cmp	r2, r3
  407224:	d01a      	beq.n	40725c <__swbuf_r+0x80>
  407226:	89a3      	ldrh	r3, [r4, #12]
  407228:	07db      	lsls	r3, r3, #31
  40722a:	d501      	bpl.n	407230 <__swbuf_r+0x54>
  40722c:	2d0a      	cmp	r5, #10
  40722e:	d015      	beq.n	40725c <__swbuf_r+0x80>
  407230:	4638      	mov	r0, r7
  407232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407234:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407236:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40723a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40723e:	81a2      	strh	r2, [r4, #12]
  407240:	6822      	ldr	r2, [r4, #0]
  407242:	6661      	str	r1, [r4, #100]	; 0x64
  407244:	6961      	ldr	r1, [r4, #20]
  407246:	1ad3      	subs	r3, r2, r3
  407248:	428b      	cmp	r3, r1
  40724a:	dbe2      	blt.n	407212 <__swbuf_r+0x36>
  40724c:	4621      	mov	r1, r4
  40724e:	4630      	mov	r0, r6
  407250:	f7ff f800 	bl	406254 <_fflush_r>
  407254:	b940      	cbnz	r0, 407268 <__swbuf_r+0x8c>
  407256:	6822      	ldr	r2, [r4, #0]
  407258:	2301      	movs	r3, #1
  40725a:	e7db      	b.n	407214 <__swbuf_r+0x38>
  40725c:	4621      	mov	r1, r4
  40725e:	4630      	mov	r0, r6
  407260:	f7fe fff8 	bl	406254 <_fflush_r>
  407264:	2800      	cmp	r0, #0
  407266:	d0e3      	beq.n	407230 <__swbuf_r+0x54>
  407268:	f04f 37ff 	mov.w	r7, #4294967295
  40726c:	e7e0      	b.n	407230 <__swbuf_r+0x54>
  40726e:	4621      	mov	r1, r4
  407270:	4630      	mov	r0, r6
  407272:	f7fe fedb 	bl	40602c <__swsetup_r>
  407276:	2800      	cmp	r0, #0
  407278:	d1f6      	bne.n	407268 <__swbuf_r+0x8c>
  40727a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40727e:	6923      	ldr	r3, [r4, #16]
  407280:	b291      	uxth	r1, r2
  407282:	e7bd      	b.n	407200 <__swbuf_r+0x24>
  407284:	f7ff f83e 	bl	406304 <__sinit>
  407288:	e7b0      	b.n	4071ec <__swbuf_r+0x10>
  40728a:	bf00      	nop

0040728c <_wcrtomb_r>:
  40728c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40728e:	4606      	mov	r6, r0
  407290:	b085      	sub	sp, #20
  407292:	461f      	mov	r7, r3
  407294:	b189      	cbz	r1, 4072ba <_wcrtomb_r+0x2e>
  407296:	4c10      	ldr	r4, [pc, #64]	; (4072d8 <_wcrtomb_r+0x4c>)
  407298:	4d10      	ldr	r5, [pc, #64]	; (4072dc <_wcrtomb_r+0x50>)
  40729a:	6824      	ldr	r4, [r4, #0]
  40729c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40729e:	2c00      	cmp	r4, #0
  4072a0:	bf08      	it	eq
  4072a2:	462c      	moveq	r4, r5
  4072a4:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  4072a8:	47a0      	blx	r4
  4072aa:	1c43      	adds	r3, r0, #1
  4072ac:	d103      	bne.n	4072b6 <_wcrtomb_r+0x2a>
  4072ae:	2200      	movs	r2, #0
  4072b0:	238a      	movs	r3, #138	; 0x8a
  4072b2:	603a      	str	r2, [r7, #0]
  4072b4:	6033      	str	r3, [r6, #0]
  4072b6:	b005      	add	sp, #20
  4072b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4072ba:	460c      	mov	r4, r1
  4072bc:	4906      	ldr	r1, [pc, #24]	; (4072d8 <_wcrtomb_r+0x4c>)
  4072be:	4a07      	ldr	r2, [pc, #28]	; (4072dc <_wcrtomb_r+0x50>)
  4072c0:	6809      	ldr	r1, [r1, #0]
  4072c2:	6b49      	ldr	r1, [r1, #52]	; 0x34
  4072c4:	2900      	cmp	r1, #0
  4072c6:	bf08      	it	eq
  4072c8:	4611      	moveq	r1, r2
  4072ca:	4622      	mov	r2, r4
  4072cc:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4072d0:	a901      	add	r1, sp, #4
  4072d2:	47a0      	blx	r4
  4072d4:	e7e9      	b.n	4072aa <_wcrtomb_r+0x1e>
  4072d6:	bf00      	nop
  4072d8:	20400050 	.word	0x20400050
  4072dc:	20400894 	.word	0x20400894

004072e0 <__ascii_wctomb>:
  4072e0:	b121      	cbz	r1, 4072ec <__ascii_wctomb+0xc>
  4072e2:	2aff      	cmp	r2, #255	; 0xff
  4072e4:	d804      	bhi.n	4072f0 <__ascii_wctomb+0x10>
  4072e6:	700a      	strb	r2, [r1, #0]
  4072e8:	2001      	movs	r0, #1
  4072ea:	4770      	bx	lr
  4072ec:	4608      	mov	r0, r1
  4072ee:	4770      	bx	lr
  4072f0:	238a      	movs	r3, #138	; 0x8a
  4072f2:	6003      	str	r3, [r0, #0]
  4072f4:	f04f 30ff 	mov.w	r0, #4294967295
  4072f8:	4770      	bx	lr
  4072fa:	bf00      	nop

004072fc <_write_r>:
  4072fc:	b570      	push	{r4, r5, r6, lr}
  4072fe:	460d      	mov	r5, r1
  407300:	4c08      	ldr	r4, [pc, #32]	; (407324 <_write_r+0x28>)
  407302:	4611      	mov	r1, r2
  407304:	4606      	mov	r6, r0
  407306:	461a      	mov	r2, r3
  407308:	4628      	mov	r0, r5
  40730a:	2300      	movs	r3, #0
  40730c:	6023      	str	r3, [r4, #0]
  40730e:	f7f9 ff1d 	bl	40114c <_write>
  407312:	1c43      	adds	r3, r0, #1
  407314:	d000      	beq.n	407318 <_write_r+0x1c>
  407316:	bd70      	pop	{r4, r5, r6, pc}
  407318:	6823      	ldr	r3, [r4, #0]
  40731a:	2b00      	cmp	r3, #0
  40731c:	d0fb      	beq.n	407316 <_write_r+0x1a>
  40731e:	6033      	str	r3, [r6, #0]
  407320:	bd70      	pop	{r4, r5, r6, pc}
  407322:	bf00      	nop
  407324:	2044a8b4 	.word	0x2044a8b4

00407328 <__register_exitproc>:
  407328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40732c:	4d2c      	ldr	r5, [pc, #176]	; (4073e0 <__register_exitproc+0xb8>)
  40732e:	4606      	mov	r6, r0
  407330:	6828      	ldr	r0, [r5, #0]
  407332:	4698      	mov	r8, r3
  407334:	460f      	mov	r7, r1
  407336:	4691      	mov	r9, r2
  407338:	f7ff fba4 	bl	406a84 <__retarget_lock_acquire_recursive>
  40733c:	4b29      	ldr	r3, [pc, #164]	; (4073e4 <__register_exitproc+0xbc>)
  40733e:	681c      	ldr	r4, [r3, #0]
  407340:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407344:	2b00      	cmp	r3, #0
  407346:	d03e      	beq.n	4073c6 <__register_exitproc+0x9e>
  407348:	685a      	ldr	r2, [r3, #4]
  40734a:	2a1f      	cmp	r2, #31
  40734c:	dc1c      	bgt.n	407388 <__register_exitproc+0x60>
  40734e:	f102 0e01 	add.w	lr, r2, #1
  407352:	b176      	cbz	r6, 407372 <__register_exitproc+0x4a>
  407354:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407358:	2401      	movs	r4, #1
  40735a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40735e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407362:	4094      	lsls	r4, r2
  407364:	4320      	orrs	r0, r4
  407366:	2e02      	cmp	r6, #2
  407368:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40736c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407370:	d023      	beq.n	4073ba <__register_exitproc+0x92>
  407372:	3202      	adds	r2, #2
  407374:	f8c3 e004 	str.w	lr, [r3, #4]
  407378:	6828      	ldr	r0, [r5, #0]
  40737a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40737e:	f7ff fb83 	bl	406a88 <__retarget_lock_release_recursive>
  407382:	2000      	movs	r0, #0
  407384:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407388:	4b17      	ldr	r3, [pc, #92]	; (4073e8 <__register_exitproc+0xc0>)
  40738a:	b30b      	cbz	r3, 4073d0 <__register_exitproc+0xa8>
  40738c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407390:	f7fd fbc4 	bl	404b1c <malloc>
  407394:	4603      	mov	r3, r0
  407396:	b1d8      	cbz	r0, 4073d0 <__register_exitproc+0xa8>
  407398:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40739c:	6002      	str	r2, [r0, #0]
  40739e:	2100      	movs	r1, #0
  4073a0:	6041      	str	r1, [r0, #4]
  4073a2:	460a      	mov	r2, r1
  4073a4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4073a8:	f04f 0e01 	mov.w	lr, #1
  4073ac:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4073b0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4073b4:	2e00      	cmp	r6, #0
  4073b6:	d0dc      	beq.n	407372 <__register_exitproc+0x4a>
  4073b8:	e7cc      	b.n	407354 <__register_exitproc+0x2c>
  4073ba:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4073be:	430c      	orrs	r4, r1
  4073c0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4073c4:	e7d5      	b.n	407372 <__register_exitproc+0x4a>
  4073c6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4073ca:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4073ce:	e7bb      	b.n	407348 <__register_exitproc+0x20>
  4073d0:	6828      	ldr	r0, [r5, #0]
  4073d2:	f7ff fb59 	bl	406a88 <__retarget_lock_release_recursive>
  4073d6:	f04f 30ff 	mov.w	r0, #4294967295
  4073da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4073de:	bf00      	nop
  4073e0:	20400890 	.word	0x20400890
  4073e4:	004082e8 	.word	0x004082e8
  4073e8:	00404b1d 	.word	0x00404b1d

004073ec <_close_r>:
  4073ec:	b538      	push	{r3, r4, r5, lr}
  4073ee:	4c07      	ldr	r4, [pc, #28]	; (40740c <_close_r+0x20>)
  4073f0:	2300      	movs	r3, #0
  4073f2:	4605      	mov	r5, r0
  4073f4:	4608      	mov	r0, r1
  4073f6:	6023      	str	r3, [r4, #0]
  4073f8:	f7fb f8ba 	bl	402570 <_close>
  4073fc:	1c43      	adds	r3, r0, #1
  4073fe:	d000      	beq.n	407402 <_close_r+0x16>
  407400:	bd38      	pop	{r3, r4, r5, pc}
  407402:	6823      	ldr	r3, [r4, #0]
  407404:	2b00      	cmp	r3, #0
  407406:	d0fb      	beq.n	407400 <_close_r+0x14>
  407408:	602b      	str	r3, [r5, #0]
  40740a:	bd38      	pop	{r3, r4, r5, pc}
  40740c:	2044a8b4 	.word	0x2044a8b4

00407410 <_fclose_r>:
  407410:	b570      	push	{r4, r5, r6, lr}
  407412:	b159      	cbz	r1, 40742c <_fclose_r+0x1c>
  407414:	4605      	mov	r5, r0
  407416:	460c      	mov	r4, r1
  407418:	b110      	cbz	r0, 407420 <_fclose_r+0x10>
  40741a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40741c:	2b00      	cmp	r3, #0
  40741e:	d03c      	beq.n	40749a <_fclose_r+0x8a>
  407420:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407422:	07d8      	lsls	r0, r3, #31
  407424:	d505      	bpl.n	407432 <_fclose_r+0x22>
  407426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40742a:	b92b      	cbnz	r3, 407438 <_fclose_r+0x28>
  40742c:	2600      	movs	r6, #0
  40742e:	4630      	mov	r0, r6
  407430:	bd70      	pop	{r4, r5, r6, pc}
  407432:	89a3      	ldrh	r3, [r4, #12]
  407434:	0599      	lsls	r1, r3, #22
  407436:	d53c      	bpl.n	4074b2 <_fclose_r+0xa2>
  407438:	4621      	mov	r1, r4
  40743a:	4628      	mov	r0, r5
  40743c:	f7fe fe6a 	bl	406114 <__sflush_r>
  407440:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407442:	4606      	mov	r6, r0
  407444:	b133      	cbz	r3, 407454 <_fclose_r+0x44>
  407446:	69e1      	ldr	r1, [r4, #28]
  407448:	4628      	mov	r0, r5
  40744a:	4798      	blx	r3
  40744c:	2800      	cmp	r0, #0
  40744e:	bfb8      	it	lt
  407450:	f04f 36ff 	movlt.w	r6, #4294967295
  407454:	89a3      	ldrh	r3, [r4, #12]
  407456:	061a      	lsls	r2, r3, #24
  407458:	d422      	bmi.n	4074a0 <_fclose_r+0x90>
  40745a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40745c:	b141      	cbz	r1, 407470 <_fclose_r+0x60>
  40745e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407462:	4299      	cmp	r1, r3
  407464:	d002      	beq.n	40746c <_fclose_r+0x5c>
  407466:	4628      	mov	r0, r5
  407468:	f7ff f872 	bl	406550 <_free_r>
  40746c:	2300      	movs	r3, #0
  40746e:	6323      	str	r3, [r4, #48]	; 0x30
  407470:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407472:	b121      	cbz	r1, 40747e <_fclose_r+0x6e>
  407474:	4628      	mov	r0, r5
  407476:	f7ff f86b 	bl	406550 <_free_r>
  40747a:	2300      	movs	r3, #0
  40747c:	6463      	str	r3, [r4, #68]	; 0x44
  40747e:	f7fe ff6d 	bl	40635c <__sfp_lock_acquire>
  407482:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407484:	2200      	movs	r2, #0
  407486:	07db      	lsls	r3, r3, #31
  407488:	81a2      	strh	r2, [r4, #12]
  40748a:	d50e      	bpl.n	4074aa <_fclose_r+0x9a>
  40748c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40748e:	f7ff faf7 	bl	406a80 <__retarget_lock_close_recursive>
  407492:	f7fe ff69 	bl	406368 <__sfp_lock_release>
  407496:	4630      	mov	r0, r6
  407498:	bd70      	pop	{r4, r5, r6, pc}
  40749a:	f7fe ff33 	bl	406304 <__sinit>
  40749e:	e7bf      	b.n	407420 <_fclose_r+0x10>
  4074a0:	6921      	ldr	r1, [r4, #16]
  4074a2:	4628      	mov	r0, r5
  4074a4:	f7ff f854 	bl	406550 <_free_r>
  4074a8:	e7d7      	b.n	40745a <_fclose_r+0x4a>
  4074aa:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4074ac:	f7ff faec 	bl	406a88 <__retarget_lock_release_recursive>
  4074b0:	e7ec      	b.n	40748c <_fclose_r+0x7c>
  4074b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4074b4:	f7ff fae6 	bl	406a84 <__retarget_lock_acquire_recursive>
  4074b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4074bc:	2b00      	cmp	r3, #0
  4074be:	d1bb      	bne.n	407438 <_fclose_r+0x28>
  4074c0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4074c2:	f016 0601 	ands.w	r6, r6, #1
  4074c6:	d1b1      	bne.n	40742c <_fclose_r+0x1c>
  4074c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4074ca:	f7ff fadd 	bl	406a88 <__retarget_lock_release_recursive>
  4074ce:	4630      	mov	r0, r6
  4074d0:	bd70      	pop	{r4, r5, r6, pc}
  4074d2:	bf00      	nop

004074d4 <_fstat_r>:
  4074d4:	b538      	push	{r3, r4, r5, lr}
  4074d6:	460b      	mov	r3, r1
  4074d8:	4c07      	ldr	r4, [pc, #28]	; (4074f8 <_fstat_r+0x24>)
  4074da:	4605      	mov	r5, r0
  4074dc:	4611      	mov	r1, r2
  4074de:	4618      	mov	r0, r3
  4074e0:	2300      	movs	r3, #0
  4074e2:	6023      	str	r3, [r4, #0]
  4074e4:	f7fb f848 	bl	402578 <_fstat>
  4074e8:	1c43      	adds	r3, r0, #1
  4074ea:	d000      	beq.n	4074ee <_fstat_r+0x1a>
  4074ec:	bd38      	pop	{r3, r4, r5, pc}
  4074ee:	6823      	ldr	r3, [r4, #0]
  4074f0:	2b00      	cmp	r3, #0
  4074f2:	d0fb      	beq.n	4074ec <_fstat_r+0x18>
  4074f4:	602b      	str	r3, [r5, #0]
  4074f6:	bd38      	pop	{r3, r4, r5, pc}
  4074f8:	2044a8b4 	.word	0x2044a8b4

004074fc <_isatty_r>:
  4074fc:	b538      	push	{r3, r4, r5, lr}
  4074fe:	4c07      	ldr	r4, [pc, #28]	; (40751c <_isatty_r+0x20>)
  407500:	2300      	movs	r3, #0
  407502:	4605      	mov	r5, r0
  407504:	4608      	mov	r0, r1
  407506:	6023      	str	r3, [r4, #0]
  407508:	f7fb f83c 	bl	402584 <_isatty>
  40750c:	1c43      	adds	r3, r0, #1
  40750e:	d000      	beq.n	407512 <_isatty_r+0x16>
  407510:	bd38      	pop	{r3, r4, r5, pc}
  407512:	6823      	ldr	r3, [r4, #0]
  407514:	2b00      	cmp	r3, #0
  407516:	d0fb      	beq.n	407510 <_isatty_r+0x14>
  407518:	602b      	str	r3, [r5, #0]
  40751a:	bd38      	pop	{r3, r4, r5, pc}
  40751c:	2044a8b4 	.word	0x2044a8b4

00407520 <_lseek_r>:
  407520:	b570      	push	{r4, r5, r6, lr}
  407522:	460d      	mov	r5, r1
  407524:	4c08      	ldr	r4, [pc, #32]	; (407548 <_lseek_r+0x28>)
  407526:	4611      	mov	r1, r2
  407528:	4606      	mov	r6, r0
  40752a:	461a      	mov	r2, r3
  40752c:	4628      	mov	r0, r5
  40752e:	2300      	movs	r3, #0
  407530:	6023      	str	r3, [r4, #0]
  407532:	f7fb f829 	bl	402588 <_lseek>
  407536:	1c43      	adds	r3, r0, #1
  407538:	d000      	beq.n	40753c <_lseek_r+0x1c>
  40753a:	bd70      	pop	{r4, r5, r6, pc}
  40753c:	6823      	ldr	r3, [r4, #0]
  40753e:	2b00      	cmp	r3, #0
  407540:	d0fb      	beq.n	40753a <_lseek_r+0x1a>
  407542:	6033      	str	r3, [r6, #0]
  407544:	bd70      	pop	{r4, r5, r6, pc}
  407546:	bf00      	nop
  407548:	2044a8b4 	.word	0x2044a8b4

0040754c <_read_r>:
  40754c:	b570      	push	{r4, r5, r6, lr}
  40754e:	460d      	mov	r5, r1
  407550:	4c08      	ldr	r4, [pc, #32]	; (407574 <_read_r+0x28>)
  407552:	4611      	mov	r1, r2
  407554:	4606      	mov	r6, r0
  407556:	461a      	mov	r2, r3
  407558:	4628      	mov	r0, r5
  40755a:	2300      	movs	r3, #0
  40755c:	6023      	str	r3, [r4, #0]
  40755e:	f7f9 fdd7 	bl	401110 <_read>
  407562:	1c43      	adds	r3, r0, #1
  407564:	d000      	beq.n	407568 <_read_r+0x1c>
  407566:	bd70      	pop	{r4, r5, r6, pc}
  407568:	6823      	ldr	r3, [r4, #0]
  40756a:	2b00      	cmp	r3, #0
  40756c:	d0fb      	beq.n	407566 <_read_r+0x1a>
  40756e:	6033      	str	r3, [r6, #0]
  407570:	bd70      	pop	{r4, r5, r6, pc}
  407572:	bf00      	nop
  407574:	2044a8b4 	.word	0x2044a8b4

00407578 <__aeabi_uldivmod>:
  407578:	b953      	cbnz	r3, 407590 <__aeabi_uldivmod+0x18>
  40757a:	b94a      	cbnz	r2, 407590 <__aeabi_uldivmod+0x18>
  40757c:	2900      	cmp	r1, #0
  40757e:	bf08      	it	eq
  407580:	2800      	cmpeq	r0, #0
  407582:	bf1c      	itt	ne
  407584:	f04f 31ff 	movne.w	r1, #4294967295
  407588:	f04f 30ff 	movne.w	r0, #4294967295
  40758c:	f000 b97a 	b.w	407884 <__aeabi_idiv0>
  407590:	f1ad 0c08 	sub.w	ip, sp, #8
  407594:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407598:	f000 f806 	bl	4075a8 <__udivmoddi4>
  40759c:	f8dd e004 	ldr.w	lr, [sp, #4]
  4075a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4075a4:	b004      	add	sp, #16
  4075a6:	4770      	bx	lr

004075a8 <__udivmoddi4>:
  4075a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4075ac:	468c      	mov	ip, r1
  4075ae:	460d      	mov	r5, r1
  4075b0:	4604      	mov	r4, r0
  4075b2:	9e08      	ldr	r6, [sp, #32]
  4075b4:	2b00      	cmp	r3, #0
  4075b6:	d151      	bne.n	40765c <__udivmoddi4+0xb4>
  4075b8:	428a      	cmp	r2, r1
  4075ba:	4617      	mov	r7, r2
  4075bc:	d96d      	bls.n	40769a <__udivmoddi4+0xf2>
  4075be:	fab2 fe82 	clz	lr, r2
  4075c2:	f1be 0f00 	cmp.w	lr, #0
  4075c6:	d00b      	beq.n	4075e0 <__udivmoddi4+0x38>
  4075c8:	f1ce 0c20 	rsb	ip, lr, #32
  4075cc:	fa01 f50e 	lsl.w	r5, r1, lr
  4075d0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4075d4:	fa02 f70e 	lsl.w	r7, r2, lr
  4075d8:	ea4c 0c05 	orr.w	ip, ip, r5
  4075dc:	fa00 f40e 	lsl.w	r4, r0, lr
  4075e0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4075e4:	0c25      	lsrs	r5, r4, #16
  4075e6:	fbbc f8fa 	udiv	r8, ip, sl
  4075ea:	fa1f f987 	uxth.w	r9, r7
  4075ee:	fb0a cc18 	mls	ip, sl, r8, ip
  4075f2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4075f6:	fb08 f309 	mul.w	r3, r8, r9
  4075fa:	42ab      	cmp	r3, r5
  4075fc:	d90a      	bls.n	407614 <__udivmoddi4+0x6c>
  4075fe:	19ed      	adds	r5, r5, r7
  407600:	f108 32ff 	add.w	r2, r8, #4294967295
  407604:	f080 8123 	bcs.w	40784e <__udivmoddi4+0x2a6>
  407608:	42ab      	cmp	r3, r5
  40760a:	f240 8120 	bls.w	40784e <__udivmoddi4+0x2a6>
  40760e:	f1a8 0802 	sub.w	r8, r8, #2
  407612:	443d      	add	r5, r7
  407614:	1aed      	subs	r5, r5, r3
  407616:	b2a4      	uxth	r4, r4
  407618:	fbb5 f0fa 	udiv	r0, r5, sl
  40761c:	fb0a 5510 	mls	r5, sl, r0, r5
  407620:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407624:	fb00 f909 	mul.w	r9, r0, r9
  407628:	45a1      	cmp	r9, r4
  40762a:	d909      	bls.n	407640 <__udivmoddi4+0x98>
  40762c:	19e4      	adds	r4, r4, r7
  40762e:	f100 33ff 	add.w	r3, r0, #4294967295
  407632:	f080 810a 	bcs.w	40784a <__udivmoddi4+0x2a2>
  407636:	45a1      	cmp	r9, r4
  407638:	f240 8107 	bls.w	40784a <__udivmoddi4+0x2a2>
  40763c:	3802      	subs	r0, #2
  40763e:	443c      	add	r4, r7
  407640:	eba4 0409 	sub.w	r4, r4, r9
  407644:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407648:	2100      	movs	r1, #0
  40764a:	2e00      	cmp	r6, #0
  40764c:	d061      	beq.n	407712 <__udivmoddi4+0x16a>
  40764e:	fa24 f40e 	lsr.w	r4, r4, lr
  407652:	2300      	movs	r3, #0
  407654:	6034      	str	r4, [r6, #0]
  407656:	6073      	str	r3, [r6, #4]
  407658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40765c:	428b      	cmp	r3, r1
  40765e:	d907      	bls.n	407670 <__udivmoddi4+0xc8>
  407660:	2e00      	cmp	r6, #0
  407662:	d054      	beq.n	40770e <__udivmoddi4+0x166>
  407664:	2100      	movs	r1, #0
  407666:	e886 0021 	stmia.w	r6, {r0, r5}
  40766a:	4608      	mov	r0, r1
  40766c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407670:	fab3 f183 	clz	r1, r3
  407674:	2900      	cmp	r1, #0
  407676:	f040 808e 	bne.w	407796 <__udivmoddi4+0x1ee>
  40767a:	42ab      	cmp	r3, r5
  40767c:	d302      	bcc.n	407684 <__udivmoddi4+0xdc>
  40767e:	4282      	cmp	r2, r0
  407680:	f200 80fa 	bhi.w	407878 <__udivmoddi4+0x2d0>
  407684:	1a84      	subs	r4, r0, r2
  407686:	eb65 0503 	sbc.w	r5, r5, r3
  40768a:	2001      	movs	r0, #1
  40768c:	46ac      	mov	ip, r5
  40768e:	2e00      	cmp	r6, #0
  407690:	d03f      	beq.n	407712 <__udivmoddi4+0x16a>
  407692:	e886 1010 	stmia.w	r6, {r4, ip}
  407696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40769a:	b912      	cbnz	r2, 4076a2 <__udivmoddi4+0xfa>
  40769c:	2701      	movs	r7, #1
  40769e:	fbb7 f7f2 	udiv	r7, r7, r2
  4076a2:	fab7 fe87 	clz	lr, r7
  4076a6:	f1be 0f00 	cmp.w	lr, #0
  4076aa:	d134      	bne.n	407716 <__udivmoddi4+0x16e>
  4076ac:	1beb      	subs	r3, r5, r7
  4076ae:	0c3a      	lsrs	r2, r7, #16
  4076b0:	fa1f fc87 	uxth.w	ip, r7
  4076b4:	2101      	movs	r1, #1
  4076b6:	fbb3 f8f2 	udiv	r8, r3, r2
  4076ba:	0c25      	lsrs	r5, r4, #16
  4076bc:	fb02 3318 	mls	r3, r2, r8, r3
  4076c0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4076c4:	fb0c f308 	mul.w	r3, ip, r8
  4076c8:	42ab      	cmp	r3, r5
  4076ca:	d907      	bls.n	4076dc <__udivmoddi4+0x134>
  4076cc:	19ed      	adds	r5, r5, r7
  4076ce:	f108 30ff 	add.w	r0, r8, #4294967295
  4076d2:	d202      	bcs.n	4076da <__udivmoddi4+0x132>
  4076d4:	42ab      	cmp	r3, r5
  4076d6:	f200 80d1 	bhi.w	40787c <__udivmoddi4+0x2d4>
  4076da:	4680      	mov	r8, r0
  4076dc:	1aed      	subs	r5, r5, r3
  4076de:	b2a3      	uxth	r3, r4
  4076e0:	fbb5 f0f2 	udiv	r0, r5, r2
  4076e4:	fb02 5510 	mls	r5, r2, r0, r5
  4076e8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4076ec:	fb0c fc00 	mul.w	ip, ip, r0
  4076f0:	45a4      	cmp	ip, r4
  4076f2:	d907      	bls.n	407704 <__udivmoddi4+0x15c>
  4076f4:	19e4      	adds	r4, r4, r7
  4076f6:	f100 33ff 	add.w	r3, r0, #4294967295
  4076fa:	d202      	bcs.n	407702 <__udivmoddi4+0x15a>
  4076fc:	45a4      	cmp	ip, r4
  4076fe:	f200 80b8 	bhi.w	407872 <__udivmoddi4+0x2ca>
  407702:	4618      	mov	r0, r3
  407704:	eba4 040c 	sub.w	r4, r4, ip
  407708:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40770c:	e79d      	b.n	40764a <__udivmoddi4+0xa2>
  40770e:	4631      	mov	r1, r6
  407710:	4630      	mov	r0, r6
  407712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407716:	f1ce 0420 	rsb	r4, lr, #32
  40771a:	fa05 f30e 	lsl.w	r3, r5, lr
  40771e:	fa07 f70e 	lsl.w	r7, r7, lr
  407722:	fa20 f804 	lsr.w	r8, r0, r4
  407726:	0c3a      	lsrs	r2, r7, #16
  407728:	fa25 f404 	lsr.w	r4, r5, r4
  40772c:	ea48 0803 	orr.w	r8, r8, r3
  407730:	fbb4 f1f2 	udiv	r1, r4, r2
  407734:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407738:	fb02 4411 	mls	r4, r2, r1, r4
  40773c:	fa1f fc87 	uxth.w	ip, r7
  407740:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  407744:	fb01 f30c 	mul.w	r3, r1, ip
  407748:	42ab      	cmp	r3, r5
  40774a:	fa00 f40e 	lsl.w	r4, r0, lr
  40774e:	d909      	bls.n	407764 <__udivmoddi4+0x1bc>
  407750:	19ed      	adds	r5, r5, r7
  407752:	f101 30ff 	add.w	r0, r1, #4294967295
  407756:	f080 808a 	bcs.w	40786e <__udivmoddi4+0x2c6>
  40775a:	42ab      	cmp	r3, r5
  40775c:	f240 8087 	bls.w	40786e <__udivmoddi4+0x2c6>
  407760:	3902      	subs	r1, #2
  407762:	443d      	add	r5, r7
  407764:	1aeb      	subs	r3, r5, r3
  407766:	fa1f f588 	uxth.w	r5, r8
  40776a:	fbb3 f0f2 	udiv	r0, r3, r2
  40776e:	fb02 3310 	mls	r3, r2, r0, r3
  407772:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407776:	fb00 f30c 	mul.w	r3, r0, ip
  40777a:	42ab      	cmp	r3, r5
  40777c:	d907      	bls.n	40778e <__udivmoddi4+0x1e6>
  40777e:	19ed      	adds	r5, r5, r7
  407780:	f100 38ff 	add.w	r8, r0, #4294967295
  407784:	d26f      	bcs.n	407866 <__udivmoddi4+0x2be>
  407786:	42ab      	cmp	r3, r5
  407788:	d96d      	bls.n	407866 <__udivmoddi4+0x2be>
  40778a:	3802      	subs	r0, #2
  40778c:	443d      	add	r5, r7
  40778e:	1aeb      	subs	r3, r5, r3
  407790:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407794:	e78f      	b.n	4076b6 <__udivmoddi4+0x10e>
  407796:	f1c1 0720 	rsb	r7, r1, #32
  40779a:	fa22 f807 	lsr.w	r8, r2, r7
  40779e:	408b      	lsls	r3, r1
  4077a0:	fa05 f401 	lsl.w	r4, r5, r1
  4077a4:	ea48 0303 	orr.w	r3, r8, r3
  4077a8:	fa20 fe07 	lsr.w	lr, r0, r7
  4077ac:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4077b0:	40fd      	lsrs	r5, r7
  4077b2:	ea4e 0e04 	orr.w	lr, lr, r4
  4077b6:	fbb5 f9fc 	udiv	r9, r5, ip
  4077ba:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4077be:	fb0c 5519 	mls	r5, ip, r9, r5
  4077c2:	fa1f f883 	uxth.w	r8, r3
  4077c6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4077ca:	fb09 f408 	mul.w	r4, r9, r8
  4077ce:	42ac      	cmp	r4, r5
  4077d0:	fa02 f201 	lsl.w	r2, r2, r1
  4077d4:	fa00 fa01 	lsl.w	sl, r0, r1
  4077d8:	d908      	bls.n	4077ec <__udivmoddi4+0x244>
  4077da:	18ed      	adds	r5, r5, r3
  4077dc:	f109 30ff 	add.w	r0, r9, #4294967295
  4077e0:	d243      	bcs.n	40786a <__udivmoddi4+0x2c2>
  4077e2:	42ac      	cmp	r4, r5
  4077e4:	d941      	bls.n	40786a <__udivmoddi4+0x2c2>
  4077e6:	f1a9 0902 	sub.w	r9, r9, #2
  4077ea:	441d      	add	r5, r3
  4077ec:	1b2d      	subs	r5, r5, r4
  4077ee:	fa1f fe8e 	uxth.w	lr, lr
  4077f2:	fbb5 f0fc 	udiv	r0, r5, ip
  4077f6:	fb0c 5510 	mls	r5, ip, r0, r5
  4077fa:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4077fe:	fb00 f808 	mul.w	r8, r0, r8
  407802:	45a0      	cmp	r8, r4
  407804:	d907      	bls.n	407816 <__udivmoddi4+0x26e>
  407806:	18e4      	adds	r4, r4, r3
  407808:	f100 35ff 	add.w	r5, r0, #4294967295
  40780c:	d229      	bcs.n	407862 <__udivmoddi4+0x2ba>
  40780e:	45a0      	cmp	r8, r4
  407810:	d927      	bls.n	407862 <__udivmoddi4+0x2ba>
  407812:	3802      	subs	r0, #2
  407814:	441c      	add	r4, r3
  407816:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40781a:	eba4 0408 	sub.w	r4, r4, r8
  40781e:	fba0 8902 	umull	r8, r9, r0, r2
  407822:	454c      	cmp	r4, r9
  407824:	46c6      	mov	lr, r8
  407826:	464d      	mov	r5, r9
  407828:	d315      	bcc.n	407856 <__udivmoddi4+0x2ae>
  40782a:	d012      	beq.n	407852 <__udivmoddi4+0x2aa>
  40782c:	b156      	cbz	r6, 407844 <__udivmoddi4+0x29c>
  40782e:	ebba 030e 	subs.w	r3, sl, lr
  407832:	eb64 0405 	sbc.w	r4, r4, r5
  407836:	fa04 f707 	lsl.w	r7, r4, r7
  40783a:	40cb      	lsrs	r3, r1
  40783c:	431f      	orrs	r7, r3
  40783e:	40cc      	lsrs	r4, r1
  407840:	6037      	str	r7, [r6, #0]
  407842:	6074      	str	r4, [r6, #4]
  407844:	2100      	movs	r1, #0
  407846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40784a:	4618      	mov	r0, r3
  40784c:	e6f8      	b.n	407640 <__udivmoddi4+0x98>
  40784e:	4690      	mov	r8, r2
  407850:	e6e0      	b.n	407614 <__udivmoddi4+0x6c>
  407852:	45c2      	cmp	sl, r8
  407854:	d2ea      	bcs.n	40782c <__udivmoddi4+0x284>
  407856:	ebb8 0e02 	subs.w	lr, r8, r2
  40785a:	eb69 0503 	sbc.w	r5, r9, r3
  40785e:	3801      	subs	r0, #1
  407860:	e7e4      	b.n	40782c <__udivmoddi4+0x284>
  407862:	4628      	mov	r0, r5
  407864:	e7d7      	b.n	407816 <__udivmoddi4+0x26e>
  407866:	4640      	mov	r0, r8
  407868:	e791      	b.n	40778e <__udivmoddi4+0x1e6>
  40786a:	4681      	mov	r9, r0
  40786c:	e7be      	b.n	4077ec <__udivmoddi4+0x244>
  40786e:	4601      	mov	r1, r0
  407870:	e778      	b.n	407764 <__udivmoddi4+0x1bc>
  407872:	3802      	subs	r0, #2
  407874:	443c      	add	r4, r7
  407876:	e745      	b.n	407704 <__udivmoddi4+0x15c>
  407878:	4608      	mov	r0, r1
  40787a:	e708      	b.n	40768e <__udivmoddi4+0xe6>
  40787c:	f1a8 0802 	sub.w	r8, r8, #2
  407880:	443d      	add	r5, r7
  407882:	e72b      	b.n	4076dc <__udivmoddi4+0x134>

00407884 <__aeabi_idiv0>:
  407884:	4770      	bx	lr
  407886:	bf00      	nop
  407888:	092d452d 	.word	0x092d452d
  40788c:	39384d57 	.word	0x39384d57
  407890:	69203430 	.word	0x69203430
  407894:	6974696e 	.word	0x6974696e
  407898:	7a696c61 	.word	0x7a696c61
  40789c:	6f697461 	.word	0x6f697461
  4078a0:	6166206e 	.word	0x6166206e
  4078a4:	64656c69 	.word	0x64656c69
  4078a8:	00000d2e 	.word	0x00000d2e

004078ac <CSWTCH.7>:
  4078ac:	00000100 00000300 00000200 00000002     ................
  4078bc:	00000002 00000001 00000002 00000002     ................
  4078cc:	00000002 00000001 00000002 00000002     ................
  4078dc:	00000001                                ....

004078e0 <midi_note_frequencies>:
  4078e0:	4102d0e5 410a978d 4112d4fe 411b9168     ...A...A...Ah..A
  4078f0:	4124d0e5 412e9ba6 4138fdf4 41440000     ..$A...A..8A..DA
  407900:	414fa5e3 415c0000 41691687 4176f1aa     ..OA..\A..iA..vA
  407910:	4182d0e5 418a978d 4192d4fe 419b8f5c     ...A...A...A\..A
  407920:	41a4d0e5 41ae9db2 41b90000 41c40000     ...A...A...A...A
  407930:	41cfa7f0 41dc0000 41e9147b 41f6f1aa     ...A...A{..A...A
  407940:	4202cfdf 420a978d 4212d4fe 421b9062     ...B...B...Bb..B
  407950:	4224cfdf 422e9db2 4238fefa 4243fefa     ..$B...B..8B..CB
  407960:	424fa6e9 425c0000 4269147b 4276f0a4     ..OB..\B{.iB..vB
  407970:	4282cfdf 428a978d 4292d4fe 429b9062     ...B...B...Bb..B
  407980:	42a4d062 42ae9d2f 42b8ff7d 42c3ff7d     b..B/..B}..B}..B
  407990:	42cfa6e9 42dc0000 42e914fe 42f6f127     ...B...B...B'..B
  4079a0:	4302d021 430a974c 4312d4fe 431b9021     !..CL..C...C!..C
  4079b0:	4324d062 432e9d2f 4338ff3b 4343ff7d     b.$C/..C;.8C}.CC
  4079c0:	434fa6e9 435c0000 436914fe 4376f127     ..OC..\C..iC'.vC
  4079d0:	4382d021 438a976d 4392d51f 439b9042     !..Cm..C...CB..C
  4079e0:	43a4d062 43ae9d2f 43b8ff3b 43c3ff5c     b..C/..C;..C\..C
  4079f0:	43cfa70a 43dc0000 43e914fe 43f6f106     ...C...C...C...C
  407a00:	4402d010 440a975c 4412d51f 441b9042     ...D\..D...DB..D
  407a10:	4424d052 442e9d2f 4438ff4c 4443ff6d     R.$D/..DL.8Dm.CD
  407a20:	444fa6fa 445c0000 446914fe 4476f117     ..OD..\D..iD..vD
  407a30:	4482d010 448a9764 4492d517 449b9042     ...Dd..D...DB..D
  407a40:	44a4d052 44ae9d37 44b8ff4c 44c3ff6d     R..D7..DL..Dm..D
  407a50:	44cfa702 44dc0000 44e914f6 44f6f10e     ...D...D...D...D
  407a60:	4502d014 450a9760 4512d517 451b9042     ...E`..E...EB..E
  407a70:	4524d052 452e9d37 4538ff48 4543ff68     R.$E7..EH.8Eh.CE
  407a80:	454fa702 455c0000 456914f6 4576f10e     ..OE..\E..iE..vE
  407a90:	4582d012 458a9760 4592d517 459b9042     ...E`..E...EB..E
  407aa0:	45a4d054 45ae9d37 45b8ff4a 45c3ff6a     T..E7..EJ..Ej..E
  407ab0:	45cfa700 45dc0000 45e914f6 45f6f110     ...E...E...E...E
  407ac0:	4602d012 460a9760 4612d518 461b9041     ...F`..F...FA..F
  407ad0:	4624d052 462e9d33 4638ff48 4643ff66     R.$F3..FH.8Ff.CF

00407ae0 <sinTable_f32>:
  407ae0:	00000000 3c490e92 3cc90ab1 3d16c32b     ......I<...<+..=
  407af0:	3d48fb2e 3d7b2b75 3d96a904 3dafb680     ..H=u+{=...=...=
  407b00:	3dc8bd36 3de1bc2f 3dfab273 3e09cf87     6..=/..=s..=...>
  407b10:	3e164083 3e22abb5 3e2f10a2 3e3b6ecf     .@.>..">../>.n;>
  407b20:	3e47c5c2 3e541501 3e605c13 3e6c9a7f     ..G>..T>.\`>..l>
  407b30:	3e78cfcc 3e827dc0 3e888e93 3e8e9a22     ..x>.}.>...>"..>
  407b40:	3e94a032 3e9aa086 3ea09ae5 3ea68f12     2..>...>...>...>
  407b50:	3eac7cd4 3eb263ef 3eb8442a 3ebe1d49     .|.>.c.>*D.>I..>
  407b60:	3ec3ef15 3ec9b953 3ecf7bca 3ed53641     ...>S..>.{.>A6.>
  407b70:	3edae880 3ee0924f 3ee63375 3eebcbbb     ...>O..>u3.>...>
  407b80:	3ef15aea 3ef6e0cb 3efc5d27 3f00e7e4     .Z.>...>'].>...?
  407b90:	3f039c3d 3f064b82 3f08f59b 3f0b9a6b     =..?.K.?...?k..?
  407ba0:	3f0e39da 3f10d3cd 3f13682a 3f15f6d9     .9.?...?*h.?...?
  407bb0:	3f187fc0 3f1b02c6 3f1d7fd1 3f1ff6cb     ...?...?...?...?
  407bc0:	3f226799 3f24d225 3f273656 3f299415     .g"?%.$?V6'?..)?
  407bd0:	3f2beb4a 3f2e3bde 3f3085bb 3f32c8c9     J.+?.;.?..0?..2?
  407be0:	3f3504f3 3f373a23 3f396842 3f3b8f3b     ..5?#:7?Bh9?;.;?
  407bf0:	3f3daef9 3f3fc767 3f41d870 3f43e201     ..=?g.??p.A?..C?
  407c00:	3f45e403 3f47de65 3f49d112 3f4bbbf8     ..E?e.G?..I?..K?
  407c10:	3f4d9f02 3f4f7a20 3f514d3d 3f531849     ..M? zO?=MQ?I.S?
  407c20:	3f54db31 3f5695e5 3f584853 3f59f26a     1.T?..V?SHX?j.Y?
  407c30:	3f5b941a 3f5d2d53 3f5ebe05 3f604621     ..[?S-]?..^?!F`?
  407c40:	3f61c597 3f633c5a 3f64aa59 3f660f88     ..a?Z<c?Y.d?..f?
  407c50:	3f676bd8 3f68bf3c 3f6a09a7 3f6b4b0c     .kg?<.h?..j?.Kk?
  407c60:	3f6c835e 3f6db293 3f6ed89e 3f6ff573     ^.l?..m?..n?s.o?
  407c70:	3f710908 3f721352 3f731447 3f740bdd     ..q?R.r?G.s?..t?
  407c80:	3f74fa0b 3f75dec6 3f76ba07 3f778bc5     ..t?..u?..v?..w?
  407c90:	3f7853f8 3f791298 3f79c79d 3f7a7302     .Sx?..y?..y?.sz?
  407ca0:	3f7b14be 3f7baccd 3f7c3b28 3f7cbfc9     ..{?..{?(;|?..|?
  407cb0:	3f7d3aac 3f7dabcc 3f7e1323 3f7e70b0     .:}?..}?#.~?.p~?
  407cc0:	3f7ec46d 3f7f0e58 3f7f4e6d 3f7f84ab     m.~?X..?mN.?...?
  407cd0:	3f7fb10f 3f7fd397 3f7fec43 3f7ffb11     ...?...?C..?...?
  407ce0:	3f800000 3f7ffb11 3f7fec43 3f7fd397     ...?...?C..?...?
  407cf0:	3f7fb10f 3f7f84ab 3f7f4e6d 3f7f0e58     ...?...?mN.?X..?
  407d00:	3f7ec46d 3f7e70b0 3f7e1323 3f7dabcc     m.~?.p~?#.~?..}?
  407d10:	3f7d3aac 3f7cbfc9 3f7c3b28 3f7baccd     .:}?..|?(;|?..{?
  407d20:	3f7b14be 3f7a7302 3f79c79d 3f791298     ..{?.sz?..y?..y?
  407d30:	3f7853f8 3f778bc5 3f76ba07 3f75dec6     .Sx?..w?..v?..u?
  407d40:	3f74fa0b 3f740bdd 3f731447 3f721352     ..t?..t?G.s?R.r?
  407d50:	3f710908 3f6ff573 3f6ed89e 3f6db293     ..q?s.o?..n?..m?
  407d60:	3f6c835e 3f6b4b0c 3f6a09a7 3f68bf3c     ^.l?.Kk?..j?<.h?
  407d70:	3f676bd8 3f660f88 3f64aa59 3f633c5a     .kg?..f?Y.d?Z<c?
  407d80:	3f61c597 3f604621 3f5ebe05 3f5d2d53     ..a?!F`?..^?S-]?
  407d90:	3f5b941a 3f59f26a 3f584853 3f5695e5     ..[?j.Y?SHX?..V?
  407da0:	3f54db31 3f531849 3f514d3d 3f4f7a20     1.T?I.S?=MQ? zO?
  407db0:	3f4d9f02 3f4bbbf8 3f49d112 3f47de65     ..M?..K?..I?e.G?
  407dc0:	3f45e403 3f43e201 3f41d870 3f3fc767     ..E?..C?p.A?g.??
  407dd0:	3f3daef9 3f3b8f3b 3f396842 3f373a23     ..=?;.;?Bh9?#:7?
  407de0:	3f3504f3 3f32c8c9 3f3085bb 3f2e3bde     ..5?..2?..0?.;.?
  407df0:	3f2beb4a 3f299415 3f273656 3f24d225     J.+?..)?V6'?%.$?
  407e00:	3f226799 3f1ff6cb 3f1d7fd1 3f1b02c6     .g"?...?...?...?
  407e10:	3f187fc0 3f15f6d9 3f13682a 3f10d3cd     ...?...?*h.?...?
  407e20:	3f0e39da 3f0b9a6b 3f08f59b 3f064b82     .9.?k..?...?.K.?
  407e30:	3f039c3d 3f00e7e4 3efc5d27 3ef6e0cb     =..?...?'].>...>
  407e40:	3ef15aea 3eebcbbb 3ee63375 3ee0924f     .Z.>...>u3.>O..>
  407e50:	3edae880 3ed53641 3ecf7bca 3ec9b953     ...>A6.>.{.>S..>
  407e60:	3ec3ef15 3ebe1d49 3eb8442a 3eb263ef     ...>I..>*D.>.c.>
  407e70:	3eac7cd4 3ea68f12 3ea09ae5 3e9aa086     .|.>...>...>...>
  407e80:	3e94a032 3e8e9a22 3e888e93 3e827dc0     2..>"..>...>.}.>
  407e90:	3e78cfcc 3e6c9a7f 3e605c13 3e541501     ..x>..l>.\`>..T>
  407ea0:	3e47c5c2 3e3b6ecf 3e2f10a2 3e22abb5     ..G>.n;>../>..">
  407eb0:	3e164083 3e09cf87 3dfab273 3de1bc2f     .@.>...>s..=/..=
  407ec0:	3dc8bd36 3dafb680 3d96a904 3d7b2b75     6..=...=...=u+{=
  407ed0:	3d48fb2e 3d16c32b 3cc90ab1 3c490e92     ..H=+..=...<..I<
  407ee0:	00000000 bc490e92 bcc90ab1 bd16c32b     ......I.....+...
  407ef0:	bd48fb2e bd7b2b75 bd96a904 bdafb680     ..H.u+{.........
  407f00:	bdc8bd36 bde1bc2f bdfab273 be09cf87     6.../...s.......
  407f10:	be164083 be22abb5 be2f10a2 be3b6ecf     .@....".../..n;.
  407f20:	be47c5c2 be541501 be605c13 be6c9a7f     ..G...T..\`...l.
  407f30:	be78cfcc be827dc0 be888e93 be8e9a22     ..x..}......"...
  407f40:	be94a032 be9aa086 bea09ae5 bea68f12     2...............
  407f50:	beac7cd4 beb263ef beb8442a bebe1d49     .|...c..*D..I...
  407f60:	bec3ef15 bec9b953 becf7bca bed53641     ....S....{..A6..
  407f70:	bedae880 bee0924f bee63375 beebcbbb     ....O...u3......
  407f80:	bef15aea bef6e0cb befc5d27 bf00e7e4     .Z......']......
  407f90:	bf039c3d bf064b82 bf08f59b bf0b9a6b     =....K......k...
  407fa0:	bf0e39da bf10d3cd bf13682a bf15f6d9     .9......*h......
  407fb0:	bf187fc0 bf1b02c6 bf1d7fd1 bf1ff6cb     ................
  407fc0:	bf226799 bf24d225 bf273656 bf299415     .g".%.$.V6'...).
  407fd0:	bf2beb4a bf2e3bde bf3085bb bf32c8c9     J.+..;....0...2.
  407fe0:	bf3504f3 bf373a23 bf396842 bf3b8f3b     ..5.#:7.Bh9.;.;.
  407ff0:	bf3daef9 bf3fc767 bf41d870 bf43e201     ..=.g.?.p.A...C.
  408000:	bf45e403 bf47de65 bf49d112 bf4bbbf8     ..E.e.G...I...K.
  408010:	bf4d9f02 bf4f7a20 bf514d3d bf531849     ..M. zO.=MQ.I.S.
  408020:	bf54db31 bf5695e5 bf584853 bf59f26a     1.T...V.SHX.j.Y.
  408030:	bf5b941a bf5d2d53 bf5ebe05 bf604621     ..[.S-]...^.!F`.
  408040:	bf61c597 bf633c5a bf64aa59 bf660f88     ..a.Z<c.Y.d...f.
  408050:	bf676bd8 bf68bf3c bf6a09a7 bf6b4b0c     .kg.<.h...j..Kk.
  408060:	bf6c835e bf6db293 bf6ed89e bf6ff573     ^.l...m...n.s.o.
  408070:	bf710908 bf721352 bf731447 bf740bdd     ..q.R.r.G.s...t.
  408080:	bf74fa0b bf75dec6 bf76ba07 bf778bc5     ..t...u...v...w.
  408090:	bf7853f8 bf791298 bf79c79d bf7a7302     .Sx...y...y..sz.
  4080a0:	bf7b14be bf7baccd bf7c3b28 bf7cbfc9     ..{...{.(;|...|.
  4080b0:	bf7d3aac bf7dabcc bf7e1323 bf7e70b0     .:}...}.#.~..p~.
  4080c0:	bf7ec46d bf7f0e58 bf7f4e6d bf7f84ab     m.~.X...mN......
  4080d0:	bf7fb10f bf7fd397 bf7fec43 bf7ffb11     ........C.......
  4080e0:	bf800000 bf7ffb11 bf7fec43 bf7fd397     ........C.......
  4080f0:	bf7fb10f bf7f84ab bf7f4e6d bf7f0e58     ........mN..X...
  408100:	bf7ec46d bf7e70b0 bf7e1323 bf7dabcc     m.~..p~.#.~...}.
  408110:	bf7d3aac bf7cbfc9 bf7c3b28 bf7baccd     .:}...|.(;|...{.
  408120:	bf7b14be bf7a7302 bf79c79d bf791298     ..{..sz...y...y.
  408130:	bf7853f8 bf778bc5 bf76ba07 bf75dec6     .Sx...w...v...u.
  408140:	bf74fa0b bf740bdd bf731447 bf721352     ..t...t.G.s.R.r.
  408150:	bf710908 bf6ff573 bf6ed89e bf6db293     ..q.s.o...n...m.
  408160:	bf6c835e bf6b4b0c bf6a09a7 bf68bf3c     ^.l..Kk...j.<.h.
  408170:	bf676bd8 bf660f88 bf64aa59 bf633c5a     .kg...f.Y.d.Z<c.
  408180:	bf61c597 bf604621 bf5ebe05 bf5d2d53     ..a.!F`...^.S-].
  408190:	bf5b941a bf59f26a bf584853 bf5695e5     ..[.j.Y.SHX...V.
  4081a0:	bf54db31 bf531849 bf514d3d bf4f7a20     1.T.I.S.=MQ. zO.
  4081b0:	bf4d9f02 bf4bbbf8 bf49d112 bf47de65     ..M...K...I.e.G.
  4081c0:	bf45e403 bf43e201 bf41d870 bf3fc767     ..E...C.p.A.g.?.
  4081d0:	bf3daef9 bf3b8f3b bf396842 bf373a23     ..=.;.;.Bh9.#:7.
  4081e0:	bf3504f3 bf32c8c9 bf3085bb bf2e3bde     ..5...2...0..;..
  4081f0:	bf2beb4a bf299415 bf273656 bf24d225     J.+...).V6'.%.$.
  408200:	bf226799 bf1ff6cb bf1d7fd1 bf1b02c6     .g".............
  408210:	bf187fc0 bf15f6d9 bf13682a bf10d3cd     ........*h......
  408220:	bf0e39da bf0b9a6b bf08f59b bf064b82     .9..k........K..
  408230:	bf039c3d bf00e7e4 befc5d27 bef6e0cb     =.......']......
  408240:	bef15aea beebcbbb bee63375 bee0924f     .Z......u3..O...
  408250:	bedae880 bed53641 becf7bca bec9b953     ....A6...{..S...
  408260:	bec3ef15 bebe1d49 beb8442a beb263ef     ....I...*D...c..
  408270:	beac7cd4 bea68f12 bea09ae5 be9aa086     .|..............
  408280:	be94a032 be8e9a22 be888e93 be827dc0     2..."........}..
  408290:	be78cfcc be6c9a7f be605c13 be541501     ..x...l..\`...T.
  4082a0:	be47c5c2 be3b6ecf be2f10a2 be22abb5     ..G..n;.../...".
  4082b0:	be164083 be09cf87 bdfab273 bde1bc2f     .@......s.../...
  4082c0:	bdc8bd36 bdafb680 bd96a904 bd7b2b75     6...........u+{.
  4082d0:	bd48fb2e bd16c32b bcc90ab1 bc490e92     ..H.+.........I.
  4082e0:	80000000 00676f6c                       ....log.

004082e8 <_global_impure_ptr>:
  4082e8:	20400058 33323130 37363534 42413938     X.@ 0123456789AB
  4082f8:	46454443 00000000 33323130 37363534     CDEF....01234567
  408308:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  408318:	0000296c                                l)..

0040831c <blanks.8340>:
  40831c:	20202020 20202020 20202020 20202020                     

0040832c <zeroes.8341>:
  40832c:	30303030 30303030 30303030 30303030     0000000000000000
  40833c:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0040834c <_ctype_>:
  40834c:	20202000 20202020 28282020 20282828     .         ((((( 
  40835c:	20202020 20202020 20202020 20202020                     
  40836c:	10108820 10101010 10101010 10101010      ...............
  40837c:	04040410 04040404 10040404 10101010     ................
  40838c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40839c:	01010101 01010101 01010101 10101010     ................
  4083ac:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4083bc:	02020202 02020202 02020202 10101010     ................
  4083cc:	00000020 00000000 00000000 00000000      ...............
	...

00408450 <_init>:
  408450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408452:	bf00      	nop
  408454:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408456:	bc08      	pop	{r3}
  408458:	469e      	mov	lr, r3
  40845a:	4770      	bx	lr

0040845c <__init_array_start>:
  40845c:	004060f5 	.word	0x004060f5

00408460 <__frame_dummy_init_array_entry>:
  408460:	00400165                                e.@.

00408464 <_fini>:
  408464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408466:	bf00      	nop
  408468:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40846a:	bc08      	pop	{r3}
  40846c:	469e      	mov	lr, r3
  40846e:	4770      	bx	lr

00408470 <__fini_array_start>:
  408470:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <inBuffer>:
2040000c:	9800 2044                                   ..D 

20400010 <inPingMode>:
20400010:	0001 0000                                   ....

20400014 <outBuffer>:
20400014:	7800 2044                                   .xD 

20400018 <outPingMode>:
20400018:	0001 0000                                   ....

2040001c <pitchtracker>:
2040001c:	0000 bf80 ffff ffff                         ........

20400024 <g_interrupt_enabled>:
20400024:	0001 0000                                   ....

20400028 <SystemCoreClock>:
20400028:	0900 003d                                   ..=.

2040002c <chorus_speed>:
2040002c:	d70a 3ca3                                   ...<

20400030 <delay_feedback>:
20400030:	cccd 3e4c                                   ..L>

20400034 <delay_speed>:
20400034:	2710 0000                                   .'..

20400038 <dry_volume>:
20400038:	0000 3f80                                   ...?

2040003c <harm_volume>:
2040003c:	0000 3f80                                   ...?

20400040 <key_root>:
20400040:	0040 0000                                   @...

20400044 <master_volume>:
20400044:	0000 3f80                                   ...?

20400048 <pitch_bend>:
20400048:	0040 0000                                   @...

2040004c <__fdlib_version>:
2040004c:	0001 0000                                   ....

20400050 <_impure_ptr>:
20400050:	0058 2040 0000 0000                         X.@ ....

20400058 <impure_data>:
20400058:	0000 0000 0344 2040 03ac 2040 0414 2040     ....D.@ ..@ ..@ 
	...
20400100:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400110:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400480 <__malloc_av_>:
	...
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 

20400888 <__malloc_sbrk_base>:
20400888:	ffff ffff                                   ....

2040088c <__malloc_trim_threshold>:
2040088c:	0000 0002                                   ....

20400890 <__atexit_recursive_mutex>:
20400890:	a890 2044                                   ..D 

20400894 <__global_locale>:
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400954:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400974:	72e1 0040 6b7d 0040 0000 0000 834c 0040     .r@.}k@.....L.@.
20400984:	8348 0040 82fc 0040 82fc 0040 82fc 0040     H.@...@...@...@.
20400994:	82fc 0040 82fc 0040 82fc 0040 82fc 0040     ..@...@...@...@.
204009a4:	82fc 0040 82fc 0040 ffff ffff ffff ffff     ..@...@.........
204009b4:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009dc:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
