Classic Timing Analyzer report for I2Stest
Thu Apr 19 14:56:19 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CBCLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+--------------------+---------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From               ; To                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------+---------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.067 ns                         ; CLRCLK             ; TX_state[2]                           ; --         ; CBCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.591 ns                         ; data_right[9]~reg0 ; data_right[9]                         ; CBCLK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.262 ns                        ; CLRCLK             ; I2SAudioOut:I2SAudioOut|TLV_state.001 ; --         ; CBCLK    ; 0            ;
; Clock Setup: 'CBCLK'         ; N/A   ; None          ; 256.74 MHz ( period = 3.895 ns ) ; TX_state[0]        ; TX_state[5]                           ; CBCLK      ; CBCLK    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                    ;                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------+---------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CBCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CBCLK'                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 256.74 MHz ( period = 3.895 ns )                    ; TX_state[0]                           ; TX_state[5]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.631 ns                ;
; N/A                                     ; 264.90 MHz ( period = 3.775 ns )                    ; TX_state[2]                           ; TX_state[5]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[0]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[8]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[9]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[10]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[11]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[12]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[13]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[14]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; TX_state[3]                           ; data_left[15]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 269.03 MHz ( period = 3.717 ns )                    ; TX_state[1]                           ; TX_state[5]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; TX_state[3]                           ; data_left[1]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; TX_state[3]                           ; data_left[2]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; TX_state[3]                           ; data_left[3]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; TX_state[3]                           ; data_left[4]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; TX_state[3]                           ; data_left[5]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; TX_state[3]                           ; data_left[6]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; TX_state[3]                           ; data_left[7]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.433 ns                ;
; N/A                                     ; 272.03 MHz ( period = 3.676 ns )                    ; TX_state[5]                           ; TX_state[0]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 274.12 MHz ( period = 3.648 ns )                    ; TX_state[5]                           ; TX_state[5]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 274.65 MHz ( period = 3.641 ns )                    ; TX_state[5]                           ; TX_state[3]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.377 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; TX_state[0]                           ; TX_state[3]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 277.62 MHz ( period = 3.602 ns )                    ; TX_state[5]                           ; TX_state[2]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[0]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[8]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[9]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[10]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[11]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[12]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[13]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[14]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; TX_state[2]                           ; data_left[15]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.332 ns                ;
; N/A                                     ; 280.19 MHz ( period = 3.569 ns )                    ; TX_state[3]                           ; TX_state[0]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.305 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; TX_state[0]                           ; data_right[8]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; TX_state[0]                           ; data_right[9]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; TX_state[0]                           ; data_right[10]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; TX_state[0]                           ; data_right[11]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; TX_state[0]                           ; data_right[12]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; TX_state[0]                           ; data_right[13]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; TX_state[0]                           ; data_right[15]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; TX_state[4]                           ; TX_state[2]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.275 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; TX_state[2]                           ; data_left[1]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; TX_state[2]                           ; data_left[2]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; TX_state[2]                           ; data_left[3]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; TX_state[2]                           ; data_left[4]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; TX_state[2]                           ; data_left[5]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; TX_state[2]                           ; data_left[6]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 283.05 MHz ( period = 3.533 ns )                    ; TX_state[2]                           ; data_left[7]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.271 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[0]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[1]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[2]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[3]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[4]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[5]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[6]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[7]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 283.37 MHz ( period = 3.529 ns )                    ; TX_state[0]                           ; data_right[14]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; 285.06 MHz ( period = 3.508 ns )                    ; TX_state[2]                           ; TX_state[3]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.244 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[0]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[8]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[9]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[10]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[11]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[12]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[13]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[14]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 286.12 MHz ( period = 3.495 ns )                    ; TX_state[1]                           ; data_left[15]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.228 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[0]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[8]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[9]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[10]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[11]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[12]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[13]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[14]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.10 MHz ( period = 3.459 ns )                    ; TX_state[0]                           ; data_left[15]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.190 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; TX_state[2]                           ; data_right[8]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; TX_state[2]                           ; data_right[9]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; TX_state[2]                           ; data_right[10]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; TX_state[2]                           ; data_right[11]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; TX_state[2]                           ; data_right[12]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; TX_state[2]                           ; data_right[13]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 289.60 MHz ( period = 3.453 ns )                    ; TX_state[2]                           ; data_right[15]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 289.86 MHz ( period = 3.450 ns )                    ; TX_state[1]                           ; TX_state[3]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[0]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[1]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[2]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[3]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[4]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[5]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[6]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[7]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; TX_state[2]                           ; data_right[14]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; TX_state[1]                           ; data_left[1]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; TX_state[1]                           ; data_left[2]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; TX_state[1]                           ; data_left[3]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; TX_state[1]                           ; data_left[4]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; TX_state[1]                           ; data_left[5]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; TX_state[1]                           ; data_left[6]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; TX_state[1]                           ; data_left[7]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[0]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[8]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[9]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[10]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[11]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[12]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[13]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[14]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; TX_state[5]                           ; data_left[15]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; 293.51 MHz ( period = 3.407 ns )                    ; TX_state[2]                           ; TX_state[0]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 293.60 MHz ( period = 3.406 ns )                    ; TX_state[3]                           ; TX_state[2]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.142 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; TX_state[0]                           ; data_left[1]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; TX_state[0]                           ; data_left[2]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; TX_state[0]                           ; data_left[3]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; TX_state[0]                           ; data_left[4]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; TX_state[0]                           ; data_left[5]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; TX_state[0]                           ; data_left[6]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 294.90 MHz ( period = 3.391 ns )                    ; TX_state[0]                           ; data_left[7]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 295.07 MHz ( period = 3.389 ns )                    ; TX_state[1]                           ; TX_state[0]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 296.56 MHz ( period = 3.372 ns )                    ; TX_state[0]                           ; TX_state[2]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.108 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; TX_state[4]                           ; TX_state[0]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; TX_state[5]                           ; data_left[1]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; TX_state[5]                           ; data_left[2]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; TX_state[5]                           ; data_left[3]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; TX_state[5]                           ; data_left[4]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; TX_state[5]                           ; data_left[5]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; TX_state[5]                           ; data_left[6]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; TX_state[5]                           ; data_left[7]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.085 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[0]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[8]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[9]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[10]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[11]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[12]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[13]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[14]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 299.94 MHz ( period = 3.334 ns )                    ; TX_state[4]                           ; data_left[15]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.067 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[3]  ; I2SAudioOut:I2SAudioOut|bit_count[2] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 300.93 MHz ( period = 3.323 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[1]  ; I2SAudioOut:I2SAudioOut|bit_count[2] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 301.02 MHz ( period = 3.322 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[3]  ; I2SAudioOut:I2SAudioOut|bit_count[1] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.058 ns                ;
; N/A                                     ; 301.11 MHz ( period = 3.321 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[3]  ; I2SAudioOut:I2SAudioOut|bit_count[3] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[1]  ; I2SAudioOut:I2SAudioOut|bit_count[1] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[1]  ; I2SAudioOut:I2SAudioOut|bit_count[3] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 304.60 MHz ( period = 3.283 ns )                    ; TX_state[2]                           ; TX_state[2]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.019 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; TX_state[4]                           ; data_left[1]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; TX_state[4]                           ; data_left[2]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; TX_state[4]                           ; data_left[3]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; TX_state[4]                           ; data_left[4]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; TX_state[4]                           ; data_left[5]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; TX_state[4]                           ; data_left[6]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 306.18 MHz ( period = 3.266 ns )                    ; TX_state[4]                           ; data_left[7]~reg0                    ; CBCLK      ; CBCLK    ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; TX_state[1]                           ; data_right[8]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; TX_state[1]                           ; data_right[9]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; TX_state[1]                           ; data_right[10]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; TX_state[1]                           ; data_right[11]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; TX_state[1]                           ; data_right[12]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; TX_state[1]                           ; data_right[13]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 307.31 MHz ( period = 3.254 ns )                    ; TX_state[1]                           ; data_right[15]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[0]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[1]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[2]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[3]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[4]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[5]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[6]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[7]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; TX_state[1]                           ; data_right[14]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.980 ns                ;
; N/A                                     ; 315.76 MHz ( period = 3.167 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[2]  ; I2SAudioOut:I2SAudioOut|bit_count[2] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[2]  ; I2SAudioOut:I2SAudioOut|bit_count[1] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.899 ns                ;
; N/A                                     ; 316.26 MHz ( period = 3.162 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[2]  ; I2SAudioOut:I2SAudioOut|bit_count[3] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.898 ns                ;
; N/A                                     ; 317.76 MHz ( period = 3.147 ns )                    ; TX_state[0]                           ; TX_state[4]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.881 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; TX_state[4]                           ; TX_state[5]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.869 ns                ;
; N/A                                     ; 320.10 MHz ( period = 3.124 ns )                    ; TX_state[4]                           ; TX_state[3]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.862 ns                ;
; N/A                                     ; 324.04 MHz ( period = 3.086 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[0]  ; I2SAudioOut:I2SAudioOut|outbit_o     ; CBCLK      ; CBCLK    ; None                        ; None                      ; 1.279 ns                ;
; N/A                                     ; 324.25 MHz ( period = 3.084 ns )                    ; TX_state[1]                           ; TX_state[2]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.822 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; TX_state[2]                           ; TX_state[4]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.761 ns                ;
; N/A                                     ; 331.13 MHz ( period = 3.020 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[0]  ; I2SAudioOut:I2SAudioOut|bit_count[2] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.756 ns                ;
; N/A                                     ; 331.56 MHz ( period = 3.016 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[0]  ; I2SAudioOut:I2SAudioOut|bit_count[1] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.752 ns                ;
; N/A                                     ; 331.67 MHz ( period = 3.015 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[0]  ; I2SAudioOut:I2SAudioOut|bit_count[3] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.751 ns                ;
; N/A                                     ; 335.80 MHz ( period = 2.978 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[3]  ; I2SAudioOut:I2SAudioOut|bit_count[0] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.714 ns                ;
; N/A                                     ; 336.13 MHz ( period = 2.975 ns )                    ; I2SAudioOut:I2SAudioOut|bit_count[1]  ; I2SAudioOut:I2SAudioOut|bit_count[0] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.711 ns                ;
; N/A                                     ; 336.81 MHz ( period = 2.969 ns )                    ; TX_state[1]                           ; TX_state[4]                          ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.705 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; TX_state[4]                           ; data_right[8]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; TX_state[4]                           ; data_right[9]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; TX_state[4]                           ; data_right[10]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; TX_state[4]                           ; data_right[11]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; TX_state[4]                           ; data_right[12]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; TX_state[4]                           ; data_right[13]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 338.64 MHz ( period = 2.953 ns )                    ; TX_state[4]                           ; data_right[15]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[0]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[1]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[2]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[3]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[4]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[5]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[6]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[7]~reg0                   ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; TX_state[4]                           ; data_right[14]~reg0                  ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.679 ns                ;
; N/A                                     ; Restricted to 340.02 MHz ( period = 2.941 ns )      ; I2SAudioOut:I2SAudioOut|TLV_state.011 ; I2SAudioOut:I2SAudioOut|bit_count[2] ; CBCLK      ; CBCLK    ; None                        ; None                      ; 2.663 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+--------+---------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                    ; To Clock ;
+-------+--------------+------------+--------+---------------------------------------+----------+
; N/A   ; None         ; 7.067 ns   ; CLRCLK ; TX_state[2]                           ; CBCLK    ;
; N/A   ; None         ; 6.387 ns   ; CLRCLK ; TX_state[0]                           ; CBCLK    ;
; N/A   ; None         ; 6.364 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|bit_count[2]  ; CBCLK    ;
; N/A   ; None         ; 6.360 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|bit_count[1]  ; CBCLK    ;
; N/A   ; None         ; 6.359 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|bit_count[3]  ; CBCLK    ;
; N/A   ; None         ; 6.016 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|bit_count[0]  ; CBCLK    ;
; N/A   ; None         ; 5.518 ns   ; CLRCLK ; TX_state[1]                           ; CBCLK    ;
; N/A   ; None         ; 5.008 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.010 ; CBCLK    ;
; N/A   ; None         ; 5.007 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.100 ; CBCLK    ;
; N/A   ; None         ; 4.531 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.011 ; CBCLK    ;
; N/A   ; None         ; 4.530 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.000 ; CBCLK    ;
; N/A   ; None         ; 4.528 ns   ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.001 ; CBCLK    ;
+-------+--------------+------------+--------+---------------------------------------+----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+----------------------------------+----------------+------------+
; Slack ; Required tco ; Actual tco ; From                             ; To             ; From Clock ;
+-------+--------------+------------+----------------------------------+----------------+------------+
; N/A   ; None         ; 8.591 ns   ; data_right[9]~reg0               ; data_right[9]  ; CBCLK      ;
; N/A   ; None         ; 8.458 ns   ; data_left[10]~reg0               ; data_left[10]  ; CBCLK      ;
; N/A   ; None         ; 8.393 ns   ; data_left[14]~reg0               ; data_left[14]  ; CBCLK      ;
; N/A   ; None         ; 8.392 ns   ; data_right[10]~reg0              ; data_right[10] ; CBCLK      ;
; N/A   ; None         ; 8.262 ns   ; data_right[5]~reg0               ; data_right[5]  ; CBCLK      ;
; N/A   ; None         ; 8.244 ns   ; data_right[1]~reg0               ; data_right[1]  ; CBCLK      ;
; N/A   ; None         ; 8.230 ns   ; data_left[12]~reg0               ; data_left[12]  ; CBCLK      ;
; N/A   ; None         ; 8.222 ns   ; data_left[6]~reg0                ; data_left[6]   ; CBCLK      ;
; N/A   ; None         ; 8.212 ns   ; data_right[15]~reg0              ; data_right[15] ; CBCLK      ;
; N/A   ; None         ; 8.135 ns   ; data_left[15]~reg0               ; data_left[15]  ; CBCLK      ;
; N/A   ; None         ; 8.105 ns   ; data_left[0]~reg0                ; data_left[0]   ; CBCLK      ;
; N/A   ; None         ; 8.093 ns   ; data_right[6]~reg0               ; data_right[6]  ; CBCLK      ;
; N/A   ; None         ; 8.039 ns   ; data_right[0]~reg0               ; data_right[0]  ; CBCLK      ;
; N/A   ; None         ; 8.001 ns   ; data_left[2]~reg0                ; data_left[2]   ; CBCLK      ;
; N/A   ; None         ; 7.995 ns   ; data_left[1]~reg0                ; data_left[1]   ; CBCLK      ;
; N/A   ; None         ; 7.993 ns   ; data_left[3]~reg0                ; data_left[3]   ; CBCLK      ;
; N/A   ; None         ; 7.951 ns   ; data_right[12]~reg0              ; data_right[12] ; CBCLK      ;
; N/A   ; None         ; 7.946 ns   ; data_left[11]~reg0               ; data_left[11]  ; CBCLK      ;
; N/A   ; None         ; 7.883 ns   ; data_left[8]~reg0                ; data_left[8]   ; CBCLK      ;
; N/A   ; None         ; 7.804 ns   ; data_right[4]~reg0               ; data_right[4]  ; CBCLK      ;
; N/A   ; None         ; 7.766 ns   ; data_right[7]~reg0               ; data_right[7]  ; CBCLK      ;
; N/A   ; None         ; 7.718 ns   ; data_left[4]~reg0                ; data_left[4]   ; CBCLK      ;
; N/A   ; None         ; 7.712 ns   ; data_right[8]~reg0               ; data_right[8]  ; CBCLK      ;
; N/A   ; None         ; 7.709 ns   ; data_right[13]~reg0              ; data_right[13] ; CBCLK      ;
; N/A   ; None         ; 7.707 ns   ; data_right[11]~reg0              ; data_right[11] ; CBCLK      ;
; N/A   ; None         ; 7.661 ns   ; data_right[3]~reg0               ; data_right[3]  ; CBCLK      ;
; N/A   ; None         ; 7.623 ns   ; I2SAudioOut:I2SAudioOut|outbit_o ; DIN            ; CBCLK      ;
; N/A   ; None         ; 7.608 ns   ; data_left[5]~reg0                ; data_left[5]   ; CBCLK      ;
; N/A   ; None         ; 7.337 ns   ; data_left[9]~reg0                ; data_left[9]   ; CBCLK      ;
; N/A   ; None         ; 7.327 ns   ; data_left[13]~reg0               ; data_left[13]  ; CBCLK      ;
; N/A   ; None         ; 7.326 ns   ; data_left[7]~reg0                ; data_left[7]   ; CBCLK      ;
; N/A   ; None         ; 7.322 ns   ; data_right[14]~reg0              ; data_right[14] ; CBCLK      ;
; N/A   ; None         ; 7.322 ns   ; data_right[2]~reg0               ; data_right[2]  ; CBCLK      ;
+-------+--------------+------------+----------------------------------+----------------+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+--------+---------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                    ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------------------+----------+
; N/A           ; None        ; -4.262 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.001 ; CBCLK    ;
; N/A           ; None        ; -4.264 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.000 ; CBCLK    ;
; N/A           ; None        ; -4.265 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.011 ; CBCLK    ;
; N/A           ; None        ; -4.741 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.100 ; CBCLK    ;
; N/A           ; None        ; -4.742 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|TLV_state.010 ; CBCLK    ;
; N/A           ; None        ; -5.252 ns ; CLRCLK ; TX_state[1]                           ; CBCLK    ;
; N/A           ; None        ; -5.349 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|bit_count[0]  ; CBCLK    ;
; N/A           ; None        ; -5.939 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|bit_count[3]  ; CBCLK    ;
; N/A           ; None        ; -5.940 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|bit_count[1]  ; CBCLK    ;
; N/A           ; None        ; -5.944 ns ; CLRCLK ; I2SAudioOut:I2SAudioOut|bit_count[2]  ; CBCLK    ;
; N/A           ; None        ; -6.121 ns ; CLRCLK ; TX_state[0]                           ; CBCLK    ;
; N/A           ; None        ; -6.801 ns ; CLRCLK ; TX_state[2]                           ; CBCLK    ;
+---------------+-------------+-----------+--------+---------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Thu Apr 19 14:56:19 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off I2Stest -c I2Stest --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CBCLK" is an undefined clock
Info: Clock "CBCLK" has Internal fmax of 256.74 MHz between source register "TX_state[0]" and destination register "TX_state[5]" (period= 3.895 ns)
    Info: + Longest register to register delay is 3.631 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N3; Fanout = 6; REG Node = 'TX_state[0]'
        Info: 2: + IC(0.817 ns) + CELL(0.370 ns) = 1.187 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 3; COMB Node = 'Selector0~43'
        Info: 3: + IC(1.392 ns) + CELL(0.206 ns) = 2.785 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 1; COMB Node = 'Add0~194'
        Info: 4: + IC(0.368 ns) + CELL(0.370 ns) = 3.523 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 1; COMB Node = 'TX_state~146'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.631 ns; Loc. = LCFF_X19_Y12_N7; Fanout = 8; REG Node = 'TX_state[5]'
        Info: Total cell delay = 1.054 ns ( 29.03 % )
        Info: Total interconnect delay = 2.577 ns ( 70.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CBCLK" to destination register is 2.803 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CBCLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'CBCLK~clkctrl'
            Info: 3: + IC(0.854 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X19_Y12_N7; Fanout = 8; REG Node = 'TX_state[5]'
            Info: Total cell delay = 1.806 ns ( 64.43 % )
            Info: Total interconnect delay = 0.997 ns ( 35.57 % )
        Info: - Longest clock path from clock "CBCLK" to source register is 2.803 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CBCLK'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'CBCLK~clkctrl'
            Info: 3: + IC(0.854 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X19_Y12_N3; Fanout = 6; REG Node = 'TX_state[0]'
            Info: Total cell delay = 1.806 ns ( 64.43 % )
            Info: Total interconnect delay = 0.997 ns ( 35.57 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "TX_state[2]" (data pin = "CLRCLK", clock pin = "CBCLK") is 7.067 ns
    Info: + Longest pin to register delay is 9.910 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 8; PIN Node = 'CLRCLK'
        Info: 2: + IC(6.211 ns) + CELL(0.615 ns) = 7.831 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 1; COMB Node = 'Selector1~321'
        Info: 3: + IC(0.391 ns) + CELL(0.370 ns) = 8.592 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 1; COMB Node = 'Selector1~322'
        Info: 4: + IC(1.008 ns) + CELL(0.202 ns) = 9.802 ns; Loc. = LCCOMB_X19_Y12_N8; Fanout = 1; COMB Node = 'Selector1~323'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.910 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 7; REG Node = 'TX_state[2]'
        Info: Total cell delay = 2.300 ns ( 23.21 % )
        Info: Total interconnect delay = 7.610 ns ( 76.79 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CBCLK" to destination register is 2.803 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CBCLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'CBCLK~clkctrl'
        Info: 3: + IC(0.854 ns) + CELL(0.666 ns) = 2.803 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 7; REG Node = 'TX_state[2]'
        Info: Total cell delay = 1.806 ns ( 64.43 % )
        Info: Total interconnect delay = 0.997 ns ( 35.57 % )
Info: tco from clock "CBCLK" to destination pin "data_right[9]" through register "data_right[9]~reg0" is 8.591 ns
    Info: + Longest clock path from clock "CBCLK" to source register is 2.800 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CBCLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'CBCLK~clkctrl'
        Info: 3: + IC(0.851 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 1; REG Node = 'data_right[9]~reg0'
        Info: Total cell delay = 1.806 ns ( 64.50 % )
        Info: Total interconnect delay = 0.994 ns ( 35.50 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N1; Fanout = 1; REG Node = 'data_right[9]~reg0'
        Info: 2: + IC(2.211 ns) + CELL(3.276 ns) = 5.487 ns; Loc. = PIN_77; Fanout = 0; PIN Node = 'data_right[9]'
        Info: Total cell delay = 3.276 ns ( 59.70 % )
        Info: Total interconnect delay = 2.211 ns ( 40.30 % )
Info: th for register "I2SAudioOut:I2SAudioOut|TLV_state.001" (data pin = "CLRCLK", clock pin = "CBCLK") is -4.262 ns
    Info: + Longest clock path from clock "CBCLK" to destination register is 2.801 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CBCLK'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'CBCLK~clkctrl'
        Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.801 ns; Loc. = LCFF_X20_Y11_N9; Fanout = 2; REG Node = 'I2SAudioOut:I2SAudioOut|TLV_state.001'
        Info: Total cell delay = 1.806 ns ( 64.48 % )
        Info: Total interconnect delay = 0.995 ns ( 35.52 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.369 ns
        Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_146; Fanout = 8; PIN Node = 'CLRCLK'
        Info: 2: + IC(6.050 ns) + CELL(0.206 ns) = 7.261 ns; Loc. = LCCOMB_X20_Y11_N8; Fanout = 1; COMB Node = 'I2SAudioOut:I2SAudioOut|Selector3~20'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.369 ns; Loc. = LCFF_X20_Y11_N9; Fanout = 2; REG Node = 'I2SAudioOut:I2SAudioOut|TLV_state.001'
        Info: Total cell delay = 1.319 ns ( 17.90 % )
        Info: Total interconnect delay = 6.050 ns ( 82.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 99 megabytes of memory during processing
    Info: Processing ended: Thu Apr 19 14:56:19 2007
    Info: Elapsed time: 00:00:00


