# Spare Bit Fabric Reset
#mwr -force 0xfca7007c 0x8

# Spare Bit DMA BAR Bypass + TCP Timeout
mwr -force 0xfca70078 0x32000

# Spare Bit qinv limit
mwr -force 0xfca70088 0x3000
# Spare Bit SW Context Clear All
mwr -force 0xfca70074 0x2000

# Bridge Steering MM1
#mwr -force 0xfca700d0 0x1

# PF/VF BARLITE INT
mwr -force 0xfca70090 0x41041
mwr -force 0xfca70094 0x41041

# SRIOV CAP enable on all PFs
#mwr -force 0xfca507d0 0xF

# SRIOV CAP NextPTR on all PFs
#mwr -force 0xfca507d8 0x180
#mwr -force 0xfca507dc 0x180
#mwr -force 0xfca507e0 0x180

# VF Mailbox (DMA BAR) Address Translation
#mwr -force 0xfca704ec 0x1000
#mwr -force 0xfca704f0 0x208
#mwr -force 0xfca705b0 0x1400
#mwr -force 0xfca705b4 0x208
#mwr -force 0xfca70674 0x1800
#mwr -force 0xfca70678 0x208
#mwr -force 0xfca70738 0x1C00
#mwr -force 0xfca7073c 0x208

# VF Exdes (Bypass) Address Translation
#mwr -force 0xfca704fc 0x2004
#mwr -force 0xfca70500 0x208
#mwr -force 0xfca705c0 0x2044
#mwr -force 0xfca705c4 0x208
#mwr -force 0xfca70684 0x2084
#mwr -force 0xfca70688 0x208
#mwr -force 0xfca70748 0x20C4
#mwr -force 0xfca7074c 0x208

# Total NumVFs
#mwr -force 0xfca7087c 0x40
#mwr -force 0xfca70880 0x40
#mwr -force 0xfca70884 0x40
#mwr -force 0xfca70888 0x3C
#mwr -force 0xfca50814 0x40
#mwr -force 0xfca50818 0x40
#mwr -force 0xfca5081c 0x40
#mwr -force 0xfca50820 0x3C

# 1stvf_offset
#mwr -force 0xfca7088c 0x4
#mwr -force 0xfca70890 0x43
#mwr -force 0xfca70894 0x82
#mwr -force 0xfca70898 0xC1

# VF BAR 0 Config 16KB 64-bit BAR
#mwr -force 0xfca50864 0x7
#mwr -force 0xfca50868 0x7
#mwr -force 0xfca5086c 0x7
#mwr -force 0xfca50870 0x7
# bar set to 64K
#mwr -force 0xfca50874 0x9
#mwr -force 0xfca50878 0x9
#mwr -force 0xfca5087c 0x9
#mwr -force 0xfca50880 0x9  

# VF BAR 0 ATTR DMA PCIEBAR2AXIBAR Len set to 64K
#mwr -force 0xfca70594 0x10
#mwr -force 0xfca70658 0x10
#mwr -force 0xfca7071c 0x10
#mwr -force 0xfca707e0 0x10

# VF BAR 2 Config 4KB 64-bit BAR
#mwr -force 0xfca508a4 0x7
#mwr -force 0xfca508a8 0x7
#mwr -force 0xfca508ac 0x7
#mwr -force 0xfca508b0 0x7
#mwr -force 0xfca508b4 0x5
#mwr -force 0xfca508b8 0x5
#mwr -force 0xfca508bc 0x5
#mwr -force 0xfca508c0 0x5

# VF BAR 2 ATTR DMA PCIEBAR2AXIBAR Len
#mwr -force 0xfca7059c 0xC
#mwr -force 0xfca70660 0xC
#mwr -force 0xfca70724 0xC
#mwr -force 0xfca707e8 0xC
#
# Set the GLBL2 MISC CAP register
mwr -force 0xfca70080 0x600024
#mwr -force 0xfca70084 0x3fa60
mwr -force 0xfca70084 0x20000

# Disable RQ/CC Pipeline FIFO
#mwr -force 0xfca500d0 0x0

# Fabric Enable
#mwr -force 0xfca50e84 0x1
