digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@pointer" {
"1002807" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002808" [label="(Call,op->operands[1].regs[1] << 3)"];
"1002774" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002394" [label="(Call,-1)"];
"1002802" [label="(Call,data[l++] = op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002547" [label="(Identifier,X86R_UNDEFINED)"];
"1003216" [label="(MethodReturn,static int)"];
"1002695" [label="(Call,op->operands[1].regs[0] << 3)"];
"1002833" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002385" [label="(Call,op->operands[1].regs[0])"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002774" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002177" [label="(Literal,64)"];
"1002784" [label="(Identifier,X86R_UNDEFINED)"];
"1002802" [label="(Call,data[l++] = op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002809" [label="(Call,op->operands[1].regs[1])"];
"1002383" [label="(ControlStructure,if (op->operands[1].regs[0] != -1))"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002552" [label="(Identifier,a)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002395" [label="(Literal,1)"];
"1002634" [label="(Identifier,op)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002394" [label="(Call,-1)"];
"1002405" [label="(Identifier,data)"];
"1002536" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1002354" [label="(Call,a->bits == 64)"];
"1002808" [label="(Call,op->operands[1].regs[1] << 3)"];
"1002819" [label="(Call,op->operands[1].regs[0])"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002882" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002714" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002399" [label="(Identifier,data)"];
"1002807" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002538" [label="(Call,op->operands[1].regs[0])"];
"1002785" [label="(Block,)"];
"1002775" [label="(Call,op->operands[1].regs[1])"];
"1002823" [label="(Identifier,op)"];
"1002829" [label="(Identifier,l)"];
"1002174" [label="(Call,a->bits)"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002803" [label="(Call,data[l++])"];
"1002773" [label="(ControlStructure,if (op->operands[1].regs[1] != X86R_UNDEFINED))"];
"1002818" [label="(Literal,3)"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002182" [label="(Identifier,op)"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1002975" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002832" [label="(Identifier,offset)"];
"1002788" [label="(Identifier,data)"];
"1002807" -> "1002802"  [label="AST: "];
"1002807" -> "1002819"  [label="CFG: "];
"1002808" -> "1002807"  [label="AST: "];
"1002819" -> "1002807"  [label="AST: "];
"1002802" -> "1002807"  [label="CFG: "];
"1002807" -> "1003216"  [label="DDG: op->operands[1].regs[1] << 3"];
"1002807" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002807" -> "1002802"  [label="DDG: op->operands[1].regs[1] << 3"];
"1002807" -> "1002802"  [label="DDG: op->operands[1].regs[0]"];
"1002808" -> "1002807"  [label="DDG: op->operands[1].regs[1]"];
"1002808" -> "1002807"  [label="DDG: 3"];
"1002537" -> "1002807"  [label="DDG: op->operands[1].regs[0]"];
"1002808" -> "1002818"  [label="CFG: "];
"1002809" -> "1002808"  [label="AST: "];
"1002818" -> "1002808"  [label="AST: "];
"1002823" -> "1002808"  [label="CFG: "];
"1002808" -> "1003216"  [label="DDG: op->operands[1].regs[1]"];
"1002774" -> "1002808"  [label="DDG: op->operands[1].regs[1]"];
"1002774" -> "1002773"  [label="AST: "];
"1002774" -> "1002784"  [label="CFG: "];
"1002775" -> "1002774"  [label="AST: "];
"1002784" -> "1002774"  [label="AST: "];
"1002788" -> "1002774"  [label="CFG: "];
"1002832" -> "1002774"  [label="CFG: "];
"1002774" -> "1003216"  [label="DDG: op->operands[1].regs[1] != X86R_UNDEFINED"];
"1002774" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002774" -> "1003216"  [label="DDG: op->operands[1].regs[1]"];
"1002537" -> "1002774"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1002536"  [label="AST: "];
"1002537" -> "1002547"  [label="CFG: "];
"1002538" -> "1002537"  [label="AST: "];
"1002547" -> "1002537"  [label="AST: "];
"1002552" -> "1002537"  [label="CFG: "];
"1002634" -> "1002537"  [label="CFG: "];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: X86R_UNDEFINED"];
"1002384" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002695"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002714"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002833"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002882"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002975"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003216"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003216"  [label="DDG: a->bits"];
"1002173" -> "1002354"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002384" -> "1002383"  [label="AST: "];
"1002384" -> "1002394"  [label="CFG: "];
"1002385" -> "1002384"  [label="AST: "];
"1002394" -> "1002384"  [label="AST: "];
"1002399" -> "1002384"  [label="CFG: "];
"1002405" -> "1002384"  [label="CFG: "];
"1002384" -> "1003216"  [label="DDG: -1"];
"1002384" -> "1003216"  [label="DDG: op->operands[1].regs[0] != -1"];
"1002394" -> "1002384"  [label="DDG: 1"];
"1002394" -> "1002395"  [label="CFG: "];
"1002395" -> "1002394"  [label="AST: "];
"1002802" -> "1002785"  [label="AST: "];
"1002803" -> "1002802"  [label="AST: "];
"1002829" -> "1002802"  [label="CFG: "];
"1002802" -> "1003216"  [label="DDG: data[l++]"];
"1002802" -> "1003216"  [label="DDG: op->operands[1].regs[1] << 3 | op->operands[1].regs[0]"];
"1000104" -> "1002802"  [label="DDG: data"];
}
