[2025-07-11 14:19:33.204469] |==============================================================================|
[2025-07-11 14:19:33.204688] |=========                      OpenRAM v1.2.49                       =========|
[2025-07-11 14:19:33.204736] |=========                                                            =========|
[2025-07-11 14:19:33.204888] |=========               VLSI Design and Automation Lab               =========|
[2025-07-11 14:19:33.204929] |=========        Computer Science and Engineering Department         =========|
[2025-07-11 14:19:33.204960] |=========            University of California Santa Cruz             =========|
[2025-07-11 14:19:33.205003] |=========                                                            =========|
[2025-07-11 14:19:33.205048] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-07-11 14:19:33.205076] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-07-11 14:19:33.205101] |=========                See LICENSE for license info                =========|
[2025-07-11 14:19:33.205126] |==============================================================================|
[2025-07-11 14:19:33.205158] ** Start: 07/11/2025 14:19:33
[2025-07-11 14:19:33.205187] Technology: sky130
[2025-07-11 14:19:33.205213] Total size: 8192 bits
[2025-07-11 14:19:33.205268] Word size: 8
Words: 1024
Banks: 1
[2025-07-11 14:19:33.205344] RW ports: 1
R-only ports: 1
W-only ports: 0
[2025-07-11 14:19:33.205374] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2025-07-11 14:19:33.205413] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2025-07-11 14:19:33.205511] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2025-07-11 14:19:33.205539] Words per row: None
[2025-07-11 14:19:33.205567] Output files are: 
[2025-07-11 14:19:33.205591] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.lvs
[2025-07-11 14:19:33.205660] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.sp
[2025-07-11 14:19:33.205691] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.v
[2025-07-11 14:19:33.205727] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.lib
[2025-07-11 14:19:33.205849] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.py
[2025-07-11 14:19:33.205929] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.html
[2025-07-11 14:19:33.206027] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.log
[2025-07-11 14:19:33.206072] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.lef
[2025-07-11 14:19:33.206103] /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.gds
[2025-07-11 14:19:46.995090] ** Submodules: 13.8 seconds
[2025-07-11 14:19:46.999135] ** Placement: 0.0 seconds
[2025-07-11 14:29:31.362192] ** Routing: 584.4 seconds
[2025-07-11 14:29:31.383987] ** Verification: 0.0 seconds
[2025-07-11 14:29:31.384275] ** SRAM creation: 598.2 seconds
[2025-07-11 14:29:31.384358] SP: Writing to /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.sp
[2025-07-11 14:29:31.470732] ** Spice writing: 0.1 seconds
[2025-07-11 14:29:31.470825] DELAY: Writing stimulus...
[2025-07-11 14:29:31.794890] ** DELAY: 0.3 seconds
[2025-07-11 14:29:31.866572] GDS: Writing to /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.gds
[2025-07-11 14:29:32.189086] ** GDS: 0.3 seconds
[2025-07-11 14:29:32.189227] LEF: Writing to /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.lef
[2025-07-11 14:29:32.194085] ** LEF: 0.0 seconds
[2025-07-11 14:29:32.194152] LVS: Writing to /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.lvs.sp
[2025-07-11 14:29:32.266607] ** LVS writing: 0.1 seconds
[2025-07-11 14:29:32.266724] LIB: Characterizing... 
[2025-07-11 14:29:33.836779] ** Characterization: 1.6 seconds
[2025-07-11 14:29:33.837332] Config: Writing to /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.py
[2025-07-11 14:29:33.837376] ** Config: 0.0 seconds
[2025-07-11 14:29:33.838772] Datasheet: Writing to /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.html
[2025-07-11 14:29:33.839962] ** Datasheet: 0.0 seconds
[2025-07-11 14:29:33.840016] Verilog: Writing to /Users/fuyaozhou/OpenRAM/testsky130/sky130_16x2.v
[2025-07-11 14:29:33.840162] ** Verilog: 0.0 seconds
[2025-07-11 14:29:33.840992] ** End: 600.6 seconds
