Analysis & Synthesis report for uart_tx
Wed Oct 30 00:36:18 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: PipeReg:bit_cnt
 13. Parameter Settings for User Entity Instance: PipeReg:baud_cnt
 14. Port Connectivity Checks: "PipeReg:baud_cnt"
 15. Port Connectivity Checks: "PipeReg:bit_cnt"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 30 00:36:18 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; uart_tx                                     ;
; Top-level Entity Name           ; uart_tx                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 24                                          ;
; Total pins                      ; 34                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; uart_tx            ; uart_tx            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                           ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+
; ../../../common/REGISTER.v       ; yes             ; User Verilog HDL File  ; D:/Verilog/common/REGISTER.v                           ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File  ; D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v      ;         ;
; tx_cp.v                          ; yes             ; User Verilog HDL File  ; D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v        ;         ;
; tx_dp.v                          ; yes             ; User Verilog HDL File  ; D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v        ;         ;
; baud_counter.v                   ; yes             ; User Verilog HDL File  ; D:/Verilog/EECE490_Midterm/UART/uart_tx/baud_counter.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 55        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 90        ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 19        ;
;     -- 5 input functions                    ; 9         ;
;     -- 4 input functions                    ; 4         ;
;     -- <=3 input functions                  ; 57        ;
;                                             ;           ;
; Dedicated logic registers                   ; 24        ;
;                                             ;           ;
; I/O pins                                    ; 34        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 24        ;
; Total fan-out                               ; 407       ;
; Average fan-out                             ; 2.24      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                        ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+--------------+--------------+
; Compilation Hierarchy Node     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Entity Name  ; Library Name ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+--------------+--------------+
; |uart_tx                       ; 90 (0)              ; 24 (0)                    ; 0                 ; 0          ; 34   ; 0            ; |uart_tx                           ; uart_tx      ; work         ;
;    |PipeReg:baud_cnt|          ; 1 (1)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |uart_tx|PipeReg:baud_cnt          ; PipeReg      ; work         ;
;    |PipeReg:bit_cnt|           ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_tx|PipeReg:bit_cnt           ; PipeReg      ; work         ;
;    |baud_counter:baud_counter| ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_tx|baud_counter:baud_counter ; baud_counter ; work         ;
;    |tx_cp:tx_cp|               ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_tx|tx_cp:tx_cp               ; tx_cp        ; work         ;
;    |tx_dp:tx_dp|               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uart_tx|tx_dp:tx_dp               ; tx_dp        ; work         ;
+--------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+----------------------------------------------------+----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal  ; Free of Timing Hazards ;
+----------------------------------------------------+----------------------+------------------------+
; tx_cp:tx_cp|tx_en                                  ; tx_cp:tx_cp|WideNor3 ; yes                    ;
; tx_dp:tx_dp|tx_out                                 ; tx_dp:tx_dp|WideNor1 ; yes                    ;
; tx_cp:tx_cp|bit_cntn[0]                            ; tx_cp:tx_cp|WideNor3 ; yes                    ;
; tx_cp:tx_cp|bit_cntn[1]                            ; tx_cp:tx_cp|WideNor3 ; yes                    ;
; tx_cp:tx_cp|bit_cntn[2]                            ; tx_cp:tx_cp|WideNor3 ; yes                    ;
; tx_cp:tx_cp|bit_cntn[3]                            ; tx_cp:tx_cp|WideNor3 ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                      ;                        ;
+----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; PipeReg:bit_cnt|Q[4..9]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 24    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |uart_tx|PipeReg:baud_cnt|Q[19] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipeReg:bit_cnt ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BITWIDTH       ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PipeReg:baud_cnt ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; BITWIDTH       ; 20    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------+
; Port Connectivity Checks: "PipeReg:baud_cnt" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; EN   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+---------------------------------------------+
; Port Connectivity Checks: "PipeReg:bit_cnt" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; EN   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 24                          ;
;     SCLR              ; 20                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 90                          ;
;     arith             ; 40                          ;
;         1 data inputs ; 40                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 49                          ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 19                          ;
; boundary_port         ; 34                          ;
;                       ;                             ;
; Max LUT depth         ; 8.60                        ;
; Average LUT depth     ; 5.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Oct 30 00:36:08 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file /verilog/common/register.v
    Info (12023): Found entity 1: REG File: D:/Verilog/common/REGISTER.v Line: 29
    Info (12023): Found entity 2: LatchN File: D:/Verilog/common/REGISTER.v Line: 46
    Info (12023): Found entity 3: LatchN_gate File: D:/Verilog/common/REGISTER.v Line: 60
    Info (12023): Found entity 4: SyncRegN File: D:/Verilog/common/REGISTER.v Line: 78
    Info (12023): Found entity 5: PipeRegS File: D:/Verilog/common/REGISTER.v Line: 92
    Info (12023): Found entity 6: PipeReg File: D:/Verilog/common/REGISTER.v Line: 109
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tx_cp.v
    Info (12023): Found entity 1: tx_cp File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tx_dp.v
    Info (12023): Found entity 1: tx_dp File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tx_tb.v
    Info (12023): Found entity 1: tx_tb File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file baud_counter.v
    Info (12023): Found entity 1: baud_counter File: D:/Verilog/EECE490_Midterm/UART/uart_tx/baud_counter.v Line: 1
Info (12127): Elaborating entity "uart_tx" for the top level hierarchy
Info (12128): Elaborating entity "tx_cp" for hierarchy "tx_cp:tx_cp" File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 29
Warning (10270): Verilog HDL Case Statement warning at tx_cp.v(16): incomplete case statement has no default case item File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at tx_cp.v(16): inferring latch(es) for variable "tx_en", which holds its previous value in one or more paths through the always construct File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Warning (10240): Verilog HDL Always Construct warning at tx_cp.v(16): inferring latch(es) for variable "bit_cntn", which holds its previous value in one or more paths through the always construct File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[0]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[1]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[2]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[3]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[4]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[5]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[6]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[7]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[8]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "bit_cntn[9]" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (10041): Inferred latch for "tx_en" at tx_cp.v(16) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
Info (12128): Elaborating entity "tx_dp" for hierarchy "tx_dp:tx_dp" File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 38
Warning (10270): Verilog HDL Case Statement warning at tx_dp.v(14): incomplete case statement has no default case item File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v Line: 14
Warning (10240): Verilog HDL Always Construct warning at tx_dp.v(14): inferring latch(es) for variable "tx_out", which holds its previous value in one or more paths through the always construct File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v Line: 14
Info (10041): Inferred latch for "tx_out" at tx_dp.v(14) File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v Line: 14
Info (12128): Elaborating entity "baud_counter" for hierarchy "baud_counter:baud_counter" File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 48
Warning (10036): Verilog HDL or VHDL warning at baud_counter.v(14): object "valid_baud" assigned a value but never read File: D:/Verilog/EECE490_Midterm/UART/uart_tx/baud_counter.v Line: 14
Info (12128): Elaborating entity "PipeReg" for hierarchy "PipeReg:bit_cnt" File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 57
Info (12128): Elaborating entity "PipeReg" for hierarchy "PipeReg:baud_cnt" File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 66
Warning (13012): Latch tx_cp:tx_cp|tx_en has unsafe behavior File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 4
Warning (13012): Latch tx_dp:tx_dp|tx_out has unsafe behavior File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_dp.v Line: 9
    Warning (13013): Ports D and ENA on the latch are fed by the same signal rst File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 4
Warning (13012): Latch tx_cp:tx_cp|bit_cntn[0] has unsafe behavior File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sel File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 5
Warning (13012): Latch tx_cp:tx_cp|bit_cntn[1] has unsafe behavior File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cp:tx_cp|WideNor2 File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 54
Warning (13012): Latch tx_cp:tx_cp|bit_cntn[2] has unsafe behavior File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sel File: D:/Verilog/EECE490_Midterm/UART/uart_tx/uart_tx.v Line: 5
Warning (13012): Latch tx_cp:tx_cp|bit_cntn[3] has unsafe behavior File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal tx_cp:tx_cp|WideNor2 File: D:/Verilog/EECE490_Midterm/UART/uart_tx/tx_cp.v Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/uart_tx/output_files/uart_tx.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 124 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 90 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Wed Oct 30 00:36:18 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Verilog/EECE490_Midterm/UART/uart_tx/output_files/uart_tx.map.smsg.


