
core:  ysyx_210340

#####################
#vcs compile log
#####################
Error-[UPIMI-E] Undefined port in module instantiation
../cpu/ysyx_210448.v, 901
  Port "exe_data" is not defined in module 'ysyx_210448_pause' defined in 
  "../cpu/ysyx_210448.v", 2891
  Module instance: ysyx_210448_pause ysyx_210448_Pause( .clk (clock),  .rst 
  (reset),  .ld (ld),  .id_fetched (id_fetched),  .exe_opcode (exe_opcode),  
  .mem_opcode (mem_opcode),  ...


