$date
	Sun Oct 23 00:36:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#637585
b101 !
1"
#637586
b101 &
b101 %
1$
#637587
0"
#637590
b10000 &
b10000 %
#637594
b1000 &
b1000 %
#637598
b100 &
b100 %
#637602
b10 &
b10 %
#637606
b1 &
1#
b1 %
#637610
b0 &
b0 %
0#
0$
#1627220
b10 !
1"
#1627222
b10 &
b10 %
1$
#1627223
0"
#1627226
b1 &
b1 %
1#
#1627230
b0 &
0#
b0 %
0$
#2600841
b10001 !
1"
#2600842
b10001 &
b10001 %
1$
#2600843
0"
#2600846
b110100 &
b110100 %
#2600850
b11010 &
b11010 %
#2600854
b1101 &
b1101 %
#2600858
b101000 &
b101000 %
#2600862
b10100 &
b10100 %
#2600866
b1010 &
b1010 %
#2600870
b101 &
b101 %
#2600874
b10000 &
b10000 %
#2600878
b1000 &
b1000 %
#2600882
b100 &
b100 %
#2600886
b10 &
b10 %
#2600890
b1 &
b1 %
1#
#2600894
b0 &
0#
b0 %
0$
#4500012
