// Seed: 530861372
macromodule module_0 #(
    parameter id_3 = 32'd18
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire _id_3;
  bit id_4;
  logic [id_3 : -1] id_5;
  ;
  initial id_4 = -1 * !id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
    , id_9,
    input tri1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri id_6,
    output wor id_7
);
  always @(id_2 or id_1 + -1);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
