Protel Design System Design Rule Check
PCB File : D:\Users\erics\Documents\16B\Control Logic\Control Logic.PcbDoc
Date     : 7/2/2022
Time     : 2:15:32 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(6800mil,1200mil) on Multi-Layer And Track (6770mil,1200mil)(6770mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(6800mil,1200mil) on Multi-Layer And Track (6830mil,1200mil)(6830mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,1200mil) on Multi-Layer And Track (9470mil,1200mil)(9470mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,1200mil) on Multi-Layer And Track (9470mil,1200mil)(9530mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,1200mil) on Multi-Layer And Track (9500mil,1191mil)(9500mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,1200mil) on Multi-Layer And Track (9530mil,1200mil)(9530mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,1200mil) on Multi-Layer And Track (9670mil,1200mil)(9670mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,1200mil) on Multi-Layer And Track (9670mil,1200mil)(9730mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,1200mil) on Multi-Layer And Track (9700mil,1191mil)(9700mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,1200mil) on Multi-Layer And Track (9730mil,1200mil)(9730mil,1400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,3800mil) on Multi-Layer And Text "R45" (9576.5mil,3811.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.924mil < 10mil) Between Pad Free-11(9600mil,3800mil) on Multi-Layer And Text "R46" (9276.5mil,3811.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,3800mil) on Multi-Layer And Track (9570mil,3500mil)(9570mil,3700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,3800mil) on Multi-Layer And Track (9570mil,3700mil)(9600mil,3700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,3800mil) on Multi-Layer And Track (9600mil,3700mil)(9600mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,3800mil) on Multi-Layer And Track (9600mil,3700mil)(9630mil,3700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Free-11(9600mil,3800mil) on Multi-Layer And Track (9630mil,3500mil)(9630mil,3700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(10100mil,1150mil) on Multi-Layer And Track (10100mil,1191mil)(10100mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(10300mil,2550mil) on Multi-Layer And Track (10300mil,2591mil)(10300mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(12300mil,2550mil) on Multi-Layer And Track (12300mil,2591mil)(12300mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(12500mil,2550mil) on Multi-Layer And Track (12500mil,2591mil)(12500mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(12700mil,2550mil) on Multi-Layer And Track (12700mil,2591mil)(12700mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(12800mil,2550mil) on Multi-Layer And Track (12800mil,2591mil)(12800mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(13200mil,2550mil) on Multi-Layer And Track (13200mil,2591mil)(13200mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(13400mil,2550mil) on Multi-Layer And Track (13400mil,2591mil)(13400mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(13500mil,2550mil) on Multi-Layer And Track (13500mil,2591mil)(13500mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(13700mil,2550mil) on Multi-Layer And Track (13700mil,2591mil)(13700mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(13900mil,2550mil) on Multi-Layer And Track (13900mil,2591mil)(13900mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(14000mil,2550mil) on Multi-Layer And Track (14000mil,2591mil)(14000mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(14400mil,2550mil) on Multi-Layer And Track (14400mil,2591mil)(14400mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6100mil,1150mil) on Multi-Layer And Track (6100mil,1191mil)(6100mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6100mil,3450mil) on Multi-Layer And Track (6100mil,3491mil)(6100mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6300mil,1150mil) on Multi-Layer And Track (6300mil,1191mil)(6300mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6300mil,3450mil) on Multi-Layer And Track (6300mil,3491mil)(6300mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6500mil,1150mil) on Multi-Layer And Track (6500mil,1191mil)(6500mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6500mil,3450mil) on Multi-Layer And Track (6500mil,3491mil)(6500mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6600mil,1150mil) on Multi-Layer And Track (6600mil,1191mil)(6600mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6600mil,3450mil) on Multi-Layer And Track (6600mil,3491mil)(6600mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6800mil,1150mil) on Multi-Layer And Track (6800mil,1191mil)(6800mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(6800mil,3450mil) on Multi-Layer And Track (6800mil,3491mil)(6800mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(7000mil,1150mil) on Multi-Layer And Track (7000mil,1191mil)(7000mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(7000mil,3450mil) on Multi-Layer And Track (7000mil,3491mil)(7000mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(7200mil,3450mil) on Multi-Layer And Track (7200mil,3491mil)(7200mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(7300mil,3450mil) on Multi-Layer And Track (7300mil,3491mil)(7300mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(7500mil,1150mil) on Multi-Layer And Track (7500mil,1191mil)(7500mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(7500mil,3450mil) on Multi-Layer And Track (7500mil,3491mil)(7500mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(7700mil,3450mil) on Multi-Layer And Track (7700mil,3491mil)(7700mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(8200mil,3450mil) on Multi-Layer And Track (8200mil,3491mil)(8200mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(8600mil,2550mil) on Multi-Layer And Track (8600mil,2591mil)(8600mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(8700mil,2550mil) on Multi-Layer And Track (8700mil,2591mil)(8700mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(8700mil,3450mil) on Multi-Layer And Track (8700mil,3491mil)(8700mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(8900mil,1150mil) on Multi-Layer And Track (8900mil,1191mil)(8900mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(8900mil,2550mil) on Multi-Layer And Track (8900mil,2591mil)(8900mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9100mil,2550mil) on Multi-Layer And Track (9100mil,2591mil)(9100mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9200mil,1150mil) on Multi-Layer And Track (9200mil,1191mil)(9200mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9200mil,2550mil) on Multi-Layer And Track (9200mil,2591mil)(9200mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9400mil,1150mil) on Multi-Layer And Track (9400mil,1191mil)(9400mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9400mil,2550mil) on Multi-Layer And Track (9400mil,2591mil)(9400mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9500mil,1150mil) on Multi-Layer And Track (9500mil,1191mil)(9500mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9600mil,2550mil) on Multi-Layer And Track (9600mil,2591mil)(9600mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9700mil,1150mil) on Multi-Layer And Track (9700mil,1191mil)(9700mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9700mil,2550mil) on Multi-Layer And Track (9700mil,2591mil)(9700mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-1(9900mil,1150mil) on Multi-Layer And Track (9900mil,1191mil)(9900mil,1200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(10300mil,2850mil) on Multi-Layer And Track (10300mil,2800mil)(10300mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(12300mil,2850mil) on Multi-Layer And Track (12300mil,2800mil)(12300mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(12500mil,2850mil) on Multi-Layer And Track (12500mil,2800mil)(12500mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(12700mil,2850mil) on Multi-Layer And Track (12700mil,2800mil)(12700mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(12800mil,2850mil) on Multi-Layer And Track (12800mil,2800mil)(12800mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(13000mil,2850mil) on Multi-Layer And Track (13000mil,2800mil)(13000mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(13200mil,2850mil) on Multi-Layer And Track (13200mil,2800mil)(13200mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(13400mil,2850mil) on Multi-Layer And Track (13400mil,2800mil)(13400mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(13500mil,2850mil) on Multi-Layer And Track (13500mil,2800mil)(13500mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(13700mil,2850mil) on Multi-Layer And Track (13700mil,2800mil)(13700mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(14200mil,2850mil) on Multi-Layer And Track (14200mil,2800mil)(14200mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(6100mil,3750mil) on Multi-Layer And Track (6100mil,3700mil)(6100mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(6300mil,1450mil) on Multi-Layer And Track (6300mil,1400mil)(6300mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(6300mil,3750mil) on Multi-Layer And Track (6300mil,3700mil)(6300mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(6500mil,1450mil) on Multi-Layer And Track (6500mil,1400mil)(6500mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(6500mil,3750mil) on Multi-Layer And Track (6500mil,3700mil)(6500mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(6600mil,1450mil) on Multi-Layer And Track (6600mil,1400mil)(6600mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(6600mil,3750mil) on Multi-Layer And Track (6600mil,3700mil)(6600mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(6800mil,1450mil) on Multi-Layer And Track (6800mil,1400mil)(6800mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7000mil,1450mil) on Multi-Layer And Track (7000mil,1400mil)(7000mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7000mil,3750mil) on Multi-Layer And Track (7000mil,3700mil)(7000mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7200mil,1450mil) on Multi-Layer And Track (7200mil,1400mil)(7200mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7200mil,3750mil) on Multi-Layer And Track (7200mil,3700mil)(7200mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7300mil,3750mil) on Multi-Layer And Track (7300mil,3700mil)(7300mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7500mil,1450mil) on Multi-Layer And Track (7500mil,1400mil)(7500mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7500mil,3750mil) on Multi-Layer And Track (7500mil,3700mil)(7500mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7700mil,3750mil) on Multi-Layer And Track (7700mil,3700mil)(7700mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(7800mil,3750mil) on Multi-Layer And Track (7800mil,3700mil)(7800mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(8200mil,3750mil) on Multi-Layer And Track (8200mil,3700mil)(8200mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(8700mil,2850mil) on Multi-Layer And Track (8700mil,2800mil)(8700mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(8900mil,1450mil) on Multi-Layer And Track (8900mil,1400mil)(8900mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9000mil,1450mil) on Multi-Layer And Track (9000mil,1400mil)(9000mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9100mil,2850mil) on Multi-Layer And Track (9100mil,2800mil)(9100mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9200mil,1450mil) on Multi-Layer And Track (9200mil,1400mil)(9200mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9200mil,2850mil) on Multi-Layer And Track (9200mil,2800mil)(9200mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9400mil,1450mil) on Multi-Layer And Track (9400mil,1400mil)(9400mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9400mil,2850mil) on Multi-Layer And Track (9400mil,2800mil)(9400mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9500mil,1450mil) on Multi-Layer And Track (9500mil,1400mil)(9500mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9600mil,2850mil) on Multi-Layer And Track (9600mil,2800mil)(9600mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9700mil,1450mil) on Multi-Layer And Track (9700mil,1400mil)(9700mil,1409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9700mil,2850mil) on Multi-Layer And Track (9700mil,2800mil)(9700mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R?-2(9900mil,2850mil) on Multi-Layer And Track (9900mil,2800mil)(9900mil,2809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R1_LOGIC1-1(1749.606mil,5150mil) on Multi-Layer And Track (1749.606mil,5191mil)(1749.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R1_LOGIC1-2(1749.606mil,5450mil) on Multi-Layer And Track (1749.606mil,5400mil)(1749.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R10_LOGIC1-1(1849.606mil,5550mil) on Multi-Layer And Track (1849.606mil,5591mil)(1849.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R10_LOGIC1-2(1849.606mil,5850mil) on Multi-Layer And Track (1849.606mil,5800mil)(1849.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R10_LOGIC2-1(6600mil,8310mil) on Multi-Layer And Track (6641mil,8310mil)(6650mil,8310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R10_LOGIC2-2(6900mil,8310mil) on Multi-Layer And Track (6850mil,8310mil)(6859mil,8310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R11_LOGIC1-1(1949.606mil,5550mil) on Multi-Layer And Track (1949.606mil,5591mil)(1949.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R11_LOGIC1-2(1949.606mil,5850mil) on Multi-Layer And Track (1949.606mil,5800mil)(1949.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R11_LOGIC2-1(6600mil,8210mil) on Multi-Layer And Track (6641mil,8210mil)(6650mil,8210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R11_LOGIC2-2(6900mil,8210mil) on Multi-Layer And Track (6850mil,8210mil)(6859mil,8210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R12_LOGIC1-1(2049.606mil,5550mil) on Multi-Layer And Track (2049.606mil,5591mil)(2049.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R12_LOGIC2-1(6600mil,8110mil) on Multi-Layer And Track (6641mil,8110mil)(6650mil,8110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R12_LOGIC2-2(6900mil,8110mil) on Multi-Layer And Track (6850mil,8110mil)(6859mil,8110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R13_LOGIC2-1(6600mil,8010mil) on Multi-Layer And Track (6641mil,8010mil)(6650mil,8010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R13_LOGIC2-2(6900mil,8010mil) on Multi-Layer And Track (6850mil,8010mil)(6859mil,8010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R14_LOGIC1-1(2249.606mil,5550mil) on Multi-Layer And Track (2249.606mil,5591mil)(2249.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R14_LOGIC1-2(2249.606mil,5850mil) on Multi-Layer And Track (2249.606mil,5800mil)(2249.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R14_LOGIC2-1(6600mil,7910mil) on Multi-Layer And Track (6641mil,7910mil)(6650mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R15_LOGIC1-1(2349.606mil,5550mil) on Multi-Layer And Track (2349.606mil,5591mil)(2349.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R15_LOGIC1-2(2349.606mil,5850mil) on Multi-Layer And Track (2349.606mil,5800mil)(2349.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R15_LOGIC2-2(6900mil,7810mil) on Multi-Layer And Track (6850mil,7810mil)(6859mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R16_LOGIC1-1(2449.606mil,5550mil) on Multi-Layer And Track (2449.606mil,5591mil)(2449.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R16_LOGIC2-1(6600mil,7710mil) on Multi-Layer And Track (6641mil,7710mil)(6650mil,7710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R16_LOGIC2-2(6900mil,7710mil) on Multi-Layer And Track (6850mil,7710mil)(6859mil,7710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R17_LOGIC1-1(2549.606mil,5150mil) on Multi-Layer And Track (2549.606mil,5191mil)(2549.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R17_LOGIC1-2(2549.606mil,5450mil) on Multi-Layer And Track (2549.606mil,5400mil)(2549.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R17_LOGIC2-1(6200mil,7610mil) on Multi-Layer And Track (6241mil,7610mil)(6250mil,7610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R18_LOGIC1-1(2649.606mil,5150mil) on Multi-Layer And Track (2649.606mil,5191mil)(2649.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R18_LOGIC1-2(2649.606mil,5450mil) on Multi-Layer And Track (2649.606mil,5400mil)(2649.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R18_LOGIC2-2(6500mil,7510mil) on Multi-Layer And Track (6450mil,7510mil)(6459mil,7510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R19_LOGIC1-1(2749.606mil,5150mil) on Multi-Layer And Track (2749.606mil,5191mil)(2749.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R19_LOGIC1-2(2749.606mil,5450mil) on Multi-Layer And Track (2749.606mil,5400mil)(2749.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R19_LOGIC2-2(6500mil,7410mil) on Multi-Layer And Track (6450mil,7410mil)(6459mil,7410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R2_LOGIC1-1(1849.606mil,5150mil) on Multi-Layer And Track (1849.606mil,5191mil)(1849.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R2_LOGIC1-2(1849.606mil,5450mil) on Multi-Layer And Track (1849.606mil,5400mil)(1849.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R2_LOGIC2-1(6200mil,8310mil) on Multi-Layer And Track (6241mil,8310mil)(6250mil,8310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R20_LOGIC1-1(2849.606mil,5150mil) on Multi-Layer And Track (2849.606mil,5191mil)(2849.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R20_LOGIC1-2(2849.606mil,5450mil) on Multi-Layer And Track (2849.606mil,5400mil)(2849.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R20_LOGIC2-1(6200mil,7310mil) on Multi-Layer And Track (6241mil,7310mil)(6250mil,7310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R20_LOGIC2-2(6500mil,7310mil) on Multi-Layer And Track (6450mil,7310mil)(6459mil,7310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R21_LOGIC1-1(2949.606mil,5150mil) on Multi-Layer And Track (2949.606mil,5191mil)(2949.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R21_LOGIC1-2(2949.606mil,5450mil) on Multi-Layer And Track (2949.606mil,5400mil)(2949.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R21_LOGIC2-1(6200mil,7210mil) on Multi-Layer And Track (6241mil,7210mil)(6250mil,7210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R21_LOGIC2-2(6500mil,7210mil) on Multi-Layer And Track (6450mil,7210mil)(6459mil,7210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R22_LOGIC1-1(3049.606mil,5150mil) on Multi-Layer And Track (3049.606mil,5191mil)(3049.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R22_LOGIC1-2(3049.606mil,5450mil) on Multi-Layer And Track (3049.606mil,5400mil)(3049.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R22_LOGIC2-1(6200mil,7110mil) on Multi-Layer And Track (6241mil,7110mil)(6250mil,7110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R22_LOGIC2-2(6500mil,7110mil) on Multi-Layer And Track (6450mil,7110mil)(6459mil,7110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R23_LOGIC1-1(3149.606mil,5150mil) on Multi-Layer And Track (3149.606mil,5191mil)(3149.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R23_LOGIC2-1(6200mil,7010mil) on Multi-Layer And Track (6241mil,7010mil)(6250mil,7010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R23_LOGIC2-2(6500mil,7010mil) on Multi-Layer And Track (6450mil,7010mil)(6459mil,7010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R24_LOGIC1-1(3249.606mil,5150mil) on Multi-Layer And Track (3249.606mil,5191mil)(3249.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R24_LOGIC1-2(3249.606mil,5450mil) on Multi-Layer And Track (3249.606mil,5400mil)(3249.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R24_LOGIC2-1(6200mil,6910mil) on Multi-Layer And Track (6241mil,6910mil)(6250mil,6910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R25_LOGIC1-1(2549.606mil,5550mil) on Multi-Layer And Track (2549.606mil,5591mil)(2549.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R25_LOGIC1-2(2549.606mil,5850mil) on Multi-Layer And Track (2549.606mil,5800mil)(2549.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R25_LOGIC2-1(6600mil,7610mil) on Multi-Layer And Track (6641mil,7610mil)(6650mil,7610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R25_LOGIC2-2(6900mil,7610mil) on Multi-Layer And Track (6850mil,7610mil)(6859mil,7610mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R26_LOGIC1-1(2649.606mil,5550mil) on Multi-Layer And Track (2649.606mil,5591mil)(2649.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R26_LOGIC1-2(2649.606mil,5850mil) on Multi-Layer And Track (2649.606mil,5800mil)(2649.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R26_LOGIC2-1(6600mil,7510mil) on Multi-Layer And Track (6641mil,7510mil)(6650mil,7510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R26_LOGIC2-2(6900mil,7510mil) on Multi-Layer And Track (6850mil,7510mil)(6859mil,7510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R27_LOGIC1-1(2749.606mil,5550mil) on Multi-Layer And Track (2749.606mil,5591mil)(2749.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R27_LOGIC1-2(2749.606mil,5850mil) on Multi-Layer And Track (2749.606mil,5800mil)(2749.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R27_LOGIC2-1(6600mil,7410mil) on Multi-Layer And Track (6641mil,7410mil)(6650mil,7410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R27_LOGIC2-2(6900mil,7410mil) on Multi-Layer And Track (6850mil,7410mil)(6859mil,7410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R28_LOGIC1-2(2849.606mil,5850mil) on Multi-Layer And Track (2849.606mil,5800mil)(2849.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R28_LOGIC2-1(6600mil,7310mil) on Multi-Layer And Track (6641mil,7310mil)(6650mil,7310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R28_LOGIC2-2(6900mil,7310mil) on Multi-Layer And Track (6850mil,7310mil)(6859mil,7310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R29_LOGIC1-2(2949.606mil,5850mil) on Multi-Layer And Track (2949.606mil,5800mil)(2949.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R29_LOGIC2-1(6600mil,7210mil) on Multi-Layer And Track (6641mil,7210mil)(6650mil,7210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R29_LOGIC2-2(6900mil,7210mil) on Multi-Layer And Track (6850mil,7210mil)(6859mil,7210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R3_LOGIC1-1(1949.606mil,5150mil) on Multi-Layer And Track (1949.606mil,5191mil)(1949.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R3_LOGIC1-2(1949.606mil,5450mil) on Multi-Layer And Track (1949.606mil,5400mil)(1949.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R3_LOGIC2-1(6200mil,8210mil) on Multi-Layer And Track (6241mil,8210mil)(6250mil,8210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R3_LOGIC2-2(6500mil,8210mil) on Multi-Layer And Track (6450mil,8210mil)(6459mil,8210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R30_LOGIC1-1(3049.606mil,5550mil) on Multi-Layer And Track (3049.606mil,5591mil)(3049.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R30_LOGIC2-1(6600mil,7110mil) on Multi-Layer And Track (6641mil,7110mil)(6650mil,7110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R30_LOGIC2-2(6900mil,7110mil) on Multi-Layer And Track (6850mil,7110mil)(6859mil,7110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R31_LOGIC1-1(3149.606mil,5550mil) on Multi-Layer And Track (3149.606mil,5591mil)(3149.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R31_LOGIC1-2(3149.606mil,5850mil) on Multi-Layer And Track (3149.606mil,5800mil)(3149.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R32_LOGIC1-2(3249.606mil,5850mil) on Multi-Layer And Track (3249.606mil,5800mil)(3249.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R32_LOGIC2-1(6600mil,6910mil) on Multi-Layer And Track (6641mil,6910mil)(6650mil,6910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R32_LOGIC2-2(6900mil,6910mil) on Multi-Layer And Track (6850mil,6910mil)(6859mil,6910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R33-2(12300mil,3750mil) on Multi-Layer And Track (12300mil,3700mil)(12300mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R34-1(12100mil,3450mil) on Multi-Layer And Track (12100mil,3491mil)(12100mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R35-1(11800mil,3450mil) on Multi-Layer And Track (11800mil,3491mil)(11800mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R36-2(11600mil,3750mil) on Multi-Layer And Track (11600mil,3700mil)(11600mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R37-1(11400mil,3450mil) on Multi-Layer And Track (11400mil,3491mil)(11400mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R38-1(11100mil,3450mil) on Multi-Layer And Track (11100mil,3491mil)(11100mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R39-1(10900mil,3450mil) on Multi-Layer And Track (10900mil,3491mil)(10900mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R39-2(10900mil,3750mil) on Multi-Layer And Track (10900mil,3700mil)(10900mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R4_LOGIC1-1(2049.606mil,5150mil) on Multi-Layer And Track (2049.606mil,5191mil)(2049.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R4_LOGIC1-2(2049.606mil,5450mil) on Multi-Layer And Track (2049.606mil,5400mil)(2049.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R4_LOGIC2-1(6200mil,8110mil) on Multi-Layer And Track (6241mil,8110mil)(6250mil,8110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R4_LOGIC2-2(6500mil,8110mil) on Multi-Layer And Track (6450mil,8110mil)(6459mil,8110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R40-1(10700mil,3450mil) on Multi-Layer And Track (10700mil,3491mil)(10700mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R40-2(10700mil,3750mil) on Multi-Layer And Track (10700mil,3700mil)(10700mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R41-1(10500mil,3450mil) on Multi-Layer And Track (10500mil,3491mil)(10500mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R41-2(10500mil,3750mil) on Multi-Layer And Track (10500mil,3700mil)(10500mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R42-1(10200mil,3450mil) on Multi-Layer And Track (10200mil,3491mil)(10200mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R42-2(10200mil,3750mil) on Multi-Layer And Track (10200mil,3700mil)(10200mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R43-2(10000mil,3750mil) on Multi-Layer And Track (10000mil,3700mil)(10000mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R44-1(9800mil,3450mil) on Multi-Layer And Track (9800mil,3491mil)(9800mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R44-2(9800mil,3750mil) on Multi-Layer And Track (9800mil,3700mil)(9800mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R45-1(9600mil,3450mil) on Multi-Layer And Track (9600mil,3491mil)(9600mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R45-2(9600mil,3750mil) on Multi-Layer And Track (9600mil,3700mil)(9600mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R46-1(9300mil,3450mil) on Multi-Layer And Track (9300mil,3491mil)(9300mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R46-2(9300mil,3750mil) on Multi-Layer And Track (9300mil,3700mil)(9300mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R47-1(9100mil,3450mil) on Multi-Layer And Track (9100mil,3491mil)(9100mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R47-2(9100mil,3750mil) on Multi-Layer And Track (9100mil,3700mil)(9100mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R48-1(8900mil,3450mil) on Multi-Layer And Track (8900mil,3491mil)(8900mil,3500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R48-2(8900mil,3750mil) on Multi-Layer And Track (8900mil,3700mil)(8900mil,3709mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R49_LOGIC1-1(3449.606mil,5150mil) on Multi-Layer And Track (3449.606mil,5191mil)(3449.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R49_LOGIC1-2(3449.606mil,5450mil) on Multi-Layer And Track (3449.606mil,5400mil)(3449.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R49_LOGIC2-1(6200mil,6710mil) on Multi-Layer And Track (6241mil,6710mil)(6250mil,6710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R49_LOGIC2-2(6500mil,6710mil) on Multi-Layer And Track (6450mil,6710mil)(6459mil,6710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R5_LOGIC1-1(2149.606mil,5150mil) on Multi-Layer And Track (2149.606mil,5191mil)(2149.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R5_LOGIC1-2(2149.606mil,5450mil) on Multi-Layer And Track (2149.606mil,5400mil)(2149.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R5_LOGIC2-1(6200mil,8010mil) on Multi-Layer And Track (6241mil,8010mil)(6250mil,8010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R5_LOGIC2-2(6500mil,8010mil) on Multi-Layer And Track (6450mil,8010mil)(6459mil,8010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R50_LOGIC1-1(3449.606mil,5550mil) on Multi-Layer And Track (3449.606mil,5591mil)(3449.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R50_LOGIC1-2(3449.606mil,5850mil) on Multi-Layer And Track (3449.606mil,5800mil)(3449.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R6_LOGIC1-2(2249.606mil,5450mil) on Multi-Layer And Track (2249.606mil,5400mil)(2249.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R6_LOGIC2-1(6200mil,7910mil) on Multi-Layer And Track (6241mil,7910mil)(6250mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R6_LOGIC2-2(6500mil,7910mil) on Multi-Layer And Track (6450mil,7910mil)(6459mil,7910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R7_LOGIC1-1(2349.606mil,5150mil) on Multi-Layer And Track (2349.606mil,5191mil)(2349.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R7_LOGIC1-2(2349.606mil,5450mil) on Multi-Layer And Track (2349.606mil,5400mil)(2349.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R7_LOGIC2-1(6200mil,7810mil) on Multi-Layer And Track (6241mil,7810mil)(6250mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R7_LOGIC2-2(6500mil,7810mil) on Multi-Layer And Track (6450mil,7810mil)(6459mil,7810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R8_LOGIC1-1(2449.606mil,5150mil) on Multi-Layer And Track (2449.606mil,5191mil)(2449.606mil,5200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R8_LOGIC1-2(2449.606mil,5450mil) on Multi-Layer And Track (2449.606mil,5400mil)(2449.606mil,5409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R8_LOGIC2-2(6500mil,7710mil) on Multi-Layer And Track (6450mil,7710mil)(6459mil,7710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R9_LOGIC1-1(1749.606mil,5550mil) on Multi-Layer And Track (1749.606mil,5591mil)(1749.606mil,5600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R9_LOGIC1-2(1749.606mil,5850mil) on Multi-Layer And Track (1749.606mil,5800mil)(1749.606mil,5809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R9_LOGIC2-1(6600mil,8410mil) on Multi-Layer And Track (6641mil,8410mil)(6650mil,8410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.491mil < 10mil) Between Pad R9_LOGIC2-2(6900mil,8410mil) on Multi-Layer And Track (6850mil,8410mil)(6859mil,8410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.491mil]
Rule Violations :242

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R?" (12676.5mil,2911.5mil) on Top Overlay And Text "R?" (12776.5mil,2911.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R?" (7176.5mil,3811.5mil) on Top Overlay And Text "R?" (7276.5mil,3811.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R?" (7676.5mil,1511.5mil) on Top Overlay And Text "R?" (7776.5mil,1511.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R?" (7876.5mil,2911.5mil) on Top Overlay And Text "R?" (7976.5mil,2911.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R?" (8576.5mil,2911.5mil) on Top Overlay And Text "R?" (8676.5mil,2911.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R?" (8876.5mil,1511.5mil) on Top Overlay And Text "R?" (8976.5mil,1511.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R?" (9076.5mil,2911.5mil) on Top Overlay And Text "R?" (9176.5mil,2911.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R?" (9376.5mil,1511.5mil) on Top Overlay And Text "R?" (9476.5mil,1511.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R10_LOGIC1" (1811.441mil,5584mil) on Top Overlay And Track (1719.606mil,5600mil)(1779.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (2.4mil < 10mil) Between Text "R10_LOGIC1" (1811.441mil,5584mil) on Top Overlay And Track (1749.606mil,5800mil)(1779.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [2.399mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R10_LOGIC1" (1811.441mil,5584mil) on Top Overlay And Track (1779.606mil,5600mil)(1779.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10_LOGIC1" (1811.441mil,5584mil) on Top Overlay And Track (1819.606mil,5600mil)(1819.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R10_LOGIC1" (1811.441mil,5584mil) on Top Overlay And Track (1819.606mil,5600mil)(1879.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Text "R10_LOGIC1" (1811.441mil,5584mil) on Top Overlay And Track (1819.606mil,5800mil)(1849.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R10_LOGIC2" (6634mil,8348.165mil) on Top Overlay And Track (6650mil,8280mil)(6650mil,8340mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R10_LOGIC2" (6634mil,8348.165mil) on Top Overlay And Track (6650mil,8340mil)(6850mil,8340mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R10_LOGIC2" (6634mil,8348.165mil) on Top Overlay And Track (6650mil,8380mil)(6650mil,8440mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R10_LOGIC2" (6634mil,8348.165mil) on Top Overlay And Track (6650mil,8380mil)(6850mil,8380mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Text "R10_LOGIC2" (6634mil,8348.165mil) on Top Overlay And Track (6850mil,8310mil)(6850mil,8340mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (2.4mil < 10mil) Between Text "R10_LOGIC2" (6634mil,8348.165mil) on Top Overlay And Track (6850mil,8380mil)(6850mil,8410mil) on Top Overlay Silk Text to Silk Clearance [2.4mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R11_LOGIC1" (1911.441mil,5584mil) on Top Overlay And Track (1819.606mil,5600mil)(1879.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.932mil < 10mil) Between Text "R11_LOGIC1" (1911.441mil,5584mil) on Top Overlay And Track (1849.606mil,5800mil)(1879.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.932mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R11_LOGIC1" (1911.441mil,5584mil) on Top Overlay And Track (1879.606mil,5600mil)(1879.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11_LOGIC1" (1911.441mil,5584mil) on Top Overlay And Track (1919.606mil,5600mil)(1919.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R11_LOGIC1" (1911.441mil,5584mil) on Top Overlay And Track (1919.606mil,5600mil)(1979.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (2.228mil < 10mil) Between Text "R11_LOGIC1" (1911.441mil,5584mil) on Top Overlay And Track (1919.606mil,5800mil)(1949.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [2.228mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R11_LOGIC2" (6634mil,8248.165mil) on Top Overlay And Track (6650mil,8180mil)(6650mil,8240mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R11_LOGIC2" (6634mil,8248.165mil) on Top Overlay And Track (6650mil,8240mil)(6850mil,8240mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R11_LOGIC2" (6634mil,8248.165mil) on Top Overlay And Track (6650mil,8280mil)(6650mil,8340mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R11_LOGIC2" (6634mil,8248.165mil) on Top Overlay And Track (6650mil,8280mil)(6850mil,8280mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.228mil < 10mil) Between Text "R11_LOGIC2" (6634mil,8248.165mil) on Top Overlay And Track (6850mil,8210mil)(6850mil,8240mil) on Top Overlay Silk Text to Silk Clearance [2.228mil]
   Violation between Silk To Silk Clearance Constraint: (0.932mil < 10mil) Between Text "R11_LOGIC2" (6634mil,8248.165mil) on Top Overlay And Track (6850mil,8280mil)(6850mil,8310mil) on Top Overlay Silk Text to Silk Clearance [0.932mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R12_LOGIC1" (2011.441mil,5584mil) on Top Overlay And Track (1919.606mil,5600mil)(1979.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (2.4mil < 10mil) Between Text "R12_LOGIC1" (2011.441mil,5584mil) on Top Overlay And Track (1949.606mil,5800mil)(1979.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [2.399mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R12_LOGIC1" (2011.441mil,5584mil) on Top Overlay And Track (1979.606mil,5600mil)(1979.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R12_LOGIC1" (2011.441mil,5584mil) on Top Overlay And Track (2019.606mil,5600mil)(2019.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R12_LOGIC1" (2011.441mil,5584mil) on Top Overlay And Track (2019.606mil,5600mil)(2079.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Text "R12_LOGIC1" (2011.441mil,5584mil) on Top Overlay And Track (2019.606mil,5800mil)(2049.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R12_LOGIC2" (6634mil,8148.165mil) on Top Overlay And Track (6650mil,8080mil)(6650mil,8140mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R12_LOGIC2" (6634mil,8148.165mil) on Top Overlay And Track (6650mil,8180mil)(6650mil,8240mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R12_LOGIC2" (6634mil,8148.165mil) on Top Overlay And Track (6650mil,8180mil)(6850mil,8180mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Text "R12_LOGIC2" (6634mil,8148.165mil) on Top Overlay And Track (6850mil,8110mil)(6850mil,8140mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (2.4mil < 10mil) Between Text "R12_LOGIC2" (6634mil,8148.165mil) on Top Overlay And Track (6850mil,8180mil)(6850mil,8210mil) on Top Overlay Silk Text to Silk Clearance [2.4mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R19_LOGIC1" (2711.441mil,5184mil) on Top Overlay And Track (2619.606mil,5200mil)(2679.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (2.4mil < 10mil) Between Text "R19_LOGIC1" (2711.441mil,5184mil) on Top Overlay And Track (2649.606mil,5400mil)(2679.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [2.399mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R19_LOGIC1" (2711.441mil,5184mil) on Top Overlay And Track (2679.606mil,5200mil)(2679.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19_LOGIC1" (2711.441mil,5184mil) on Top Overlay And Track (2719.606mil,5200mil)(2719.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R19_LOGIC1" (2711.441mil,5184mil) on Top Overlay And Track (2719.606mil,5200mil)(2779.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Text "R19_LOGIC1" (2711.441mil,5184mil) on Top Overlay And Track (2719.606mil,5400mil)(2749.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R19_LOGIC2" (6234mil,7448.165mil) on Top Overlay And Track (6250mil,7380mil)(6250mil,7440mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R19_LOGIC2" (6234mil,7448.165mil) on Top Overlay And Track (6250mil,7440mil)(6450mil,7440mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R19_LOGIC2" (6234mil,7448.165mil) on Top Overlay And Track (6250mil,7480mil)(6250mil,7540mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R19_LOGIC2" (6234mil,7448.165mil) on Top Overlay And Track (6250mil,7480mil)(6450mil,7480mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Text "R19_LOGIC2" (6234mil,7448.165mil) on Top Overlay And Track (6450mil,7410mil)(6450mil,7440mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (2.4mil < 10mil) Between Text "R19_LOGIC2" (6234mil,7448.165mil) on Top Overlay And Track (6450mil,7480mil)(6450mil,7510mil) on Top Overlay Silk Text to Silk Clearance [2.4mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R2_LOGIC1" (1811.441mil,5184mil) on Top Overlay And Track (1719.606mil,5200mil)(1779.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R2_LOGIC1" (1811.441mil,5184mil) on Top Overlay And Track (1779.606mil,5200mil)(1779.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2_LOGIC1" (1811.441mil,5184mil) on Top Overlay And Track (1819.606mil,5200mil)(1819.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R2_LOGIC1" (1811.441mil,5184mil) on Top Overlay And Track (1819.606mil,5200mil)(1879.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (8.495mil < 10mil) Between Text "R2_LOGIC1" (1811.441mil,5184mil) on Top Overlay And Track (1819.606mil,5400mil)(1849.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [8.495mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R2_LOGIC2" (6234mil,8348.165mil) on Top Overlay And Track (6250mil,8280mil)(6250mil,8340mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R2_LOGIC2" (6234mil,8348.165mil) on Top Overlay And Track (6250mil,8340mil)(6450mil,8340mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R2_LOGIC2" (6234mil,8348.165mil) on Top Overlay And Track (6250mil,8380mil)(6250mil,8440mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R2_LOGIC2" (6234mil,8348.165mil) on Top Overlay And Track (6250mil,8380mil)(6450mil,8380mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.974mil < 10mil) Between Text "R2_LOGIC2" (6234mil,8348.165mil) on Top Overlay And Track (6450mil,8310mil)(6450mil,8340mil) on Top Overlay Silk Text to Silk Clearance [2.974mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R2_LOGIC2" (6234mil,8348.165mil) on Top Overlay And Track (6450mil,8380mil)(6450mil,8410mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R20_LOGIC1" (2811.441mil,5184mil) on Top Overlay And Track (2719.606mil,5200mil)(2779.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R20_LOGIC1" (2811.441mil,5184mil) on Top Overlay And Track (2749.606mil,5400mil)(2779.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R20_LOGIC1" (2811.441mil,5184mil) on Top Overlay And Track (2779.606mil,5200mil)(2779.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20_LOGIC1" (2811.441mil,5184mil) on Top Overlay And Track (2819.606mil,5200mil)(2819.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R20_LOGIC1" (2811.441mil,5184mil) on Top Overlay And Track (2819.606mil,5200mil)(2879.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R20_LOGIC1" (2811.441mil,5184mil) on Top Overlay And Track (2819.606mil,5400mil)(2849.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R20_LOGIC2" (6234mil,7348.165mil) on Top Overlay And Track (6250mil,7280mil)(6250mil,7340mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20_LOGIC2" (6234mil,7348.165mil) on Top Overlay And Track (6250mil,7340mil)(6450mil,7340mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R20_LOGIC2" (6234mil,7348.165mil) on Top Overlay And Track (6250mil,7380mil)(6250mil,7440mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R20_LOGIC2" (6234mil,7348.165mil) on Top Overlay And Track (6250mil,7380mil)(6450mil,7380mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R20_LOGIC2" (6234mil,7348.165mil) on Top Overlay And Track (6450mil,7310mil)(6450mil,7340mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R20_LOGIC2" (6234mil,7348.165mil) on Top Overlay And Track (6450mil,7380mil)(6450mil,7410mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R21_LOGIC1" (2911.441mil,5184mil) on Top Overlay And Track (2819.606mil,5200mil)(2879.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (2.4mil < 10mil) Between Text "R21_LOGIC1" (2911.441mil,5184mil) on Top Overlay And Track (2849.606mil,5400mil)(2879.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [2.399mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R21_LOGIC1" (2911.441mil,5184mil) on Top Overlay And Track (2879.606mil,5200mil)(2879.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21_LOGIC1" (2911.441mil,5184mil) on Top Overlay And Track (2919.606mil,5200mil)(2919.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R21_LOGIC1" (2911.441mil,5184mil) on Top Overlay And Track (2919.606mil,5200mil)(2979.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Text "R21_LOGIC1" (2911.441mil,5184mil) on Top Overlay And Track (2919.606mil,5400mil)(2949.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R21_LOGIC2" (6234mil,7248.165mil) on Top Overlay And Track (6250mil,7180mil)(6250mil,7240mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21_LOGIC2" (6234mil,7248.165mil) on Top Overlay And Track (6250mil,7240mil)(6450mil,7240mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R21_LOGIC2" (6234mil,7248.165mil) on Top Overlay And Track (6250mil,7280mil)(6250mil,7340mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R21_LOGIC2" (6234mil,7248.165mil) on Top Overlay And Track (6250mil,7280mil)(6450mil,7280mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.25mil < 10mil) Between Text "R21_LOGIC2" (6234mil,7248.165mil) on Top Overlay And Track (6450mil,7210mil)(6450mil,7240mil) on Top Overlay Silk Text to Silk Clearance [2.25mil]
   Violation between Silk To Silk Clearance Constraint: (2.4mil < 10mil) Between Text "R21_LOGIC2" (6234mil,7248.165mil) on Top Overlay And Track (6450mil,7280mil)(6450mil,7310mil) on Top Overlay Silk Text to Silk Clearance [2.4mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R22_LOGIC1" (3011.441mil,5184mil) on Top Overlay And Track (2919.606mil,5200mil)(2979.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R22_LOGIC1" (3011.441mil,5184mil) on Top Overlay And Track (2949.606mil,5400mil)(2979.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R22_LOGIC1" (3011.441mil,5184mil) on Top Overlay And Track (2979.606mil,5200mil)(2979.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22_LOGIC1" (3011.441mil,5184mil) on Top Overlay And Track (3019.606mil,5200mil)(3019.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R22_LOGIC1" (3011.441mil,5184mil) on Top Overlay And Track (3019.606mil,5200mil)(3079.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R22_LOGIC1" (3011.441mil,5184mil) on Top Overlay And Track (3019.606mil,5400mil)(3049.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R22_LOGIC2" (6234mil,7148.165mil) on Top Overlay And Track (6250mil,7080mil)(6250mil,7140mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R22_LOGIC2" (6234mil,7148.165mil) on Top Overlay And Track (6250mil,7140mil)(6450mil,7140mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R22_LOGIC2" (6234mil,7148.165mil) on Top Overlay And Track (6250mil,7180mil)(6250mil,7240mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R22_LOGIC2" (6234mil,7148.165mil) on Top Overlay And Track (6250mil,7180mil)(6450mil,7180mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R22_LOGIC2" (6234mil,7148.165mil) on Top Overlay And Track (6450mil,7110mil)(6450mil,7140mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R22_LOGIC2" (6234mil,7148.165mil) on Top Overlay And Track (6450mil,7180mil)(6450mil,7210mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R23_LOGIC1" (3111.441mil,5184mil) on Top Overlay And Track (3019.606mil,5200mil)(3079.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R23_LOGIC1" (3111.441mil,5184mil) on Top Overlay And Track (3049.606mil,5400mil)(3079.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R23_LOGIC1" (3111.441mil,5184mil) on Top Overlay And Track (3079.606mil,5200mil)(3079.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R23_LOGIC1" (3111.441mil,5184mil) on Top Overlay And Track (3119.606mil,5200mil)(3119.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R23_LOGIC1" (3111.441mil,5184mil) on Top Overlay And Track (3119.606mil,5200mil)(3179.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R23_LOGIC1" (3111.441mil,5184mil) on Top Overlay And Track (3119.606mil,5400mil)(3149.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R23_LOGIC2" (6234mil,7048.165mil) on Top Overlay And Track (6250mil,6980mil)(6250mil,7040mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R23_LOGIC2" (6234mil,7048.165mil) on Top Overlay And Track (6250mil,7040mil)(6450mil,7040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R23_LOGIC2" (6234mil,7048.165mil) on Top Overlay And Track (6250mil,7080mil)(6250mil,7140mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R23_LOGIC2" (6234mil,7048.165mil) on Top Overlay And Track (6250mil,7080mil)(6450mil,7080mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R23_LOGIC2" (6234mil,7048.165mil) on Top Overlay And Track (6450mil,7010mil)(6450mil,7040mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R23_LOGIC2" (6234mil,7048.165mil) on Top Overlay And Track (6450mil,7080mil)(6450mil,7110mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R24_LOGIC1" (3211.441mil,5184mil) on Top Overlay And Track (3119.606mil,5200mil)(3179.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R24_LOGIC1" (3211.441mil,5184mil) on Top Overlay And Track (3149.606mil,5400mil)(3179.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R24_LOGIC1" (3211.441mil,5184mil) on Top Overlay And Track (3179.606mil,5200mil)(3179.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R24_LOGIC1" (3211.441mil,5184mil) on Top Overlay And Track (3219.606mil,5200mil)(3219.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R24_LOGIC1" (3211.441mil,5184mil) on Top Overlay And Track (3219.606mil,5200mil)(3279.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R24_LOGIC1" (3211.441mil,5184mil) on Top Overlay And Track (3219.606mil,5400mil)(3249.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R24_LOGIC2" (6234mil,6948.165mil) on Top Overlay And Track (6250mil,6880mil)(6250mil,6940mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R24_LOGIC2" (6234mil,6948.165mil) on Top Overlay And Track (6250mil,6940mil)(6450mil,6940mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R24_LOGIC2" (6234mil,6948.165mil) on Top Overlay And Track (6250mil,6980mil)(6250mil,7040mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R24_LOGIC2" (6234mil,6948.165mil) on Top Overlay And Track (6250mil,6980mil)(6450mil,6980mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R24_LOGIC2" (6234mil,6948.165mil) on Top Overlay And Track (6450mil,6910mil)(6450mil,6940mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R24_LOGIC2" (6234mil,6948.165mil) on Top Overlay And Track (6450mil,6980mil)(6450mil,7010mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R25_LOGIC1" (2511.441mil,5584mil) on Top Overlay And Track (2419.606mil,5600mil)(2479.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R25_LOGIC1" (2511.441mil,5584mil) on Top Overlay And Track (2449.606mil,5800mil)(2479.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R25_LOGIC1" (2511.441mil,5584mil) on Top Overlay And Track (2479.606mil,5600mil)(2479.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R25_LOGIC1" (2511.441mil,5584mil) on Top Overlay And Track (2519.606mil,5600mil)(2519.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R25_LOGIC1" (2511.441mil,5584mil) on Top Overlay And Track (2519.606mil,5600mil)(2579.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R25_LOGIC1" (2511.441mil,5584mil) on Top Overlay And Track (2519.606mil,5800mil)(2549.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R25_LOGIC2" (6634mil,7648.165mil) on Top Overlay And Track (6650mil,7580mil)(6650mil,7640mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R25_LOGIC2" (6634mil,7648.165mil) on Top Overlay And Track (6650mil,7640mil)(6850mil,7640mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R25_LOGIC2" (6634mil,7648.165mil) on Top Overlay And Track (6650mil,7680mil)(6650mil,7740mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R25_LOGIC2" (6634mil,7648.165mil) on Top Overlay And Track (6650mil,7680mil)(6850mil,7680mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R25_LOGIC2" (6634mil,7648.165mil) on Top Overlay And Track (6850mil,7610mil)(6850mil,7640mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R25_LOGIC2" (6634mil,7648.165mil) on Top Overlay And Track (6850mil,7680mil)(6850mil,7710mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R26_LOGIC1" (2611.441mil,5584mil) on Top Overlay And Track (2519.606mil,5600mil)(2579.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R26_LOGIC1" (2611.441mil,5584mil) on Top Overlay And Track (2549.606mil,5800mil)(2579.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R26_LOGIC1" (2611.441mil,5584mil) on Top Overlay And Track (2579.606mil,5600mil)(2579.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R26_LOGIC1" (2611.441mil,5584mil) on Top Overlay And Track (2619.606mil,5600mil)(2619.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R26_LOGIC1" (2611.441mil,5584mil) on Top Overlay And Track (2619.606mil,5600mil)(2679.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R26_LOGIC1" (2611.441mil,5584mil) on Top Overlay And Track (2619.606mil,5800mil)(2649.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R26_LOGIC2" (6634mil,7548.165mil) on Top Overlay And Track (6650mil,7480mil)(6650mil,7540mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R26_LOGIC2" (6634mil,7548.165mil) on Top Overlay And Track (6650mil,7540mil)(6850mil,7540mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R26_LOGIC2" (6634mil,7548.165mil) on Top Overlay And Track (6650mil,7580mil)(6650mil,7640mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R26_LOGIC2" (6634mil,7548.165mil) on Top Overlay And Track (6650mil,7580mil)(6850mil,7580mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R26_LOGIC2" (6634mil,7548.165mil) on Top Overlay And Track (6850mil,7510mil)(6850mil,7540mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R26_LOGIC2" (6634mil,7548.165mil) on Top Overlay And Track (6850mil,7580mil)(6850mil,7610mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R27_LOGIC1" (2711.441mil,5584mil) on Top Overlay And Track (2619.606mil,5600mil)(2679.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R27_LOGIC1" (2711.441mil,5584mil) on Top Overlay And Track (2649.606mil,5800mil)(2679.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R27_LOGIC1" (2711.441mil,5584mil) on Top Overlay And Track (2679.606mil,5600mil)(2679.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R27_LOGIC1" (2711.441mil,5584mil) on Top Overlay And Track (2719.606mil,5600mil)(2719.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R27_LOGIC1" (2711.441mil,5584mil) on Top Overlay And Track (2719.606mil,5600mil)(2779.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R27_LOGIC1" (2711.441mil,5584mil) on Top Overlay And Track (2719.606mil,5800mil)(2749.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R27_LOGIC2" (6634mil,7448.165mil) on Top Overlay And Track (6650mil,7380mil)(6650mil,7440mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R27_LOGIC2" (6634mil,7448.165mil) on Top Overlay And Track (6650mil,7440mil)(6850mil,7440mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R27_LOGIC2" (6634mil,7448.165mil) on Top Overlay And Track (6650mil,7480mil)(6650mil,7540mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R27_LOGIC2" (6634mil,7448.165mil) on Top Overlay And Track (6650mil,7480mil)(6850mil,7480mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R27_LOGIC2" (6634mil,7448.165mil) on Top Overlay And Track (6850mil,7410mil)(6850mil,7440mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R27_LOGIC2" (6634mil,7448.165mil) on Top Overlay And Track (6850mil,7480mil)(6850mil,7510mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R28_LOGIC1" (2811.441mil,5584mil) on Top Overlay And Track (2719.606mil,5600mil)(2779.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R28_LOGIC1" (2811.441mil,5584mil) on Top Overlay And Track (2749.606mil,5800mil)(2779.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R28_LOGIC1" (2811.441mil,5584mil) on Top Overlay And Track (2779.606mil,5600mil)(2779.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28_LOGIC1" (2811.441mil,5584mil) on Top Overlay And Track (2819.606mil,5600mil)(2819.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R28_LOGIC1" (2811.441mil,5584mil) on Top Overlay And Track (2819.606mil,5600mil)(2879.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R28_LOGIC1" (2811.441mil,5584mil) on Top Overlay And Track (2819.606mil,5800mil)(2849.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R28_LOGIC2" (6634mil,7348.165mil) on Top Overlay And Track (6650mil,7280mil)(6650mil,7340mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R28_LOGIC2" (6634mil,7348.165mil) on Top Overlay And Track (6650mil,7340mil)(6850mil,7340mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R28_LOGIC2" (6634mil,7348.165mil) on Top Overlay And Track (6650mil,7380mil)(6650mil,7440mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R28_LOGIC2" (6634mil,7348.165mil) on Top Overlay And Track (6650mil,7380mil)(6850mil,7380mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R28_LOGIC2" (6634mil,7348.165mil) on Top Overlay And Track (6850mil,7310mil)(6850mil,7340mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R28_LOGIC2" (6634mil,7348.165mil) on Top Overlay And Track (6850mil,7380mil)(6850mil,7410mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R29_LOGIC1" (2911.441mil,5584mil) on Top Overlay And Track (2819.606mil,5600mil)(2879.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R29_LOGIC1" (2911.441mil,5584mil) on Top Overlay And Track (2849.606mil,5800mil)(2879.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R29_LOGIC1" (2911.441mil,5584mil) on Top Overlay And Track (2879.606mil,5600mil)(2879.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R29_LOGIC1" (2911.441mil,5584mil) on Top Overlay And Track (2919.606mil,5600mil)(2919.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R29_LOGIC1" (2911.441mil,5584mil) on Top Overlay And Track (2919.606mil,5600mil)(2979.606mil,5600mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (3.515mil < 10mil) Between Text "R29_LOGIC1" (2911.441mil,5584mil) on Top Overlay And Track (2919.606mil,5800mil)(2949.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [3.515mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R3_LOGIC1" (1911.441mil,5184mil) on Top Overlay And Track (1819.606mil,5200mil)(1879.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R3_LOGIC1" (1911.441mil,5184mil) on Top Overlay And Track (1879.606mil,5200mil)(1879.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3_LOGIC1" (1911.441mil,5184mil) on Top Overlay And Track (1919.606mil,5200mil)(1919.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R3_LOGIC1" (1911.441mil,5184mil) on Top Overlay And Track (1919.606mil,5200mil)(1979.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (8.495mil < 10mil) Between Text "R3_LOGIC1" (1911.441mil,5184mil) on Top Overlay And Track (1919.606mil,5400mil)(1949.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [8.495mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R3_LOGIC2" (6234mil,8248.165mil) on Top Overlay And Track (6250mil,8180mil)(6250mil,8240mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R3_LOGIC2" (6234mil,8248.165mil) on Top Overlay And Track (6250mil,8240mil)(6450mil,8240mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R3_LOGIC2" (6234mil,8248.165mil) on Top Overlay And Track (6250mil,8280mil)(6250mil,8340mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R3_LOGIC2" (6234mil,8248.165mil) on Top Overlay And Track (6250mil,8280mil)(6450mil,8280mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.974mil < 10mil) Between Text "R3_LOGIC2" (6234mil,8248.165mil) on Top Overlay And Track (6450mil,8210mil)(6450mil,8240mil) on Top Overlay Silk Text to Silk Clearance [2.974mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R3_LOGIC2" (6234mil,8248.165mil) on Top Overlay And Track (6450mil,8280mil)(6450mil,8310mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R4_LOGIC1" (2011.441mil,5184mil) on Top Overlay And Track (1919.606mil,5200mil)(1979.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R4_LOGIC1" (2011.441mil,5184mil) on Top Overlay And Track (1979.606mil,5200mil)(1979.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4_LOGIC1" (2011.441mil,5184mil) on Top Overlay And Track (2019.606mil,5200mil)(2019.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R4_LOGIC1" (2011.441mil,5184mil) on Top Overlay And Track (2019.606mil,5200mil)(2079.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (8.495mil < 10mil) Between Text "R4_LOGIC1" (2011.441mil,5184mil) on Top Overlay And Track (2019.606mil,5400mil)(2049.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [8.495mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R4_LOGIC2" (6234mil,8148.165mil) on Top Overlay And Track (6250mil,8080mil)(6250mil,8140mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R4_LOGIC2" (6234mil,8148.165mil) on Top Overlay And Track (6250mil,8140mil)(6450mil,8140mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R4_LOGIC2" (6234mil,8148.165mil) on Top Overlay And Track (6250mil,8180mil)(6250mil,8240mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R4_LOGIC2" (6234mil,8148.165mil) on Top Overlay And Track (6250mil,8180mil)(6450mil,8180mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.974mil < 10mil) Between Text "R4_LOGIC2" (6234mil,8148.165mil) on Top Overlay And Track (6450mil,8110mil)(6450mil,8140mil) on Top Overlay Silk Text to Silk Clearance [2.974mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R4_LOGIC2" (6234mil,8148.165mil) on Top Overlay And Track (6450mil,8180mil)(6450mil,8210mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R5_LOGIC1" (2111.441mil,5184mil) on Top Overlay And Track (2019.606mil,5200mil)(2079.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R5_LOGIC1" (2111.441mil,5184mil) on Top Overlay And Track (2079.606mil,5200mil)(2079.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5_LOGIC1" (2111.441mil,5184mil) on Top Overlay And Track (2119.606mil,5200mil)(2119.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R5_LOGIC1" (2111.441mil,5184mil) on Top Overlay And Track (2119.606mil,5200mil)(2179.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (8.495mil < 10mil) Between Text "R5_LOGIC1" (2111.441mil,5184mil) on Top Overlay And Track (2119.606mil,5400mil)(2149.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [8.495mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R5_LOGIC2" (6234mil,8048.165mil) on Top Overlay And Track (6250mil,7980mil)(6250mil,8040mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R5_LOGIC2" (6234mil,8048.165mil) on Top Overlay And Track (6250mil,8040mil)(6450mil,8040mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R5_LOGIC2" (6234mil,8048.165mil) on Top Overlay And Track (6250mil,8080mil)(6250mil,8140mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R5_LOGIC2" (6234mil,8048.165mil) on Top Overlay And Track (6250mil,8080mil)(6450mil,8080mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.974mil < 10mil) Between Text "R5_LOGIC2" (6234mil,8048.165mil) on Top Overlay And Track (6450mil,8010mil)(6450mil,8040mil) on Top Overlay Silk Text to Silk Clearance [2.974mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R5_LOGIC2" (6234mil,8048.165mil) on Top Overlay And Track (6450mil,8080mil)(6450mil,8110mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R6_LOGIC1" (2211.441mil,5184mil) on Top Overlay And Track (2119.606mil,5200mil)(2179.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R6_LOGIC1" (2211.441mil,5184mil) on Top Overlay And Track (2179.606mil,5200mil)(2179.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6_LOGIC1" (2211.441mil,5184mil) on Top Overlay And Track (2219.606mil,5200mil)(2219.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R6_LOGIC1" (2211.441mil,5184mil) on Top Overlay And Track (2219.606mil,5200mil)(2279.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (8.495mil < 10mil) Between Text "R6_LOGIC1" (2211.441mil,5184mil) on Top Overlay And Track (2219.606mil,5400mil)(2249.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [8.495mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R6_LOGIC2" (6234mil,7948.165mil) on Top Overlay And Track (6250mil,7880mil)(6250mil,7940mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R6_LOGIC2" (6234mil,7948.165mil) on Top Overlay And Track (6250mil,7940mil)(6450mil,7940mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R6_LOGIC2" (6234mil,7948.165mil) on Top Overlay And Track (6250mil,7980mil)(6250mil,8040mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R6_LOGIC2" (6234mil,7948.165mil) on Top Overlay And Track (6250mil,7980mil)(6450mil,7980mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.974mil < 10mil) Between Text "R6_LOGIC2" (6234mil,7948.165mil) on Top Overlay And Track (6450mil,7910mil)(6450mil,7940mil) on Top Overlay Silk Text to Silk Clearance [2.974mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R6_LOGIC2" (6234mil,7948.165mil) on Top Overlay And Track (6450mil,7980mil)(6450mil,8010mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R7_LOGIC1" (2311.441mil,5184mil) on Top Overlay And Track (2219.606mil,5200mil)(2279.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R7_LOGIC1" (2311.441mil,5184mil) on Top Overlay And Track (2279.606mil,5200mil)(2279.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7_LOGIC1" (2311.441mil,5184mil) on Top Overlay And Track (2319.606mil,5200mil)(2319.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R7_LOGIC1" (2311.441mil,5184mil) on Top Overlay And Track (2319.606mil,5200mil)(2379.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (8.495mil < 10mil) Between Text "R7_LOGIC1" (2311.441mil,5184mil) on Top Overlay And Track (2319.606mil,5400mil)(2349.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [8.495mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R7_LOGIC2" (6234mil,7848.165mil) on Top Overlay And Track (6250mil,7780mil)(6250mil,7840mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R7_LOGIC2" (6234mil,7848.165mil) on Top Overlay And Track (6250mil,7840mil)(6450mil,7840mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R7_LOGIC2" (6234mil,7848.165mil) on Top Overlay And Track (6250mil,7880mil)(6250mil,7940mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R7_LOGIC2" (6234mil,7848.165mil) on Top Overlay And Track (6250mil,7880mil)(6450mil,7880mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.974mil < 10mil) Between Text "R7_LOGIC2" (6234mil,7848.165mil) on Top Overlay And Track (6450mil,7810mil)(6450mil,7840mil) on Top Overlay Silk Text to Silk Clearance [2.974mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R7_LOGIC2" (6234mil,7848.165mil) on Top Overlay And Track (6450mil,7880mil)(6450mil,7910mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R8_LOGIC1" (2411.441mil,5184mil) on Top Overlay And Track (2319.606mil,5200mil)(2379.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R8_LOGIC1" (2411.441mil,5184mil) on Top Overlay And Track (2379.606mil,5200mil)(2379.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8_LOGIC1" (2411.441mil,5184mil) on Top Overlay And Track (2419.606mil,5200mil)(2419.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R8_LOGIC1" (2411.441mil,5184mil) on Top Overlay And Track (2419.606mil,5200mil)(2479.606mil,5200mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (8.495mil < 10mil) Between Text "R8_LOGIC1" (2411.441mil,5184mil) on Top Overlay And Track (2419.606mil,5400mil)(2449.606mil,5400mil) on Top Overlay Silk Text to Silk Clearance [8.495mil]
   Violation between Silk To Silk Clearance Constraint: (2.255mil < 10mil) Between Text "R8_LOGIC2" (6234mil,7748.165mil) on Top Overlay And Track (6250mil,7680mil)(6250mil,7740mil) on Top Overlay Silk Text to Silk Clearance [2.255mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R8_LOGIC2" (6234mil,7748.165mil) on Top Overlay And Track (6250mil,7740mil)(6450mil,7740mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.751mil < 10mil) Between Text "R8_LOGIC2" (6234mil,7748.165mil) on Top Overlay And Track (6250mil,7780mil)(6250mil,7840mil) on Top Overlay Silk Text to Silk Clearance [1.751mil]
   Violation between Silk To Silk Clearance Constraint: (0.906mil < 10mil) Between Text "R8_LOGIC2" (6234mil,7748.165mil) on Top Overlay And Track (6250mil,7780mil)(6450mil,7780mil) on Top Overlay Silk Text to Silk Clearance [0.906mil]
   Violation between Silk To Silk Clearance Constraint: (2.974mil < 10mil) Between Text "R8_LOGIC2" (6234mil,7748.165mil) on Top Overlay And Track (6450mil,7710mil)(6450mil,7740mil) on Top Overlay Silk Text to Silk Clearance [2.974mil]
   Violation between Silk To Silk Clearance Constraint: (4.37mil < 10mil) Between Text "R8_LOGIC2" (6234mil,7748.165mil) on Top Overlay And Track (6450mil,7780mil)(6450mil,7810mil) on Top Overlay Silk Text to Silk Clearance [4.37mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "R9_LOGIC1" (1701.441mil,5584mil) on Top Overlay And Track (1719.606mil,5600mil)(1719.606mil,5800mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
   Violation between Silk To Silk Clearance Constraint: (8.063mil < 10mil) Between Text "R9_LOGIC2" (6634mil,8458.165mil) on Top Overlay And Track (6650mil,8440mil)(6850mil,8440mil) on Top Overlay Silk Text to Silk Clearance [8.063mil]
Rule Violations :248

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room DECODE (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('DECODE'))
Rule Violations :0

Processing Rule : Room Top (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('Top'))
   Violation between Room Definition: Between DIP Component U10-SN74LS245N (2700mil,3300mil) on Top Layer And Room Top (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('Top')) 
   Violation between Room Definition: Between DIP Component U8-SN74LS245N (1700mil,3300mil) on Top Layer And Room Top (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('Top')) 
   Violation between Room Definition: Between DIP Component U9-SN74LS245N (2200mil,3300mil) on Top Layer And Room Top (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('Top')) 
Rule Violations :3

Processing Rule : Room LOGIC1 (Bounding Region = (1439.606mil, 5050mil, 3759.606mil, 6480mil) (InComponentClass('LOGIC1'))
Rule Violations :0

Processing Rule : Room LOGIC2 (Bounding Region = (6100mil, 6400mil, 7530mil, 8720mil) (InComponentClass('LOGIC2'))
Rule Violations :0

Processing Rule : Room CTRL (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('CTRL'))
   Violation between Room Definition: Between DIP Component U1-AT28C256-15PU (3500mil,3700mil) on Top Layer And Room CTRL (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('CTRL')) 
   Violation between Room Definition: Between DIP Component U2-AT28C256-15PU (4500mil,3700mil) on Top Layer And Room CTRL (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('CTRL')) 
   Violation between Room Definition: Between DIP Component U3-AT28C256-15PU (5500mil,3700mil) on Top Layer And Room CTRL (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('CTRL')) 
   Violation between Room Definition: Between DIP Component U4-SN74LS163AN (2700mil,4300mil) on Top Layer And Room CTRL (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('CTRL')) 
   Violation between Room Definition: Between DIP Component U5-SN74LS138N (4700mil,5400mil) on Top Layer And Room CTRL (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('CTRL')) 
   Violation between Room Definition: Between DIP Component U6-SN74LS138N (1700mil,4300mil) on Top Layer And Room CTRL (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('CTRL')) 
   Violation between Room Definition: Between DIP Component U7-SN74LS04N (2200mil,4300mil) on Top Layer And Room CTRL (Bounding Region = (6000mil, 1100mil, 15000mil, 3900mil) (InComponentClass('CTRL')) 
Rule Violations :7

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01