
Caterina.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000094  00800100  00007ed4  00000f68  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ed4  00007000  00007000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800194  00800194  00000ffc  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  00000ffc  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000398  00000000  00000000  00001010  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000054ab  00000000  00000000  000013a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000014ed  00000000  00000000  00006853  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000271d  00000000  00000000  00007d40  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000a34  00000000  00000000  0000a460  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00002418  00000000  00000000  0000ae94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003df7  00000000  00000000  0000d2ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000510  00000000  00000000  000110a3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00007000 <__vectors>:
    7000:	5f c0       	rjmp	.+190    	; 0x70c0 <__ctors_end>
    7002:	00 00       	nop
    7004:	78 c0       	rjmp	.+240    	; 0x70f6 <__bad_interrupt>
    7006:	00 00       	nop
    7008:	76 c0       	rjmp	.+236    	; 0x70f6 <__bad_interrupt>
    700a:	00 00       	nop
    700c:	74 c0       	rjmp	.+232    	; 0x70f6 <__bad_interrupt>
    700e:	00 00       	nop
    7010:	72 c0       	rjmp	.+228    	; 0x70f6 <__bad_interrupt>
    7012:	00 00       	nop
    7014:	70 c0       	rjmp	.+224    	; 0x70f6 <__bad_interrupt>
    7016:	00 00       	nop
    7018:	6e c0       	rjmp	.+220    	; 0x70f6 <__bad_interrupt>
    701a:	00 00       	nop
    701c:	6c c0       	rjmp	.+216    	; 0x70f6 <__bad_interrupt>
    701e:	00 00       	nop
    7020:	6a c0       	rjmp	.+212    	; 0x70f6 <__bad_interrupt>
    7022:	00 00       	nop
    7024:	68 c0       	rjmp	.+208    	; 0x70f6 <__bad_interrupt>
    7026:	00 00       	nop
    7028:	eb c4       	rjmp	.+2518   	; 0x7a00 <__vector_10>
    702a:	00 00       	nop
    702c:	64 c0       	rjmp	.+200    	; 0x70f6 <__bad_interrupt>
    702e:	00 00       	nop
    7030:	62 c0       	rjmp	.+196    	; 0x70f6 <__bad_interrupt>
    7032:	00 00       	nop
    7034:	60 c0       	rjmp	.+192    	; 0x70f6 <__bad_interrupt>
    7036:	00 00       	nop
    7038:	5e c0       	rjmp	.+188    	; 0x70f6 <__bad_interrupt>
    703a:	00 00       	nop
    703c:	5c c0       	rjmp	.+184    	; 0x70f6 <__bad_interrupt>
    703e:	00 00       	nop
    7040:	5a c0       	rjmp	.+180    	; 0x70f6 <__bad_interrupt>
    7042:	00 00       	nop
    7044:	23 c1       	rjmp	.+582    	; 0x728c <__vector_17>
    7046:	00 00       	nop
    7048:	56 c0       	rjmp	.+172    	; 0x70f6 <__bad_interrupt>
    704a:	00 00       	nop
    704c:	54 c0       	rjmp	.+168    	; 0x70f6 <__bad_interrupt>
    704e:	00 00       	nop
    7050:	52 c0       	rjmp	.+164    	; 0x70f6 <__bad_interrupt>
    7052:	00 00       	nop
    7054:	50 c0       	rjmp	.+160    	; 0x70f6 <__bad_interrupt>
    7056:	00 00       	nop
    7058:	4e c0       	rjmp	.+156    	; 0x70f6 <__bad_interrupt>
    705a:	00 00       	nop
    705c:	4c c0       	rjmp	.+152    	; 0x70f6 <__bad_interrupt>
    705e:	00 00       	nop
    7060:	4a c0       	rjmp	.+148    	; 0x70f6 <__bad_interrupt>
    7062:	00 00       	nop
    7064:	48 c0       	rjmp	.+144    	; 0x70f6 <__bad_interrupt>
    7066:	00 00       	nop
    7068:	46 c0       	rjmp	.+140    	; 0x70f6 <__bad_interrupt>
    706a:	00 00       	nop
    706c:	44 c0       	rjmp	.+136    	; 0x70f6 <__bad_interrupt>
    706e:	00 00       	nop
    7070:	42 c0       	rjmp	.+132    	; 0x70f6 <__bad_interrupt>
    7072:	00 00       	nop
    7074:	40 c0       	rjmp	.+128    	; 0x70f6 <__bad_interrupt>
    7076:	00 00       	nop
    7078:	3e c0       	rjmp	.+124    	; 0x70f6 <__bad_interrupt>
    707a:	00 00       	nop
    707c:	3c c0       	rjmp	.+120    	; 0x70f6 <__bad_interrupt>
    707e:	00 00       	nop
    7080:	3a c0       	rjmp	.+116    	; 0x70f6 <__bad_interrupt>
    7082:	00 00       	nop
    7084:	38 c0       	rjmp	.+112    	; 0x70f6 <__bad_interrupt>
    7086:	00 00       	nop
    7088:	36 c0       	rjmp	.+108    	; 0x70f6 <__bad_interrupt>
    708a:	00 00       	nop
    708c:	34 c0       	rjmp	.+104    	; 0x70f6 <__bad_interrupt>
    708e:	00 00       	nop
    7090:	32 c0       	rjmp	.+100    	; 0x70f6 <__bad_interrupt>
    7092:	00 00       	nop
    7094:	30 c0       	rjmp	.+96     	; 0x70f6 <__bad_interrupt>
    7096:	00 00       	nop
    7098:	2e c0       	rjmp	.+92     	; 0x70f6 <__bad_interrupt>
    709a:	00 00       	nop
    709c:	2c c0       	rjmp	.+88     	; 0x70f6 <__bad_interrupt>
    709e:	00 00       	nop
    70a0:	2a c0       	rjmp	.+84     	; 0x70f6 <__bad_interrupt>
    70a2:	00 00       	nop
    70a4:	28 c0       	rjmp	.+80     	; 0x70f6 <__bad_interrupt>
    70a6:	00 00       	nop
    70a8:	26 c0       	rjmp	.+76     	; 0x70f6 <__bad_interrupt>
    70aa:	00 00       	nop
    70ac:	68 3e       	cpi	r22, 0xE8	; 232
    70ae:	81 3e       	cpi	r24, 0xE1	; 225
    70b0:	25 3f       	cpi	r18, 0xF5	; 245
    70b2:	81 3e       	cpi	r24, 0xE1	; 225
    70b4:	25 3f       	cpi	r18, 0xF5	; 245
    70b6:	b6 3e       	cpi	r27, 0xE6	; 230
    70b8:	d8 3e       	cpi	r29, 0xE8	; 232
    70ba:	25 3f       	cpi	r18, 0xF5	; 245
    70bc:	f8 3e       	cpi	r31, 0xE8	; 232
    70be:	0a 3f       	cpi	r16, 0xFA	; 250

000070c0 <__ctors_end>:
    70c0:	11 24       	eor	r1, r1
    70c2:	1f be       	out	0x3f, r1	; 63
    70c4:	cf ef       	ldi	r28, 0xFF	; 255
    70c6:	da e0       	ldi	r29, 0x0A	; 10
    70c8:	de bf       	out	0x3e, r29	; 62
    70ca:	cd bf       	out	0x3d, r28	; 61

000070cc <__do_copy_data>:
    70cc:	11 e0       	ldi	r17, 0x01	; 1
    70ce:	a0 e0       	ldi	r26, 0x00	; 0
    70d0:	b1 e0       	ldi	r27, 0x01	; 1
    70d2:	e4 ed       	ldi	r30, 0xD4	; 212
    70d4:	fe e7       	ldi	r31, 0x7E	; 126
    70d6:	02 c0       	rjmp	.+4      	; 0x70dc <__do_copy_data+0x10>
    70d8:	05 90       	lpm	r0, Z+
    70da:	0d 92       	st	X+, r0
    70dc:	a4 39       	cpi	r26, 0x94	; 148
    70de:	b1 07       	cpc	r27, r17
    70e0:	d9 f7       	brne	.-10     	; 0x70d8 <__do_copy_data+0xc>

000070e2 <__do_clear_bss>:
    70e2:	21 e0       	ldi	r18, 0x01	; 1
    70e4:	a4 e9       	ldi	r26, 0x94	; 148
    70e6:	b1 e0       	ldi	r27, 0x01	; 1
    70e8:	01 c0       	rjmp	.+2      	; 0x70ec <.do_clear_bss_start>

000070ea <.do_clear_bss_loop>:
    70ea:	1d 92       	st	X+, r1

000070ec <.do_clear_bss_start>:
    70ec:	aa 3a       	cpi	r26, 0xAA	; 170
    70ee:	b2 07       	cpc	r27, r18
    70f0:	e1 f7       	brne	.-8      	; 0x70ea <.do_clear_bss_loop>
    70f2:	9d d3       	rcall	.+1850   	; 0x782e <main>
    70f4:	ed c6       	rjmp	.+3546   	; 0x7ed0 <_exit>

000070f6 <__bad_interrupt>:
    70f6:	84 cf       	rjmp	.-248    	; 0x7000 <__vectors>

000070f8 <FetchNextCommandByte>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    70f8:	84 e0       	ldi	r24, 0x04	; 4
    70fa:	80 93 e9 00 	sts	0x00E9, r24
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    70fe:	80 91 e8 00 	lds	r24, 0x00E8
{
    /* Select the OUT endpoint so that the next data byte can be read */
    Endpoint_SelectEndpoint(CDC_RX_EPNUM);

    /* If OUT endpoint empty, clear it and wait for the next packet from the host */
    while (!(Endpoint_IsReadWriteAllowed()))
    7102:	85 fd       	sbrc	r24, 5
    7104:	0e c0       	rjmp	.+28     	; 0x7122 <FetchNextCommandByte+0x2a>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7106:	80 91 e8 00 	lds	r24, 0x00E8
    710a:	8b 77       	andi	r24, 0x7B	; 123
    710c:	80 93 e8 00 	sts	0x00E8, r24
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7110:	80 91 e8 00 	lds	r24, 0x00E8
    {
        Endpoint_ClearOUT();

        while (!(Endpoint_IsOUTReceived()))
    7114:	82 fd       	sbrc	r24, 2
    7116:	f3 cf       	rjmp	.-26     	; 0x70fe <FetchNextCommandByte+0x6>
        {
            if (USB_DeviceState == DEVICE_STATE_Unattached)
    7118:	8e b3       	in	r24, 0x1e	; 30
    711a:	81 11       	cpse	r24, r1
    711c:	f9 cf       	rjmp	.-14     	; 0x7110 <FetchNextCommandByte+0x18>
              return 0;
    711e:	80 e0       	ldi	r24, 0x00	; 0
        }
    }

    /* Fetch the next byte from the OUT endpoint */
    return Endpoint_Read_8();
}
    7120:	08 95       	ret
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
    7122:	80 91 f1 00 	lds	r24, 0x00F1
              return 0;
        }
    }

    /* Fetch the next byte from the OUT endpoint */
    return Endpoint_Read_8();
    7126:	08 95       	ret

00007128 <WriteNextResponseByte>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7128:	93 e0       	ldi	r25, 0x03	; 3
    712a:	90 93 e9 00 	sts	0x00E9, r25
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    712e:	90 91 e8 00 	lds	r25, 0x00E8
{
    /* Select the IN endpoint so that the next data byte can be written */
    Endpoint_SelectEndpoint(CDC_TX_EPNUM);

    /* If IN endpoint full, clear it and wait until ready for the next packet to the host */
    if (!(Endpoint_IsReadWriteAllowed()))
    7132:	95 ff       	sbrs	r25, 5
    7134:	0a c0       	rjmp	.+20     	; 0x714a <WriteNextResponseByte+0x22>
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    7136:	80 93 f1 00 	sts	0x00F1, r24
    }

    /* Write the next byte to the IN endpoint */
    Endpoint_Write_8(Response);

    TX_LED_ON();
    713a:	5d 98       	cbi	0x0b, 5	; 11
    TxLEDPulse = TX_RX_LED_PULSE_PERIOD;
    713c:	84 e6       	ldi	r24, 0x64	; 100
    713e:	90 e0       	ldi	r25, 0x00	; 0
    7140:	90 93 99 01 	sts	0x0199, r25
    7144:	80 93 98 01 	sts	0x0198, r24
    7148:	08 95       	ret
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    714a:	90 91 e8 00 	lds	r25, 0x00E8
    714e:	9e 77       	andi	r25, 0x7E	; 126
    7150:	90 93 e8 00 	sts	0x00E8, r25
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7154:	90 91 e8 00 	lds	r25, 0x00E8
    /* If IN endpoint full, clear it and wait until ready for the next packet to the host */
    if (!(Endpoint_IsReadWriteAllowed()))
    {
        Endpoint_ClearIN();

        while (!(Endpoint_IsINReady()))
    7158:	90 fd       	sbrc	r25, 0
    715a:	ed cf       	rjmp	.-38     	; 0x7136 <WriteNextResponseByte+0xe>
        {
            if (USB_DeviceState == DEVICE_STATE_Unattached)
    715c:	9e b3       	in	r25, 0x1e	; 30
    715e:	91 11       	cpse	r25, r1
    7160:	f9 cf       	rjmp	.-14     	; 0x7154 <WriteNextResponseByte+0x2c>
    7162:	08 95       	ret

00007164 <ReadBatteryVoltage>:
}

uint16_t ReadBatteryVoltage(void)
{
    /* Set PINF0 to Input */
    DDRF &= ~(1 << PF0);
    7164:	80 98       	cbi	0x10, 0	; 16
    PORTF |= (1 << PF0);
    7166:	88 9a       	sbi	0x11, 0	; 17

    uint8_t low, high;

    /* Set the analog reference to Internal 2.56V */
    ADMUX |= (1 << REFS1) | (1 << REFS0);
    7168:	80 91 7c 00 	lds	r24, 0x007C
    716c:	80 6c       	ori	r24, 0xC0	; 192
    716e:	80 93 7c 00 	sts	0x007C, r24
    /* Set ADC Mux to ADC0 */
    ADMUX &= ~0b00011111;
    7172:	80 91 7c 00 	lds	r24, 0x007C
    7176:	80 7e       	andi	r24, 0xE0	; 224
    7178:	80 93 7c 00 	sts	0x007C, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    717c:	8f ec       	ldi	r24, 0xCF	; 207
    717e:	97 e0       	ldi	r25, 0x07	; 7
    7180:	01 97       	sbiw	r24, 0x01	; 1
    7182:	f1 f7       	brne	.-4      	; 0x7180 <ReadBatteryVoltage+0x1c>
    7184:	00 c0       	rjmp	.+0      	; 0x7186 <ReadBatteryVoltage+0x22>
    7186:	00 00       	nop
    _delay_ms(1); // Just to be safe

    /* Start Conversion */
    ADCSRA |= (1<<ADSC);
    7188:	80 91 7a 00 	lds	r24, 0x007A
    718c:	80 64       	ori	r24, 0x40	; 64
    718e:	80 93 7a 00 	sts	0x007A, r24

    /* Wait for Conversion to finish. ADSC is cleared when the conversion finishes */
    while (bit_is_set(ADCSRA, ADSC));
    7192:	80 91 7a 00 	lds	r24, 0x007A
    7196:	86 fd       	sbrc	r24, 6
    7198:	fc cf       	rjmp	.-8      	; 0x7192 <ReadBatteryVoltage+0x2e>

    /* we read ADCL first; doing so locks both ADCL
     * and ADCH until ADCH is read. reading ADCL second would
     * cause the results of each conversion to be discarded,
     * as ADCL and ADCH would be locked when it completed. */
    low = ADCL;
    719a:	80 91 78 00 	lds	r24, 0x0078
    high = ADCH;
    719e:	20 91 79 00 	lds	r18, 0x0079

    // combine the two bytes
    return (high << 8) | low;
    71a2:	90 e0       	ldi	r25, 0x00	; 0
}
    71a4:	92 2b       	or	r25, r18
    71a6:	08 95       	ret

000071a8 <StartSketch>:
#define POT_STEPS 0x73 // ~250mA
#define SLA_W 0x5E // SLA = 0x2F, MSB transmitted first, W = 0

void StartSketch(void)
{
    cli();
    71a8:	f8 94       	cli

    /* Undo TIMER1 setup and clear the count before running the sketch */
    TIMSK1 = 0;
    71aa:	10 92 6f 00 	sts	0x006F, r1
    TCCR1B = 0;
    71ae:	10 92 81 00 	sts	0x0081, r1
    TCNT1H = 0;		// 16-bit write to TCNT1 requires high byte be written first
    71b2:	10 92 85 00 	sts	0x0085, r1
    TCNT1L = 0;
    71b6:	10 92 84 00 	sts	0x0084, r1

    /* Relocate the interrupt vector table to the application section */
    MCUCR = (1 << IVCE);
    71ba:	81 e0       	ldi	r24, 0x01	; 1
    71bc:	85 bf       	out	0x35, r24	; 53
    MCUCR = 0;
    71be:	15 be       	out	0x35, r1	; 53

    L_LED_OFF();
    71c0:	47 98       	cbi	0x08, 7	; 8
    TX_LED_OFF();
    71c2:	5d 9a       	sbi	0x0b, 5	; 11
    RX_LED_OFF();
    71c4:	28 9a       	sbi	0x05, 0	; 5

    /* jump to beginning of application space */
    __asm__ volatile("jmp 0x0000");
    71c6:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>
    71ca:	08 95       	ret

000071cc <TWIStart>:
void TWIStart(void)
{
    /* Send START condition */

    /* Wait for TWINT Flag set. This indicates that the START condition has been transmitted */
    while(!(TWCR & (1<<TWINT)));
    71cc:	80 91 bc 00 	lds	r24, 0x00BC
    71d0:	87 ff       	sbrs	r24, 7
    71d2:	fc cf       	rjmp	.-8      	; 0x71cc <TWIStart>
}
    71d4:	08 95       	ret

000071d6 <TWIWrite>:
}

void TWIWrite(uint8_t u8data)
{
    /* Load data into TWDR Register. Clear TWINT bit in TWCR to start transmission */
    TWDR = u8data;
    71d6:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = (1<<TWINT)|(1<<TWEN);
    71da:	84 e8       	ldi	r24, 0x84	; 132
    71dc:	80 93 bc 00 	sts	0x00BC, r24
    /* Wait for TWINT Flag set. This indicates that the data has been transmitted, and ACK/NACK has been received. */
    while(!(TWCR & (1<<TWINT)));
    71e0:	80 91 bc 00 	lds	r24, 0x00BC
    71e4:	87 ff       	sbrs	r24, 7
    71e6:	fc cf       	rjmp	.-8      	; 0x71e0 <TWIWrite+0xa>
}
    71e8:	08 95       	ret

000071ea <SetupCurrentLimit>:

void SetupCurrentLimit(void)
{
    /* Initialize I2C */
    TWIStart();
    71ea:	f0 df       	rcall	.-32     	; 0x71cc <TWIStart>
    71ec:	8e e5       	ldi	r24, 0x5E	; 94

    /* Write slave address (MCP4017) + Write bit */
    TWIWrite(SLA_W);
    71ee:	f3 df       	rcall	.-26     	; 0x71d6 <TWIWrite>
    71f0:	83 e7       	ldi	r24, 0x73	; 115
    71f2:	f1 df       	rcall	.-30     	; 0x71d6 <TWIWrite>

    /* Write resistance value */
    TWIWrite(POT_STEPS);
    71f4:	84 e9       	ldi	r24, 0x94	; 148
    71f6:	80 93 bc 00 	sts	0x00BC, r24
    while(!(TWCR & (1<<TWINT)));
}

void TWIStop(void)
{
    TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);
    71fa:	08 95       	ret

000071fc <AlertFatalError>:
    71fc:	5d 98       	cbi	0x0b, 5	; 11
    71fe:	28 98       	cbi	0x05, 0	; 5
    7200:	47 9a       	sbi	0x08, 7	; 8
    7202:	2f ef       	ldi	r18, 0xFF	; 255
    7204:	80 e7       	ldi	r24, 0x70	; 112
    7206:	92 e0       	ldi	r25, 0x02	; 2
    7208:	21 50       	subi	r18, 0x01	; 1
    720a:	80 40       	sbci	r24, 0x00	; 0
    720c:	90 40       	sbci	r25, 0x00	; 0
    720e:	e1 f7       	brne	.-8      	; 0x7208 <AlertFatalError+0xc>
    7210:	00 c0       	rjmp	.+0      	; 0x7212 <AlertFatalError+0x16>
    7212:	00 00       	nop
    {
        TX_LED_ON();
        RX_LED_ON();
        L_LED_ON();
        _delay_ms(100);
        TX_LED_OFF();
    7214:	5d 9a       	sbi	0x0b, 5	; 11
        RX_LED_OFF();
    7216:	28 9a       	sbi	0x05, 0	; 5
        L_LED_OFF();
    7218:	47 98       	cbi	0x08, 7	; 8
    721a:	2f ef       	ldi	r18, 0xFF	; 255
    721c:	80 e7       	ldi	r24, 0x70	; 112
    721e:	92 e0       	ldi	r25, 0x02	; 2
    7220:	21 50       	subi	r18, 0x01	; 1
    7222:	80 40       	sbci	r24, 0x00	; 0
    7224:	90 40       	sbci	r25, 0x00	; 0
    7226:	e1 f7       	brne	.-8      	; 0x7220 <AlertFatalError+0x24>
    7228:	00 c0       	rjmp	.+0      	; 0x722a <AlertFatalError+0x2e>
    722a:	00 00       	nop
    722c:	e7 cf       	rjmp	.-50     	; 0x71fc <AlertFatalError>

0000722e <LEDPulse>:

/*	Breathing animation on L LED indicates bootloader is running */
uint16_t LLEDPulse;
void LEDPulse(void)
{
    LLEDPulse++;
    722e:	80 91 9e 01 	lds	r24, 0x019E
    7232:	90 91 9f 01 	lds	r25, 0x019F
    7236:	01 96       	adiw	r24, 0x01	; 1
    7238:	90 93 9f 01 	sts	0x019F, r25
    723c:	80 93 9e 01 	sts	0x019E, r24
    uint8_t p = LLEDPulse >> 8;
    7240:	29 2f       	mov	r18, r25
    if (p > 127)
    7242:	97 ff       	sbrs	r25, 7
    7244:	02 c0       	rjmp	.+4      	; 0x724a <LEDPulse+0x1c>
        p = 254-p;
    7246:	2e ef       	ldi	r18, 0xFE	; 254
    7248:	29 1b       	sub	r18, r25
    p += p;
    724a:	22 0f       	add	r18, r18
    if (((uint8_t)LLEDPulse) > p)
    724c:	28 17       	cp	r18, r24
    724e:	10 f4       	brcc	.+4      	; 0x7254 <LEDPulse+0x26>
        L_LED_OFF();
    7250:	47 98       	cbi	0x08, 7	; 8
    7252:	08 95       	ret
    else
        L_LED_ON();
    7254:	47 9a       	sbi	0x08, 7	; 8
    7256:	08 95       	ret

00007258 <SetupHardware>:
    quired for the bootloader. */
void SetupHardware(void)
{
    /* Disable clock division */
    //clock_prescale_set(clock_div_1); // redundant
    CPU_PRESCALE(0);
    7258:	e1 e6       	ldi	r30, 0x61	; 97
    725a:	f0 e0       	ldi	r31, 0x00	; 0
    725c:	80 e8       	ldi	r24, 0x80	; 128
    725e:	80 83       	st	Z, r24
    7260:	10 82       	st	Z, r1

    /* Relocate the interrupt vector table to the bootloader section */
    MCUCR = (1 << IVCE);
    7262:	81 e0       	ldi	r24, 0x01	; 1
    7264:	85 bf       	out	0x35, r24	; 53
    MCUCR = (1 << IVSEL);
    7266:	82 e0       	ldi	r24, 0x02	; 2
    7268:	85 bf       	out	0x35, r24	; 53

    LED_SETUP();
    726a:	3f 9a       	sbi	0x07, 7	; 7
    726c:	20 9a       	sbi	0x04, 0	; 4
    726e:	55 9a       	sbi	0x0a, 5	; 10
    L_LED_OFF();
    7270:	47 98       	cbi	0x08, 7	; 8
    TX_LED_OFF();
    7272:	5d 9a       	sbi	0x0b, 5	; 11
    RX_LED_OFF();
    7274:	28 9a       	sbi	0x05, 0	; 5
     * With 16 MHz clock and 1/64 prescaler, timer 1 is clocked at 250 kHz
     * Our chosen compare match generates an interrupt every 1 ms.
     * This interrupt is disabled selectively when doing memory reading, erasing,
     * or writing since SPM has tight timing requirements.
     */
    OCR1AH = 0;
    7276:	10 92 89 00 	sts	0x0089, r1
    OCR1AL = 250;
    727a:	9a ef       	ldi	r25, 0xFA	; 250
    727c:	90 93 88 00 	sts	0x0088, r25
    TIMSK1 = (1 << OCIE1A);					// enable timer 1 output compare A match interrupt
    7280:	80 93 6f 00 	sts	0x006F, r24
    TCCR1B = ((1 << CS11) | (1 << CS10));	// 1/64 prescaler on timer 1 input
    7284:	83 e0       	ldi	r24, 0x03	; 3
    7286:	80 93 81 00 	sts	0x0081, r24

    /* Initialize USB Subsystem */
    USB_Init();
    728a:	a2 c3       	rjmp	.+1860   	; 0x79d0 <USB_Init>

0000728c <__vector_17>:
    728c:	1f 92       	push	r1
}

//uint16_t ctr = 0;
ISR(TIMER1_COMPA_vect, ISR_BLOCK)
{
    728e:	0f 92       	push	r0
    7290:	0f b6       	in	r0, 0x3f	; 63
    7292:	0f 92       	push	r0
    7294:	11 24       	eor	r1, r1
    7296:	2f 93       	push	r18
    7298:	8f 93       	push	r24
    729a:	9f 93       	push	r25
    729c:	ef 93       	push	r30
    729e:	ff 93       	push	r31
    /* Reset counter */
    TCNT1H = 0;
    72a0:	10 92 85 00 	sts	0x0085, r1
    TCNT1L = 0;
    72a4:	10 92 84 00 	sts	0x0084, r1

    /* Check whether the TX or RX LED one-shot period has elapsed.  if so, turn off the LED */
    if (TxLEDPulse && !(--TxLEDPulse))
    72a8:	80 91 98 01 	lds	r24, 0x0198
    72ac:	90 91 99 01 	lds	r25, 0x0199
    72b0:	00 97       	sbiw	r24, 0x00	; 0
    72b2:	41 f0       	breq	.+16     	; 0x72c4 <__vector_17+0x38>
    72b4:	01 97       	sbiw	r24, 0x01	; 1
    72b6:	90 93 99 01 	sts	0x0199, r25
    72ba:	80 93 98 01 	sts	0x0198, r24
    72be:	89 2b       	or	r24, r25
    72c0:	09 f4       	brne	.+2      	; 0x72c4 <__vector_17+0x38>
        TX_LED_OFF();
    72c2:	5d 9a       	sbi	0x0b, 5	; 11
    if (RxLEDPulse && !(--RxLEDPulse))
    72c4:	80 91 96 01 	lds	r24, 0x0196
    72c8:	90 91 97 01 	lds	r25, 0x0197
    72cc:	00 97       	sbiw	r24, 0x00	; 0
    72ce:	41 f0       	breq	.+16     	; 0x72e0 <__vector_17+0x54>
    72d0:	01 97       	sbiw	r24, 0x01	; 1
    72d2:	90 93 97 01 	sts	0x0197, r25
    72d6:	80 93 96 01 	sts	0x0196, r24
    72da:	89 2b       	or	r24, r25
    72dc:	09 f4       	brne	.+2      	; 0x72e0 <__vector_17+0x54>
        RX_LED_OFF();
    72de:	28 9a       	sbi	0x05, 0	; 5

    if (pgm_read_word(0) != 0xFFFF)
    72e0:	e0 e0       	ldi	r30, 0x00	; 0
    72e2:	f0 e0       	ldi	r31, 0x00	; 0
    72e4:	85 91       	lpm	r24, Z+
    72e6:	94 91       	lpm	r25, Z
    72e8:	01 96       	adiw	r24, 0x01	; 1
    72ea:	49 f0       	breq	.+18     	; 0x72fe <__vector_17+0x72>
        Timeout++;
    72ec:	80 91 94 01 	lds	r24, 0x0194
    72f0:	90 91 95 01 	lds	r25, 0x0195
    72f4:	01 96       	adiw	r24, 0x01	; 1
    72f6:	90 93 95 01 	sts	0x0195, r25
    72fa:	80 93 94 01 	sts	0x0194, r24
}
    72fe:	ff 91       	pop	r31
    7300:	ef 91       	pop	r30
    7302:	9f 91       	pop	r25
    7304:	8f 91       	pop	r24
    7306:	2f 91       	pop	r18
    7308:	0f 90       	pop	r0
    730a:	0f be       	out	0x3f, r0	; 63
    730c:	0f 90       	pop	r0
    730e:	1f 90       	pop	r1
    7310:	18 95       	reti

00007312 <EVENT_USB_Device_ConfigurationChanged>:
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | (Direction ? (1 << EPDIR) : 0)),
    7312:	42 e0       	ldi	r20, 0x02	; 2
    7314:	61 ec       	ldi	r22, 0xC1	; 193
    7316:	82 e0       	ldi	r24, 0x02	; 2
    7318:	ee d2       	rcall	.+1500   	; 0x78f6 <Endpoint_ConfigureEndpoint_Prv>
    731a:	42 e1       	ldi	r20, 0x12	; 18
    731c:	61 e8       	ldi	r22, 0x81	; 129
    731e:	83 e0       	ldi	r24, 0x03	; 3
    7320:	ea d2       	rcall	.+1492   	; 0x78f6 <Endpoint_ConfigureEndpoint_Prv>
    7322:	42 e1       	ldi	r20, 0x12	; 18
    7324:	60 e8       	ldi	r22, 0x80	; 128
    7326:	84 e0       	ldi	r24, 0x04	; 4
    7328:	e6 c2       	rjmp	.+1484   	; 0x78f6 <Endpoint_ConfigureEndpoint_Prv>

0000732a <EVENT_USB_Device_ControlRequest>:
    732a:	80 91 a2 01 	lds	r24, 0x01A2
    732e:	98 2f       	mov	r25, r24
 *  internally.
 */
void EVENT_USB_Device_ControlRequest(void)
{
    /* Ignore any requests that aren't directed to the CDC interface */
    if ((USB_ControlRequest.bmRequestType & (CONTROL_REQTYPE_TYPE | CONTROL_REQTYPE_RECIPIENT)) !=
    7330:	9f 77       	andi	r25, 0x7F	; 127
    7332:	91 32       	cpi	r25, 0x21	; 33
    7334:	39 f5       	brne	.+78     	; 0x7384 <EVENT_USB_Device_ControlRequest+0x5a>
    {
        return;
    }

    /* Process CDC specific control requests */
    switch (USB_ControlRequest.bRequest)
    7336:	90 91 a3 01 	lds	r25, 0x01A3
    733a:	90 32       	cpi	r25, 0x20	; 32
    733c:	91 f0       	breq	.+36     	; 0x7362 <EVENT_USB_Device_ControlRequest+0x38>
    733e:	91 32       	cpi	r25, 0x21	; 33
    7340:	09 f5       	brne	.+66     	; 0x7384 <EVENT_USB_Device_ControlRequest+0x5a>
    {
        case CDC_REQ_GetLineEncoding:
            if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
    7342:	81 3a       	cpi	r24, 0xA1	; 161
    7344:	f9 f4       	brne	.+62     	; 0x7384 <EVENT_USB_Device_ControlRequest+0x5a>
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7346:	80 91 e8 00 	lds	r24, 0x00E8
    734a:	87 7f       	andi	r24, 0xF7	; 247
    734c:	80 93 e8 00 	sts	0x00E8, r24
            {
                Endpoint_ClearSETUP();

                /* Write the line coding data to the control endpoint */
                Endpoint_Write_Control_Stream_LE(&LineEncoding, sizeof(CDC_LineEncoding_t));
    7350:	67 e0       	ldi	r22, 0x07	; 7
    7352:	70 e0       	ldi	r23, 0x00	; 0
    7354:	80 e0       	ldi	r24, 0x00	; 0
    7356:	91 e0       	ldi	r25, 0x01	; 1
    7358:	01 d4       	rcall	.+2050   	; 0x7b5c <Endpoint_Write_Control_Stream_LE>
    735a:	80 91 e8 00 	lds	r24, 0x00E8
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    735e:	8b 77       	andi	r24, 0x7B	; 123
    7360:	0f c0       	rjmp	.+30     	; 0x7380 <EVENT_USB_Device_ControlRequest+0x56>
    7362:	81 32       	cpi	r24, 0x21	; 33
                Endpoint_ClearOUT();
            }

            break;
        case CDC_REQ_SetLineEncoding:
            if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
    7364:	79 f4       	brne	.+30     	; 0x7384 <EVENT_USB_Device_ControlRequest+0x5a>
    7366:	80 91 e8 00 	lds	r24, 0x00E8
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    736a:	87 7f       	andi	r24, 0xF7	; 247
    736c:	80 93 e8 00 	sts	0x00E8, r24
    7370:	67 e0       	ldi	r22, 0x07	; 7
            {
                Endpoint_ClearSETUP();

                /* Read the line coding data in from the host into the global struct */
                Endpoint_Read_Control_Stream_LE(&LineEncoding, sizeof(CDC_LineEncoding_t));
    7372:	70 e0       	ldi	r23, 0x00	; 0
    7374:	80 e0       	ldi	r24, 0x00	; 0
    7376:	91 e0       	ldi	r25, 0x01	; 1
    7378:	4a d4       	rcall	.+2196   	; 0x7c0e <Endpoint_Read_Control_Stream_LE>
    737a:	80 91 e8 00 	lds	r24, 0x00E8
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    737e:	8e 77       	andi	r24, 0x7E	; 126
    7380:	80 93 e8 00 	sts	0x00E8, r24
    7384:	08 95       	ret

00007386 <CDC_Task>:
    7386:	4f 92       	push	r4
    7388:	5f 92       	push	r5

/** Task to read in AVR910 commands from the CDC data OUT endpoint, process them, perform the required actions
 *  and send the appropriate response back to the host.
 */
void CDC_Task(void)
{
    738a:	6f 92       	push	r6
    738c:	7f 92       	push	r7
    738e:	8f 92       	push	r8
    7390:	9f 92       	push	r9
    7392:	af 92       	push	r10
    7394:	bf 92       	push	r11
    7396:	cf 92       	push	r12
    7398:	df 92       	push	r13
    739a:	ef 92       	push	r14
    739c:	ff 92       	push	r15
    739e:	cf 93       	push	r28
    73a0:	df 93       	push	r29
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    73a2:	84 e0       	ldi	r24, 0x04	; 4
    73a4:	80 93 e9 00 	sts	0x00E9, r24
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    73a8:	80 91 e8 00 	lds	r24, 0x00E8
    /* Select the OUT endpoint */
    Endpoint_SelectEndpoint(CDC_RX_EPNUM);

    /* Check if endpoint has a command in it sent from the host */
    if (!(Endpoint_IsOUTReceived()))
    73ac:	82 ff       	sbrs	r24, 2
    73ae:	30 c2       	rjmp	.+1120   	; 0x7810 <CDC_Task+0x48a>
      return;

    RX_LED_ON();
    73b0:	28 98       	cbi	0x05, 0	; 5
    RxLEDPulse = TX_RX_LED_PULSE_PERIOD;
    73b2:	84 e6       	ldi	r24, 0x64	; 100
    73b4:	90 e0       	ldi	r25, 0x00	; 0
    73b6:	90 93 97 01 	sts	0x0197, r25
    73ba:	80 93 96 01 	sts	0x0196, r24

    /* Read in the bootloader command (first byte sent from host) */
    uint8_t Command = FetchNextCommandByte();
    73be:	9c de       	rcall	.-712    	; 0x70f8 <FetchNextCommandByte>
    73c0:	d8 2f       	mov	r29, r24
    73c2:	85 34       	cpi	r24, 0x45	; 69

    if (Command == 'E')
    73c4:	81 f4       	brne	.+32     	; 0x73e6 <CDC_Task+0x60>
    73c6:	84 ef       	ldi	r24, 0xF4	; 244
    {
        /* We nearly run out the bootloader timeout clock,
        * leaving just a few hundred milliseconds so the
        * bootloder has time to respond and service any
        * subsequent requests */
        Timeout = TIMEOUT_PERIOD - 500;
    73c8:	9f ef       	ldi	r25, 0xFF	; 255
    73ca:	90 93 95 01 	sts	0x0195, r25
    73ce:	80 93 94 01 	sts	0x0194, r24
    73d2:	07 b6       	in	r0, 0x37	; 55

        /* Re-enable RWW section - must be done here in case
         * user has disabled verification on upload.  */
        boot_rww_enable_safe();
    73d4:	00 fc       	sbrc	r0, 0
    73d6:	fd cf       	rjmp	.-6      	; 0x73d2 <CDC_Task+0x4c>
    73d8:	f9 99       	sbic	0x1f, 1	; 31
    73da:	fe cf       	rjmp	.-4      	; 0x73d8 <CDC_Task+0x52>
    73dc:	81 e1       	ldi	r24, 0x11	; 17
    73de:	80 93 57 00 	sts	0x0057, r24
    73e2:	e8 95       	spm
    73e4:	03 c0       	rjmp	.+6      	; 0x73ec <CDC_Task+0x66>
    73e6:	84 35       	cpi	r24, 0x54	; 84

        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    }
    else if (Command == 'T')
    73e8:	21 f4       	brne	.+8      	; 0x73f2 <CDC_Task+0x6c>
    73ea:	86 de       	rcall	.-756    	; 0x70f8 <FetchNextCommandByte>
    {
        FetchNextCommandByte();
    73ec:	8d e0       	ldi	r24, 0x0D	; 13
    73ee:	9c de       	rcall	.-712    	; 0x7128 <WriteNextResponseByte>

        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    73f0:	e6 c1       	rjmp	.+972    	; 0x77be <CDC_Task+0x438>
    73f2:	8c 34       	cpi	r24, 0x4C	; 76
    73f4:	d9 f3       	breq	.-10     	; 0x73ec <CDC_Task+0x66>
    73f6:	80 35       	cpi	r24, 0x50	; 80
    }
    else if ((Command == 'L') || (Command == 'P'))
    73f8:	c9 f3       	breq	.-14     	; 0x73ec <CDC_Task+0x66>
    73fa:	84 37       	cpi	r24, 0x74	; 116
    73fc:	21 f4       	brne	.+8      	; 0x7406 <CDC_Task+0x80>
    73fe:	84 e4       	ldi	r24, 0x44	; 68
    {
        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    }
    else if (Command == 't')
    7400:	93 de       	rcall	.-730    	; 0x7128 <WriteNextResponseByte>
    7402:	80 e0       	ldi	r24, 0x00	; 0
    {
        // Return ATMEGA128 part code - this is only to allow AVRProg to use the bootloader
        WriteNextResponseByte(0x44);
    7404:	f4 cf       	rjmp	.-24     	; 0x73ee <CDC_Task+0x68>
    7406:	81 36       	cpi	r24, 0x61	; 97
    7408:	11 f4       	brne	.+4      	; 0x740e <CDC_Task+0x88>
        WriteNextResponseByte(0x00);
    740a:	89 e5       	ldi	r24, 0x59	; 89
    740c:	f0 cf       	rjmp	.-32     	; 0x73ee <CDC_Task+0x68>
    }
    else if (Command == 'a')
    740e:	81 34       	cpi	r24, 0x41	; 65
    7410:	91 f4       	brne	.+36     	; 0x7436 <CDC_Task+0xb0>
    {
        // Indicate auto-address increment is supported
        WriteNextResponseByte('Y');
    7412:	72 de       	rcall	.-796    	; 0x70f8 <FetchNextCommandByte>
    7414:	c8 2f       	mov	r28, r24
    }
    else if (Command == 'A')
    7416:	70 de       	rcall	.-800    	; 0x70f8 <FetchNextCommandByte>
    7418:	90 e0       	ldi	r25, 0x00	; 0
    {
        // Set the current address to that given by the host
        CurrAddress   = (FetchNextCommandByte() << 9);
    741a:	88 0f       	add	r24, r24
    741c:	99 1f       	adc	r25, r25
    741e:	2c 2f       	mov	r18, r28
        CurrAddress  |= (FetchNextCommandByte() << 1);
    7420:	30 e0       	ldi	r19, 0x00	; 0
    7422:	32 2f       	mov	r19, r18
    7424:	22 27       	eor	r18, r18
    7426:	33 0f       	add	r19, r19
    7428:	82 2b       	or	r24, r18
        WriteNextResponseByte('Y');
    }
    else if (Command == 'A')
    {
        // Set the current address to that given by the host
        CurrAddress   = (FetchNextCommandByte() << 9);
    742a:	93 2b       	or	r25, r19
    742c:	aa 27       	eor	r26, r26
    742e:	97 fd       	sbrc	r25, 7
    7430:	a0 95       	com	r26
    7432:	ba 2f       	mov	r27, r26
        CurrAddress  |= (FetchNextCommandByte() << 1);
    7434:	98 c1       	rjmp	.+816    	; 0x7766 <CDC_Task+0x3e0>
    7436:	80 37       	cpi	r24, 0x70	; 112
    7438:	11 f4       	brne	.+4      	; 0x743e <CDC_Task+0xb8>
    743a:	83 e5       	ldi	r24, 0x53	; 83
    743c:	d8 cf       	rjmp	.-80     	; 0x73ee <CDC_Task+0x68>
    743e:	83 35       	cpi	r24, 0x53	; 83
    7440:	49 f4       	brne	.+18     	; 0x7454 <CDC_Task+0xce>

        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    }
    else if (Command == 'p')
    7442:	cb e8       	ldi	r28, 0x8B	; 139
    7444:	d1 e0       	ldi	r29, 0x01	; 1
    {
        // Indicate serial programmer back to the host
        WriteNextResponseByte('S');
    7446:	89 91       	ld	r24, Y+
    7448:	6f de       	rcall	.-802    	; 0x7128 <WriteNextResponseByte>
    }
    else if (Command == 'S')
    744a:	21 e0       	ldi	r18, 0x01	; 1
    744c:	c2 39       	cpi	r28, 0x92	; 146
    744e:	d2 07       	cpc	r29, r18
    7450:	d1 f7       	brne	.-12     	; 0x7446 <CDC_Task+0xc0>
    {
        // Write the 7-byte software identifier to the endpoint
        for (uint8_t CurrByte = 0; CurrByte < 7; CurrByte++)
          WriteNextResponseByte(SOFTWARE_IDENTIFIER[CurrByte]);
    7452:	b5 c1       	rjmp	.+874    	; 0x77be <CDC_Task+0x438>
    7454:	86 35       	cpi	r24, 0x56	; 86
    7456:	21 f4       	brne	.+8      	; 0x7460 <CDC_Task+0xda>
        WriteNextResponseByte('S');
    }
    else if (Command == 'S')
    {
        // Write the 7-byte software identifier to the endpoint
        for (uint8_t CurrByte = 0; CurrByte < 7; CurrByte++)
    7458:	81 e3       	ldi	r24, 0x31	; 49
    745a:	66 de       	rcall	.-820    	; 0x7128 <WriteNextResponseByte>
    745c:	80 e3       	ldi	r24, 0x30	; 48
    745e:	c7 cf       	rjmp	.-114    	; 0x73ee <CDC_Task+0x68>
    7460:	83 37       	cpi	r24, 0x73	; 115
          WriteNextResponseByte(SOFTWARE_IDENTIFIER[CurrByte]);
    }
    else if (Command == 'V')
    7462:	31 f4       	brne	.+12     	; 0x7470 <CDC_Task+0xea>
    7464:	87 e8       	ldi	r24, 0x87	; 135
    {
        WriteNextResponseByte('0' + BOOTLOADER_VERSION_MAJOR);
    7466:	60 de       	rcall	.-832    	; 0x7128 <WriteNextResponseByte>
    7468:	85 e9       	ldi	r24, 0x95	; 149
    746a:	5e de       	rcall	.-836    	; 0x7128 <WriteNextResponseByte>
        WriteNextResponseByte('0' + BOOTLOADER_VERSION_MINOR);
    746c:	8e e1       	ldi	r24, 0x1E	; 30
    746e:	bf cf       	rjmp	.-130    	; 0x73ee <CDC_Task+0x68>
    }
    else if (Command == 's')
    7470:	85 36       	cpi	r24, 0x65	; 101
    7472:	b9 f4       	brne	.+46     	; 0x74a2 <CDC_Task+0x11c>
    {
        WriteNextResponseByte(AVR_SIGNATURE_3);
    7474:	e0 e0       	ldi	r30, 0x00	; 0
    7476:	f0 e0       	ldi	r31, 0x00	; 0
    7478:	83 e0       	ldi	r24, 0x03	; 3
        WriteNextResponseByte(AVR_SIGNATURE_2);
    747a:	95 e0       	ldi	r25, 0x05	; 5
    747c:	80 93 57 00 	sts	0x0057, r24
        WriteNextResponseByte(AVR_SIGNATURE_1);
    7480:	e8 95       	spm
    7482:	07 b6       	in	r0, 0x37	; 55
    }
    else if (Command == 'e')
    7484:	00 fc       	sbrc	r0, 0
    7486:	fd cf       	rjmp	.-6      	; 0x7482 <CDC_Task+0xfc>
    7488:	90 93 57 00 	sts	0x0057, r25
    {
        // Clear the application section of flash
        for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress += SPM_PAGESIZE)
        {
            boot_page_erase(CurrFlashAddress);
    748c:	e8 95       	spm
            boot_spm_busy_wait();
            boot_page_write(CurrFlashAddress);
    748e:	07 b6       	in	r0, 0x37	; 55
    else if (Command == 'e')
    {
        // Clear the application section of flash
        for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress += SPM_PAGESIZE)
        {
            boot_page_erase(CurrFlashAddress);
    7490:	00 fc       	sbrc	r0, 0
    7492:	fd cf       	rjmp	.-6      	; 0x748e <CDC_Task+0x108>
    7494:	e0 58       	subi	r30, 0x80	; 128
            boot_spm_busy_wait();
    7496:	ff 4f       	sbci	r31, 0xFF	; 255
    7498:	e1 15       	cp	r30, r1
    749a:	20 e7       	ldi	r18, 0x70	; 112
            boot_page_write(CurrFlashAddress);
    749c:	f2 07       	cpc	r31, r18
    749e:	71 f7       	brne	.-36     	; 0x747c <CDC_Task+0xf6>
    74a0:	a5 cf       	rjmp	.-182    	; 0x73ec <CDC_Task+0x66>
            boot_spm_busy_wait();
    74a2:	82 37       	cpi	r24, 0x72	; 114
    74a4:	19 f4       	brne	.+6      	; 0x74ac <CDC_Task+0x126>
    74a6:	e1 e0       	ldi	r30, 0x01	; 1
    74a8:	f0 e0       	ldi	r31, 0x00	; 0
    74aa:	0e c0       	rjmp	.+28     	; 0x74c8 <CDC_Task+0x142>
        WriteNextResponseByte(AVR_SIGNATURE_1);
    }
    else if (Command == 'e')
    {
        // Clear the application section of flash
        for (uint32_t CurrFlashAddress = 0; CurrFlashAddress < BOOT_START_ADDR; CurrFlashAddress += SPM_PAGESIZE)
    74ac:	86 34       	cpi	r24, 0x46	; 70
    74ae:	19 f4       	brne	.+6      	; 0x74b6 <CDC_Task+0x130>
    74b0:	e0 e0       	ldi	r30, 0x00	; 0
    74b2:	f0 e0       	ldi	r31, 0x00	; 0
    74b4:	09 c0       	rjmp	.+18     	; 0x74c8 <CDC_Task+0x142>

        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    }
    #endif
    else if (Command == 'r')
    74b6:	8e 34       	cpi	r24, 0x4E	; 78
    74b8:	19 f4       	brne	.+6      	; 0x74c0 <CDC_Task+0x13a>
    {
        WriteNextResponseByte(boot_lock_fuse_bits_get(GET_LOCK_BITS));
    74ba:	e3 e0       	ldi	r30, 0x03	; 3
    74bc:	f0 e0       	ldi	r31, 0x00	; 0
    74be:	04 c0       	rjmp	.+8      	; 0x74c8 <CDC_Task+0x142>
    }
    else if (Command == 'F')
    74c0:	81 35       	cpi	r24, 0x51	; 81
    74c2:	39 f4       	brne	.+14     	; 0x74d2 <CDC_Task+0x14c>
    {
        WriteNextResponseByte(boot_lock_fuse_bits_get(GET_LOW_FUSE_BITS));
    74c4:	e2 e0       	ldi	r30, 0x02	; 2
    74c6:	f0 e0       	ldi	r31, 0x00	; 0
    74c8:	89 e0       	ldi	r24, 0x09	; 9
    }
    else if (Command == 'N')
    74ca:	80 93 57 00 	sts	0x0057, r24
    {
        WriteNextResponseByte(boot_lock_fuse_bits_get(GET_HIGH_FUSE_BITS));
    74ce:	84 91       	lpm	r24, Z
    74d0:	8e cf       	rjmp	.-228    	; 0x73ee <CDC_Task+0x68>
    74d2:	82 36       	cpi	r24, 0x62	; 98
    }
    else if (Command == 'Q')
    74d4:	31 f4       	brne	.+12     	; 0x74e2 <CDC_Task+0x15c>
    74d6:	89 e5       	ldi	r24, 0x59	; 89
    {
        WriteNextResponseByte(boot_lock_fuse_bits_get(GET_EXTENDED_FUSE_BITS));
    74d8:	27 de       	rcall	.-946    	; 0x7128 <WriteNextResponseByte>
    74da:	80 e0       	ldi	r24, 0x00	; 0
    74dc:	25 de       	rcall	.-950    	; 0x7128 <WriteNextResponseByte>
    74de:	80 e8       	ldi	r24, 0x80	; 128
    74e0:	86 cf       	rjmp	.-244    	; 0x73ee <CDC_Task+0x68>
    74e2:	82 34       	cpi	r24, 0x42	; 66
    74e4:	19 f0       	breq	.+6      	; 0x74ec <CDC_Task+0x166>
    }
    #if !defined(NO_BLOCK_SUPPORT)
    else if (Command == 'b')
    74e6:	87 36       	cpi	r24, 0x67	; 103
    74e8:	09 f0       	breq	.+2      	; 0x74ec <CDC_Task+0x166>
    {
        WriteNextResponseByte('Y');
    74ea:	d5 c0       	rjmp	.+426    	; 0x7696 <CDC_Task+0x310>
    74ec:	10 92 95 01 	sts	0x0195, r1

        // Send block size to the host
        WriteNextResponseByte(SPM_PAGESIZE >> 8);
    74f0:	10 92 94 01 	sts	0x0194, r1
    74f4:	01 de       	rcall	.-1022   	; 0x70f8 <FetchNextCommandByte>
        WriteNextResponseByte(SPM_PAGESIZE & 0xFF);
    74f6:	d8 2e       	mov	r13, r24
    74f8:	ff dd       	rcall	.-1026   	; 0x70f8 <FetchNextCommandByte>
    }
    else if ((Command == 'B') || (Command == 'g'))
    74fa:	e8 2e       	mov	r14, r24
    74fc:	fd dd       	rcall	.-1030   	; 0x70f8 <FetchNextCommandByte>
    74fe:	c8 2f       	mov	r28, r24
    7500:	8b eb       	ldi	r24, 0xBB	; 187
    7502:	8c 0f       	add	r24, r28
    {
        // Keep resetting the timeout counter if we're receiving self-programming instructions
        Timeout = 0;
    7504:	82 30       	cpi	r24, 0x02	; 2
    7506:	10 f0       	brcs	.+4      	; 0x750c <CDC_Task+0x186>
    7508:	8f e3       	ldi	r24, 0x3F	; 63
    750a:	71 cf       	rjmp	.-286    	; 0x73ee <CDC_Task+0x68>
    char     MemoryType;

    bool     HighByte = false;
    uint8_t  LowByte  = 0;

    BlockSize  = (FetchNextCommandByte() << 8);
    750c:	f1 2c       	mov	r15, r1
    750e:	fd 28       	or	r15, r13
    7510:	10 92 6f 00 	sts	0x006F, r1
    BlockSize |=  FetchNextCommandByte();
    7514:	d7 36       	cpi	r29, 0x67	; 103
    7516:	09 f0       	breq	.+2      	; 0x751a <CDC_Task+0x194>

    MemoryType =  FetchNextCommandByte();
    7518:	45 c0       	rjmp	.+138    	; 0x75a4 <CDC_Task+0x21e>
    751a:	81 e1       	ldi	r24, 0x11	; 17
    751c:	80 93 57 00 	sts	0x0057, r24

    if ((MemoryType != 'E') && (MemoryType != 'F'))
    7520:	e8 95       	spm
    7522:	57 01       	movw	r10, r14
    7524:	91 2c       	mov	r9, r1
    {
        /* Send error byte back to the host */
        WriteNextResponseByte('?');
    7526:	d1 e0       	ldi	r29, 0x01	; 1
    7528:	a1 14       	cp	r10, r1
    char     MemoryType;

    bool     HighByte = false;
    uint8_t  LowByte  = 0;

    BlockSize  = (FetchNextCommandByte() << 8);
    752a:	b1 04       	cpc	r11, r1
    BlockSize |=  FetchNextCommandByte();
    752c:	09 f4       	brne	.+2      	; 0x7530 <CDC_Task+0x1aa>
        return;
    }

    /* Disable timer 1 interrupt - can't afford to process nonessential interrupts
     * while doing SPM tasks */
    TIMSK1 = 0;
    752e:	af c0       	rjmp	.+350    	; 0x768e <CDC_Task+0x308>
    7530:	c0 90 9a 01 	lds	r12, 0x019A

    /* Check if command is to read memory */
    if (Command == 'g')
    7534:	d0 90 9b 01 	lds	r13, 0x019B
    {
        /* Re-enable RWW section */
        boot_rww_enable();
    7538:	e0 90 9c 01 	lds	r14, 0x019C
    753c:	f0 90 9d 01 	lds	r15, 0x019D
    7540:	c6 34       	cpi	r28, 0x46	; 70
static void ReadWriteMemoryBlock(const uint8_t Command)
{
    uint16_t BlockSize;
    char     MemoryType;

    bool     HighByte = false;
    7542:	b9 f4       	brne	.+46     	; 0x7572 <CDC_Task+0x1ec>

                /* If both bytes in current word have been read, increment the address counter */
                if (HighByte)
                  CurrAddress += 2;

                HighByte = !HighByte;
    7544:	e9 2d       	mov	r30, r9
    if (Command == 'g')
    {
        /* Re-enable RWW section */
        boot_rww_enable();

        while (BlockSize--)
    7546:	f0 e0       	ldi	r31, 0x00	; 0
    7548:	ec 29       	or	r30, r12
    754a:	fd 29       	or	r31, r13
    754c:	84 91       	lpm	r24, Z
    754e:	ec dd       	rcall	.-1064   	; 0x7128 <WriteNextResponseByte>
    7550:	99 20       	and	r9, r9
    7552:	69 f0       	breq	.+26     	; 0x756e <CDC_Task+0x1e8>
    7554:	82 e0       	ldi	r24, 0x02	; 2
    7556:	c8 0e       	add	r12, r24
    7558:	d1 1c       	adc	r13, r1
    755a:	e1 1c       	adc	r14, r1
    755c:	f1 1c       	adc	r15, r1
        {
            if (MemoryType == 'F')
    755e:	c0 92 9a 01 	sts	0x019A, r12
            {
                /* Read the next FLASH byte from the current FLASH page */
                #if (FLASHEND > 0xFFFF)
                WriteNextResponseByte(pgm_read_byte_far(CurrAddress | HighByte));
                #else
                WriteNextResponseByte(pgm_read_byte(CurrAddress | HighByte));
    7562:	d0 92 9b 01 	sts	0x019B, r13
    7566:	e0 92 9c 01 	sts	0x019C, r14
    756a:	f0 92 9d 01 	sts	0x019D, r15
    756e:	9d 26       	eor	r9, r29
                #endif

                /* If both bytes in current word have been read, increment the address counter */
                if (HighByte)
    7570:	15 c0       	rjmp	.+42     	; 0x759c <CDC_Task+0x216>
    7572:	d7 01       	movw	r26, r14
                  CurrAddress += 2;
    7574:	c6 01       	movw	r24, r12
    7576:	b6 95       	lsr	r27
    7578:	a7 95       	ror	r26
    757a:	97 95       	ror	r25
    757c:	87 95       	ror	r24
    757e:	92 d4       	rcall	.+2340   	; 0x7ea4 <__eerd_byte_m32u4>
    7580:	d3 dd       	rcall	.-1114   	; 0x7128 <WriteNextResponseByte>
    7582:	e2 e0       	ldi	r30, 0x02	; 2
    7584:	ce 0e       	add	r12, r30
    7586:	d1 1c       	adc	r13, r1
    7588:	e1 1c       	adc	r14, r1
    758a:	f1 1c       	adc	r15, r1
    758c:	c0 92 9a 01 	sts	0x019A, r12

                HighByte = !HighByte;
    7590:	d0 92 9b 01 	sts	0x019B, r13
            }
            else
            {
                /* Read the next EEPROM byte into the endpoint */
                WriteNextResponseByte(eeprom_read_byte((uint8_t*)(intptr_t)(CurrAddress >> 1)));
    7594:	e0 92 9c 01 	sts	0x019C, r14
    7598:	f0 92 9d 01 	sts	0x019D, r15
    759c:	f1 e0       	ldi	r31, 0x01	; 1
    759e:	af 1a       	sub	r10, r31
    75a0:	b1 08       	sbc	r11, r1
    75a2:	c2 cf       	rjmp	.-124    	; 0x7528 <CDC_Task+0x1a2>
    75a4:	80 90 9a 01 	lds	r8, 0x019A

                /* Increment the address counter after use */
                CurrAddress += 2;
    75a8:	90 90 9b 01 	lds	r9, 0x019B
    75ac:	a0 90 9c 01 	lds	r10, 0x019C
    75b0:	b0 90 9d 01 	lds	r11, 0x019D
    75b4:	c6 34       	cpi	r28, 0x46	; 70
    75b6:	21 f0       	breq	.+8      	; 0x75c0 <CDC_Task+0x23a>
    75b8:	c1 2c       	mov	r12, r1
    75ba:	d1 2c       	mov	r13, r1
    75bc:	d1 e0       	ldi	r29, 0x01	; 1
    75be:	30 c0       	rjmp	.+96     	; 0x7620 <CDC_Task+0x29a>
    75c0:	83 e0       	ldi	r24, 0x03	; 3
    75c2:	f4 01       	movw	r30, r8
    75c4:	80 93 57 00 	sts	0x0057, r24
            }
        }
    }
    else
    {
        uint32_t PageStartAddress = CurrAddress;
    75c8:	e8 95       	spm
    75ca:	07 b6       	in	r0, 0x37	; 55
    75cc:	00 fc       	sbrc	r0, 0
    75ce:	fd cf       	rjmp	.-6      	; 0x75ca <CDC_Task+0x244>
    75d0:	f3 cf       	rjmp	.-26     	; 0x75b8 <CDC_Task+0x232>
    75d2:	c6 34       	cpi	r28, 0x46	; 70
    75d4:	61 f5       	brne	.+88     	; 0x762e <CDC_Task+0x2a8>
    75d6:	dd 20       	and	r13, r13

        if (MemoryType == 'F')
    75d8:	39 f1       	breq	.+78     	; 0x7628 <CDC_Task+0x2a2>
    75da:	40 90 9a 01 	lds	r4, 0x019A
static void ReadWriteMemoryBlock(const uint8_t Command)
{
    uint16_t BlockSize;
    char     MemoryType;

    bool     HighByte = false;
    75de:	50 90 9b 01 	lds	r5, 0x019B
                else
                {
                    LowByte = FetchNextCommandByte();
                }

                HighByte = !HighByte;
    75e2:	60 90 9c 01 	lds	r6, 0x019C
    {
        uint32_t PageStartAddress = CurrAddress;

        if (MemoryType == 'F')
        {
            boot_page_erase(PageStartAddress);
    75e6:	70 90 9d 01 	lds	r7, 0x019D
    75ea:	86 dd       	rcall	.-1268   	; 0x70f8 <FetchNextCommandByte>
    75ec:	2c 2d       	mov	r18, r12
            boot_spm_busy_wait();
    75ee:	30 e0       	ldi	r19, 0x00	; 0
    75f0:	38 2b       	or	r19, r24
    75f2:	f2 01       	movw	r30, r4
    75f4:	09 01       	movw	r0, r18
        }

        while (BlockSize--)
        {
            if (MemoryType == 'F')
    75f6:	d0 93 57 00 	sts	0x0057, r29
            {
                /* If both bytes in current word have been written, increment the address counter */
                if (HighByte)
    75fa:	e8 95       	spm
    75fc:	11 24       	eor	r1, r1
                {
                    /* Write the next FLASH word to the current FLASH page */
                    boot_page_fill(CurrAddress, ((FetchNextCommandByte() << 8) | LowByte));
    75fe:	f2 e0       	ldi	r31, 0x02	; 2
    7600:	4f 0e       	add	r4, r31
    7602:	51 1c       	adc	r5, r1
    7604:	61 1c       	adc	r6, r1
    7606:	71 1c       	adc	r7, r1
    7608:	40 92 9a 01 	sts	0x019A, r4
    760c:	50 92 9b 01 	sts	0x019B, r5
    7610:	60 92 9c 01 	sts	0x019C, r6
    7614:	70 92 9d 01 	sts	0x019D, r7
    7618:	dd 26       	eor	r13, r29
    761a:	21 e0       	ldi	r18, 0x01	; 1
    761c:	e2 1a       	sub	r14, r18
    761e:	f1 08       	sbc	r15, r1
    7620:	e1 14       	cp	r14, r1
    7622:	f1 04       	cpc	r15, r1

                    /* Increment the address counter after use */
                    CurrAddress += 2;
    7624:	b1 f6       	brne	.-84     	; 0x75d2 <CDC_Task+0x24c>
    7626:	27 c0       	rjmp	.+78     	; 0x7676 <CDC_Task+0x2f0>
    7628:	67 dd       	rcall	.-1330   	; 0x70f8 <FetchNextCommandByte>
    762a:	c8 2e       	mov	r12, r24
    762c:	f5 cf       	rjmp	.-22     	; 0x7618 <CDC_Task+0x292>
    762e:	64 dd       	rcall	.-1336   	; 0x70f8 <FetchNextCommandByte>
    7630:	68 2f       	mov	r22, r24
    7632:	80 91 9a 01 	lds	r24, 0x019A
    7636:	90 91 9b 01 	lds	r25, 0x019B
    763a:	a0 91 9c 01 	lds	r26, 0x019C
                else
                {
                    LowByte = FetchNextCommandByte();
                }

                HighByte = !HighByte;
    763e:	b0 91 9d 01 	lds	r27, 0x019D
    7642:	b6 95       	lsr	r27
    7644:	a7 95       	ror	r26
        {
            boot_page_erase(PageStartAddress);
            boot_spm_busy_wait();
        }

        while (BlockSize--)
    7646:	97 95       	ror	r25
    7648:	87 95       	ror	r24
    764a:	34 d4       	rcall	.+2152   	; 0x7eb4 <__eewr_byte_m32u4>
    764c:	40 91 9a 01 	lds	r20, 0x019A
                    /* Increment the address counter after use */
                    CurrAddress += 2;
                }
                else
                {
                    LowByte = FetchNextCommandByte();
    7650:	50 91 9b 01 	lds	r21, 0x019B
    7654:	60 91 9c 01 	lds	r22, 0x019C
                HighByte = !HighByte;
            }
            else
            {
                /* Write the next EEPROM byte from the endpoint */
                eeprom_write_byte((uint8_t*)((intptr_t)(CurrAddress >> 1)), FetchNextCommandByte());
    7658:	70 91 9d 01 	lds	r23, 0x019D
    765c:	4e 5f       	subi	r20, 0xFE	; 254
    765e:	5f 4f       	sbci	r21, 0xFF	; 255
    7660:	6f 4f       	sbci	r22, 0xFF	; 255
    7662:	7f 4f       	sbci	r23, 0xFF	; 255
    7664:	40 93 9a 01 	sts	0x019A, r20
    7668:	50 93 9b 01 	sts	0x019B, r21
    766c:	60 93 9c 01 	sts	0x019C, r22
    7670:	70 93 9d 01 	sts	0x019D, r23
    7674:	d2 cf       	rjmp	.-92     	; 0x761a <CDC_Task+0x294>
    7676:	c6 34       	cpi	r28, 0x46	; 70

                /* Increment the address counter after use */
                CurrAddress += 2;
    7678:	41 f4       	brne	.+16     	; 0x768a <CDC_Task+0x304>
    767a:	85 e0       	ldi	r24, 0x05	; 5
    767c:	f4 01       	movw	r30, r8
    767e:	80 93 57 00 	sts	0x0057, r24
    7682:	e8 95       	spm
    7684:	07 b6       	in	r0, 0x37	; 55
    7686:	00 fc       	sbrc	r0, 0
    7688:	fd cf       	rjmp	.-6      	; 0x7684 <CDC_Task+0x2fe>
    768a:	8d e0       	ldi	r24, 0x0D	; 13
    768c:	4d dd       	rcall	.-1382   	; 0x7128 <WriteNextResponseByte>
    768e:	82 e0       	ldi	r24, 0x02	; 2
    7690:	80 93 6f 00 	sts	0x006F, r24
    7694:	94 c0       	rjmp	.+296    	; 0x77be <CDC_Task+0x438>
    7696:	83 34       	cpi	r24, 0x43	; 67
    7698:	71 f4       	brne	.+28     	; 0x76b6 <CDC_Task+0x330>
    769a:	c0 91 9a 01 	lds	r28, 0x019A
    769e:	d0 91 9b 01 	lds	r29, 0x019B
            }
        }

        /* If in FLASH programming mode, commit the page after writing */
        if (MemoryType == 'F')
    76a2:	2a dd       	rcall	.-1452   	; 0x70f8 <FetchNextCommandByte>
    76a4:	90 e0       	ldi	r25, 0x00	; 0
        {
            /* Commit the flash page to memory */
            boot_page_write(PageStartAddress);
    76a6:	21 e0       	ldi	r18, 0x01	; 1
    76a8:	fe 01       	movw	r30, r28
    76aa:	0c 01       	movw	r0, r24
    76ac:	20 93 57 00 	sts	0x0057, r18

            /* Wait until write operation has completed */
            boot_spm_busy_wait();
    76b0:	e8 95       	spm
    76b2:	11 24       	eor	r1, r1
    76b4:	9b ce       	rjmp	.-714    	; 0x73ec <CDC_Task+0x66>
        }

        /* Send response byte back to the host */
        WriteNextResponseByte('\r');
    76b6:	83 36       	cpi	r24, 0x63	; 99
    76b8:	01 f5       	brne	.+64     	; 0x76fa <CDC_Task+0x374>
    76ba:	c0 90 9a 01 	lds	r12, 0x019A
    }

    /* Re-enable timer 1 interrupt disabled earlier in this routine */
    TIMSK1 = (1 << OCIE1A);
    76be:	d0 90 9b 01 	lds	r13, 0x019B
    76c2:	e0 90 9c 01 	lds	r14, 0x019C
        // Delegate the block write/read to a separate function for clarity
        ReadWriteMemoryBlock(Command);
    }
    #endif
    #if !defined(NO_FLASH_BYTE_SUPPORT)
    else if (Command == 'C')
    76c6:	f0 90 9d 01 	lds	r15, 0x019D
    {
        // Write the high byte to the current flash page
        boot_page_fill(CurrAddress, FetchNextCommandByte());
    76ca:	16 dd       	rcall	.-1492   	; 0x70f8 <FetchNextCommandByte>
    76cc:	f6 01       	movw	r30, r12
    76ce:	e1 60       	ori	r30, 0x01	; 1
    76d0:	90 e0       	ldi	r25, 0x00	; 0
    76d2:	21 e0       	ldi	r18, 0x01	; 1
    76d4:	0c 01       	movw	r0, r24
    76d6:	20 93 57 00 	sts	0x0057, r18
    76da:	e8 95       	spm
    76dc:	11 24       	eor	r1, r1
    76de:	f2 e0       	ldi	r31, 0x02	; 2
    76e0:	cf 0e       	add	r12, r31
    76e2:	d1 1c       	adc	r13, r1
    76e4:	e1 1c       	adc	r14, r1

        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    }
    else if (Command == 'c')
    76e6:	f1 1c       	adc	r15, r1
    76e8:	c0 92 9a 01 	sts	0x019A, r12
    {
        // Write the low byte to the current flash page
        boot_page_fill(CurrAddress | 0x01, FetchNextCommandByte());
    76ec:	d0 92 9b 01 	sts	0x019B, r13
    76f0:	e0 92 9c 01 	sts	0x019C, r14
    76f4:	f0 92 9d 01 	sts	0x019D, r15
    76f8:	79 ce       	rjmp	.-782    	; 0x73ec <CDC_Task+0x66>
    76fa:	8d 36       	cpi	r24, 0x6D	; 109
    76fc:	61 f4       	brne	.+24     	; 0x7716 <CDC_Task+0x390>
    76fe:	e0 91 9a 01 	lds	r30, 0x019A
    7702:	f0 91 9b 01 	lds	r31, 0x019B
    7706:	85 e0       	ldi	r24, 0x05	; 5
    7708:	80 93 57 00 	sts	0x0057, r24
    770c:	e8 95       	spm
    770e:	07 b6       	in	r0, 0x37	; 55

        // Increment the address
        CurrAddress += 2;
    7710:	00 fc       	sbrc	r0, 0
    7712:	fd cf       	rjmp	.-6      	; 0x770e <CDC_Task+0x388>
    7714:	6b ce       	rjmp	.-810    	; 0x73ec <CDC_Task+0x66>
    7716:	82 35       	cpi	r24, 0x52	; 82
    7718:	51 f4       	brne	.+20     	; 0x772e <CDC_Task+0x3a8>
    771a:	e0 91 9a 01 	lds	r30, 0x019A
    771e:	f0 91 9b 01 	lds	r31, 0x019B
    7722:	c5 91       	lpm	r28, Z+
    7724:	d4 91       	lpm	r29, Z
    7726:	8d 2f       	mov	r24, r29
    7728:	ff dc       	rcall	.-1538   	; 0x7128 <WriteNextResponseByte>
    772a:	8c 2f       	mov	r24, r28

        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    }
    else if (Command == 'm')
    772c:	60 ce       	rjmp	.-832    	; 0x73ee <CDC_Task+0x68>
    772e:	84 34       	cpi	r24, 0x44	; 68
    {
        // Commit the flash page to memory
        boot_page_write(CurrAddress);
    7730:	19 f5       	brne	.+70     	; 0x7778 <CDC_Task+0x3f2>
    7732:	e2 dc       	rcall	.-1596   	; 0x70f8 <FetchNextCommandByte>
    7734:	68 2f       	mov	r22, r24
    7736:	80 91 9a 01 	lds	r24, 0x019A
    773a:	90 91 9b 01 	lds	r25, 0x019B
    773e:	a0 91 9c 01 	lds	r26, 0x019C

        // Wait until write operation has completed
        boot_spm_busy_wait();
    7742:	b0 91 9d 01 	lds	r27, 0x019D
    7746:	b6 95       	lsr	r27

        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    }
    else if (Command == 'R')
    7748:	a7 95       	ror	r26
    774a:	97 95       	ror	r25
    {
        #if (FLASHEND > 0xFFFF)
        uint16_t ProgramWord = pgm_read_word_far(CurrAddress);
        #else
        uint16_t ProgramWord = pgm_read_word(CurrAddress);
    774c:	87 95       	ror	r24
    774e:	b2 d3       	rcall	.+1892   	; 0x7eb4 <__eewr_byte_m32u4>
    7750:	80 91 9a 01 	lds	r24, 0x019A
    7754:	90 91 9b 01 	lds	r25, 0x019B
        #endif

        WriteNextResponseByte(ProgramWord >> 8);
    7758:	a0 91 9c 01 	lds	r26, 0x019C
    775c:	b0 91 9d 01 	lds	r27, 0x019D
        WriteNextResponseByte(ProgramWord & 0xFF);
    7760:	02 96       	adiw	r24, 0x02	; 2
    }
    #endif
    #if !defined(NO_EEPROM_BYTE_SUPPORT)
    else if (Command == 'D')
    7762:	a1 1d       	adc	r26, r1
    7764:	b1 1d       	adc	r27, r1
    {
        // Read the byte from the endpoint and write it to the EEPROM
        eeprom_write_byte((uint8_t*)((intptr_t)(CurrAddress >> 1)), FetchNextCommandByte());
    7766:	80 93 9a 01 	sts	0x019A, r24
    776a:	90 93 9b 01 	sts	0x019B, r25
    776e:	a0 93 9c 01 	sts	0x019C, r26
    7772:	b0 93 9d 01 	sts	0x019D, r27
    7776:	3a ce       	rjmp	.-908    	; 0x73ec <CDC_Task+0x66>
    7778:	84 36       	cpi	r24, 0x64	; 100
    777a:	f1 f4       	brne	.+60     	; 0x77b8 <CDC_Task+0x432>
    777c:	c0 90 9a 01 	lds	r12, 0x019A
    7780:	d0 90 9b 01 	lds	r13, 0x019B
    7784:	e0 90 9c 01 	lds	r14, 0x019C

        // Increment the address after use
        CurrAddress += 2;
    7788:	f0 90 9d 01 	lds	r15, 0x019D
    778c:	d7 01       	movw	r26, r14
    778e:	c6 01       	movw	r24, r12
    7790:	b6 95       	lsr	r27
    7792:	a7 95       	ror	r26
    7794:	97 95       	ror	r25
    7796:	87 95       	ror	r24
    7798:	85 d3       	rcall	.+1802   	; 0x7ea4 <__eerd_byte_m32u4>
    779a:	c6 dc       	rcall	.-1652   	; 0x7128 <WriteNextResponseByte>
    779c:	22 e0       	ldi	r18, 0x02	; 2
    779e:	c2 0e       	add	r12, r18
    77a0:	d1 1c       	adc	r13, r1
    77a2:	e1 1c       	adc	r14, r1
    77a4:	f1 1c       	adc	r15, r1
    77a6:	c0 92 9a 01 	sts	0x019A, r12
    77aa:	d0 92 9b 01 	sts	0x019B, r13
    77ae:	e0 92 9c 01 	sts	0x019C, r14

        // Send confirmation byte back to the host
        WriteNextResponseByte('\r');
    }
    else if (Command == 'd')
    77b2:	f0 92 9d 01 	sts	0x019D, r15
    {
        // Read the EEPROM byte and write it to the endpoint
        WriteNextResponseByte(eeprom_read_byte((uint8_t*)((intptr_t)(CurrAddress >> 1))));
    77b6:	03 c0       	rjmp	.+6      	; 0x77be <CDC_Task+0x438>
    77b8:	8b 31       	cpi	r24, 0x1B	; 27
    77ba:	09 f0       	breq	.+2      	; 0x77be <CDC_Task+0x438>
    77bc:	a5 ce       	rjmp	.-694    	; 0x7508 <CDC_Task+0x182>
    77be:	83 e0       	ldi	r24, 0x03	; 3
    77c0:	80 93 e9 00 	sts	0x00E9, r24
    77c4:	90 91 e8 00 	lds	r25, 0x00E8
    77c8:	80 91 e8 00 	lds	r24, 0x00E8
    77cc:	8e 77       	andi	r24, 0x7E	; 126
    77ce:	80 93 e8 00 	sts	0x00E8, r24
    77d2:	95 fd       	sbrc	r25, 5
    77d4:	11 c0       	rjmp	.+34     	; 0x77f8 <CDC_Task+0x472>
    77d6:	80 91 e8 00 	lds	r24, 0x00E8

        // Increment the address after use
        CurrAddress += 2;
    77da:	80 fd       	sbrc	r24, 0
    77dc:	04 c0       	rjmp	.+8      	; 0x77e6 <CDC_Task+0x460>
    77de:	8e b3       	in	r24, 0x1e	; 30
    77e0:	81 11       	cpse	r24, r1
    77e2:	f9 cf       	rjmp	.-14     	; 0x77d6 <CDC_Task+0x450>
    77e4:	15 c0       	rjmp	.+42     	; 0x7810 <CDC_Task+0x48a>
    77e6:	80 91 e8 00 	lds	r24, 0x00E8
    77ea:	8e 77       	andi	r24, 0x7E	; 126
    77ec:	80 93 e8 00 	sts	0x00E8, r24
    77f0:	03 c0       	rjmp	.+6      	; 0x77f8 <CDC_Task+0x472>
    77f2:	8e b3       	in	r24, 0x1e	; 30
    }
#endif
    else if (Command != 27)
    77f4:	88 23       	and	r24, r24
    77f6:	61 f0       	breq	.+24     	; 0x7810 <CDC_Task+0x48a>
    77f8:	80 91 e8 00 	lds	r24, 0x00E8
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    77fc:	80 ff       	sbrs	r24, 0
    77fe:	f9 cf       	rjmp	.-14     	; 0x77f2 <CDC_Task+0x46c>
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    7800:	84 e0       	ldi	r24, 0x04	; 4
    7802:	80 93 e9 00 	sts	0x00E9, r24
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7806:	80 91 e8 00 	lds	r24, 0x00E8
    780a:	8b 77       	andi	r24, 0x7B	; 123
    780c:	80 93 e8 00 	sts	0x00E8, r24

    /* Send the endpoint data to the host */
    Endpoint_ClearIN();

    /* If a full endpoint's worth of data was sent, we need to send an empty packet afterwards to signal end of transfer */
    if (IsEndpointFull)
    7810:	df 91       	pop	r29
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7812:	cf 91       	pop	r28
    7814:	ff 90       	pop	r15
    {
        while (!(Endpoint_IsINReady()))
    7816:	ef 90       	pop	r14
    7818:	df 90       	pop	r13
        {
            if (USB_DeviceState == DEVICE_STATE_Unattached)
    781a:	cf 90       	pop	r12
    781c:	bf 90       	pop	r11
    781e:	af 90       	pop	r10
    7820:	9f 90       	pop	r9
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7822:	8f 90       	pop	r8
    7824:	7f 90       	pop	r7
    7826:	6f 90       	pop	r6
    7828:	5f 90       	pop	r5
    782a:	4f 90       	pop	r4
    782c:	08 95       	ret

0000782e <main>:
    }

    /* Wait until the data has been sent to the host */
    while (!(Endpoint_IsINReady()))
    {
        if (USB_DeviceState == DEVICE_STATE_Unattached)
    782e:	14 be       	out	0x34, r1	; 52
    7830:	88 e1       	ldi	r24, 0x18	; 24
    7832:	0f b6       	in	r0, 0x3f	; 63
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7834:	f8 94       	cli
    7836:	80 93 60 00 	sts	0x0060, r24

        Endpoint_ClearIN();
    }

    /* Wait until the data has been sent to the host */
    while (!(Endpoint_IsINReady()))
    783a:	10 92 60 00 	sts	0x0060, r1
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    783e:	0f be       	out	0x3f, r0	; 63
    7840:	6a 98       	cbi	0x0d, 2	; 13
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7842:	72 9a       	sbi	0x0e, 2	; 14
    7844:	8f e1       	ldi	r24, 0x1F	; 31
    7846:	9e e4       	ldi	r25, 0x4E	; 78
    7848:	01 97       	sbiw	r24, 0x01	; 1
    784a:	f1 f7       	brne	.-4      	; 0x7848 <main+0x1a>
    /* Select the OUT endpoint */
    Endpoint_SelectEndpoint(CDC_RX_EPNUM);

    /* Acknowledge the command from the host */
    Endpoint_ClearOUT();
}
    784c:	00 c0       	rjmp	.+0      	; 0x784e <main+0x20>
    784e:	00 00       	nop
    7850:	62 9b       	sbis	0x0c, 2	; 12
    7852:	12 c0       	rjmp	.+36     	; 0x7878 <main+0x4a>
    7854:	e0 e0       	ldi	r30, 0x00	; 0
    7856:	f0 e0       	ldi	r31, 0x00	; 0
    7858:	85 91       	lpm	r24, Z+
    785a:	94 91       	lpm	r25, Z
    785c:	01 96       	adiw	r24, 0x01	; 1
    785e:	61 f0       	breq	.+24     	; 0x7878 <main+0x4a>
    7860:	80 91 e0 00 	lds	r24, 0x00E0
    7864:	81 60       	ori	r24, 0x01	; 1
    7866:	80 93 e0 00 	sts	0x00E0, r24
        }
    }
    /* Disconnect from the host - USB interface will be reset later along with the AVR */
    USB_Detach();

    SetupCurrentLimit();
    786a:	bf dc       	rcall	.-1666   	; 0x71ea <SetupCurrentLimit>
    786c:	82 eb       	ldi	r24, 0xB2	; 178

    /* Check battery voltage is above 3.3V */
    if(ReadBatteryVoltage < 745) {
    786e:	98 e3       	ldi	r25, 0x38	; 56
    7870:	89 3e       	cpi	r24, 0xE9	; 233
    7872:	92 40       	sbci	r25, 0x02	; 2
    7874:	48 f4       	brcc	.+18     	; 0x7888 <main+0x5a>
    7876:	c2 dc       	rcall	.-1660   	; 0x71fc <AlertFatalError>
        AlertFatalError();
    7878:	ef dc       	rcall	.-1570   	; 0x7258 <SetupHardware>
    787a:	78 94       	sei
    if ((isBootMode() || (pgm_read_word(0) == 0xFFFF)))
    {
        // Switch is in Boot mode position or there is no sketch

        /* Setup hardware required for the bootloader */
        SetupHardware();
    787c:	62 99       	sbic	0x0c, 2	; 12
    787e:	f0 cf       	rjmp	.-32     	; 0x7860 <main+0x32>

        /* Enable global interrupts so that the USB stack can function */
        sei();
    7880:	82 dd       	rcall	.-1276   	; 0x7386 <CDC_Task>

        while(isBootMode()){
    7882:	f9 d2       	rcall	.+1522   	; 0x7e76 <USB_USBTask>
    7884:	d4 dc       	rcall	.-1624   	; 0x722e <LEDPulse>
            CDC_Task();
    7886:	fa cf       	rjmp	.-12     	; 0x787c <main+0x4e>
    7888:	8f dc       	rcall	.-1762   	; 0x71a8 <StartSketch>
            USB_USBTask();
    788a:	80 e0       	ldi	r24, 0x00	; 0
    788c:	90 e0       	ldi	r25, 0x00	; 0

            LEDPulse();
    788e:	08 95       	ret

00007890 <CALLBACK_USB_GetDescriptor>:
 */
uint16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
	const uint8_t  DescriptorType   = (wValue >> 8);
    7890:	29 2f       	mov	r18, r25
    7892:	30 e0       	ldi	r19, 0x00	; 0
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
	uint16_t    Size    = NO_DESCRIPTOR;

	switch (DescriptorType)
    7894:	22 30       	cpi	r18, 0x02	; 2
    7896:	31 05       	cpc	r19, r1
    7898:	39 f0       	breq	.+14     	; 0x78a8 <CALLBACK_USB_GetDescriptor+0x18>
    789a:	23 30       	cpi	r18, 0x03	; 3
    789c:	31 05       	cpc	r19, r1
    789e:	49 f0       	breq	.+18     	; 0x78b2 <CALLBACK_USB_GetDescriptor+0x22>
    78a0:	21 30       	cpi	r18, 0x01	; 1
    78a2:	31 05       	cpc	r19, r1
    78a4:	61 f4       	brne	.+24     	; 0x78be <CALLBACK_USB_GetDescriptor+0x2e>
    78a6:	10 c0       	rjmp	.+32     	; 0x78c8 <CALLBACK_USB_GetDescriptor+0x38>
			Address = &DeviceDescriptor;
			Size    = sizeof(USB_Descriptor_Device_t);
			break;
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
			Size    = sizeof(USB_Descriptor_Configuration_t);
    78a8:	8e e3       	ldi	r24, 0x3E	; 62
    78aa:	90 e0       	ldi	r25, 0x00	; 0
		case DTYPE_Device:
			Address = &DeviceDescriptor;
			Size    = sizeof(USB_Descriptor_Device_t);
			break;
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
    78ac:	2b e3       	ldi	r18, 0x3B	; 59
    78ae:	31 e0       	ldi	r19, 0x01	; 1
			Size    = sizeof(USB_Descriptor_Configuration_t);
			break;
    78b0:	1e c0       	rjmp	.+60     	; 0x78ee <CALLBACK_USB_GetDescriptor+0x5e>
		case DTYPE_String:
			if (!(DescriptorNumber))
    78b2:	88 23       	and	r24, r24
    78b4:	71 f0       	breq	.+28     	; 0x78d2 <CALLBACK_USB_GetDescriptor+0x42>
			{
				Address = &LanguageString;
				Size    = LanguageString.Header.Size;
			}
			else if (DescriptorNumber == DeviceDescriptor.ProductStrIndex) 
    78b6:	81 30       	cpi	r24, 0x01	; 1
    78b8:	89 f0       	breq	.+34     	; 0x78dc <CALLBACK_USB_GetDescriptor+0x4c>
			{
				Address = &ProductString;
				Size    = ProductString.Header.Size;
			} else if (DescriptorNumber == DeviceDescriptor.ManufacturerStrIndex)
    78ba:	82 30       	cpi	r24, 0x02	; 2
    78bc:	a1 f0       	breq	.+40     	; 0x78e6 <CALLBACK_USB_GetDescriptor+0x56>
{
	const uint8_t  DescriptorType   = (wValue >> 8);
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
	uint16_t    Size    = NO_DESCRIPTOR;
    78be:	80 e0       	ldi	r24, 0x00	; 0
    78c0:	90 e0       	ldi	r25, 0x00	; 0
                                    const void** const DescriptorAddress)
{
	const uint8_t  DescriptorType   = (wValue >> 8);
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
    78c2:	20 e0       	ldi	r18, 0x00	; 0
    78c4:	30 e0       	ldi	r19, 0x00	; 0
    78c6:	13 c0       	rjmp	.+38     	; 0x78ee <CALLBACK_USB_GetDescriptor+0x5e>

	switch (DescriptorType)
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
			Size    = sizeof(USB_Descriptor_Device_t);
    78c8:	82 e1       	ldi	r24, 0x12	; 18
    78ca:	90 e0       	ldi	r25, 0x00	; 0
	uint16_t    Size    = NO_DESCRIPTOR;

	switch (DescriptorType)
	{
		case DTYPE_Device:
			Address = &DeviceDescriptor;
    78cc:	29 e7       	ldi	r18, 0x79	; 121
    78ce:	31 e0       	ldi	r19, 0x01	; 1
    78d0:	0e c0       	rjmp	.+28     	; 0x78ee <CALLBACK_USB_GetDescriptor+0x5e>
			break;
		case DTYPE_String:
			if (!(DescriptorNumber))
			{
				Address = &LanguageString;
				Size    = LanguageString.Header.Size;
    78d2:	84 e0       	ldi	r24, 0x04	; 4
    78d4:	90 e0       	ldi	r25, 0x00	; 0
			Size    = sizeof(USB_Descriptor_Configuration_t);
			break;
		case DTYPE_String:
			if (!(DescriptorNumber))
			{
				Address = &LanguageString;
    78d6:	27 e3       	ldi	r18, 0x37	; 55
    78d8:	31 e0       	ldi	r19, 0x01	; 1
    78da:	09 c0       	rjmp	.+18     	; 0x78ee <CALLBACK_USB_GetDescriptor+0x5e>
				Size    = LanguageString.Header.Size;
			}
			else if (DescriptorNumber == DeviceDescriptor.ProductStrIndex) 
			{
				Address = &ProductString;
				Size    = ProductString.Header.Size;
    78dc:	8c e1       	ldi	r24, 0x1C	; 28
    78de:	90 e0       	ldi	r25, 0x00	; 0
				Address = &LanguageString;
				Size    = LanguageString.Header.Size;
			}
			else if (DescriptorNumber == DeviceDescriptor.ProductStrIndex) 
			{
				Address = &ProductString;
    78e0:	29 e1       	ldi	r18, 0x19	; 25
    78e2:	31 e0       	ldi	r19, 0x01	; 1
    78e4:	04 c0       	rjmp	.+8      	; 0x78ee <CALLBACK_USB_GetDescriptor+0x5e>
				Size    = ProductString.Header.Size;
			} else if (DescriptorNumber == DeviceDescriptor.ManufacturerStrIndex)
			{
				Address = &ManufNameString;
				Size	= ManufNameString.Header.Size;
    78e6:	80 e1       	ldi	r24, 0x10	; 16
    78e8:	90 e0       	ldi	r25, 0x00	; 0
			{
				Address = &ProductString;
				Size    = ProductString.Header.Size;
			} else if (DescriptorNumber == DeviceDescriptor.ManufacturerStrIndex)
			{
				Address = &ManufNameString;
    78ea:	27 e0       	ldi	r18, 0x07	; 7
    78ec:	31 e0       	ldi	r19, 0x01	; 1
			}

			break;
	}

	*DescriptorAddress = Address;
    78ee:	fa 01       	movw	r30, r20
    78f0:	31 83       	std	Z+1, r19	; 0x01
    78f2:	20 83       	st	Z, r18
	return Size;
}
    78f4:	08 95       	ret

000078f6 <Endpoint_ConfigureEndpoint_Prv>:
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    78f6:	80 93 e9 00 	sts	0x00E9, r24
			 *  \note Endpoints must first be configured properly via \ref Endpoint_ConfigureEndpoint().
			 */
			static inline void Endpoint_EnableEndpoint(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_EnableEndpoint(void)
			{
				UECONX |= (1 << EPEN);
    78fa:	eb ee       	ldi	r30, 0xEB	; 235
    78fc:	f0 e0       	ldi	r31, 0x00	; 0
    78fe:	80 81       	ld	r24, Z
    7900:	81 60       	ori	r24, 0x01	; 1
    7902:	80 83       	st	Z, r24
{
#if defined(CONTROL_ONLY_DEVICE) || defined(ORDERED_EP_CONFIG)
	Endpoint_SelectEndpoint(Number);
	Endpoint_EnableEndpoint();

	UECFG1X = 0;
    7904:	ed ee       	ldi	r30, 0xED	; 237
    7906:	f0 e0       	ldi	r31, 0x00	; 0
    7908:	10 82       	st	Z, r1
	UECFG0X = UECFG0XData;
    790a:	60 93 ec 00 	sts	0x00EC, r22
	UECFG1X = UECFG1XData;
    790e:	40 83       	st	Z, r20
			 *  \return Boolean \c true if the currently selected endpoint has been configured, \c false otherwise.
			 */
			static inline bool Endpoint_IsConfigured(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsConfigured(void)
			{
				return ((UESTA0X & (1 << CFGOK)) ? true : false);
    7910:	80 91 ee 00 	lds	r24, 0x00EE
	}
	
	Endpoint_SelectEndpoint(Number);
	return true;
#endif
}
    7914:	88 1f       	adc	r24, r24
    7916:	88 27       	eor	r24, r24
    7918:	88 1f       	adc	r24, r24
    791a:	08 95       	ret

0000791c <Endpoint_ClearStatusStage>:
	}
}

void Endpoint_ClearStatusStage(void)
{
	if (USB_ControlRequest.bmRequestType & REQDIR_DEVICETOHOST)
    791c:	80 91 a2 01 	lds	r24, 0x01A2
    7920:	87 fd       	sbrc	r24, 7
    7922:	05 c0       	rjmp	.+10     	; 0x792e <Endpoint_ClearStatusStage+0x12>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7924:	80 91 e8 00 	lds	r24, 0x00E8

		Endpoint_ClearOUT();
	}
	else
	{
		while (!(Endpoint_IsINReady()))
    7928:	80 ff       	sbrs	r24, 0
    792a:	0d c0       	rjmp	.+26     	; 0x7946 <Endpoint_ClearStatusStage+0x2a>
    792c:	10 c0       	rjmp	.+32     	; 0x794e <Endpoint_ClearStatusStage+0x32>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    792e:	80 91 e8 00 	lds	r24, 0x00E8

void Endpoint_ClearStatusStage(void)
{
	if (USB_ControlRequest.bmRequestType & REQDIR_DEVICETOHOST)
	{
		while (!(Endpoint_IsOUTReceived()))
    7932:	82 fd       	sbrc	r24, 2
    7934:	04 c0       	rjmp	.+8      	; 0x793e <Endpoint_ClearStatusStage+0x22>
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    7936:	8e b3       	in	r24, 0x1e	; 30
    7938:	81 11       	cpse	r24, r1
    793a:	f9 cf       	rjmp	.-14     	; 0x792e <Endpoint_ClearStatusStage+0x12>
    793c:	08 95       	ret
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    793e:	80 91 e8 00 	lds	r24, 0x00E8
    7942:	8b 77       	andi	r24, 0x7B	; 123
    7944:	07 c0       	rjmp	.+14     	; 0x7954 <Endpoint_ClearStatusStage+0x38>
	}
	else
	{
		while (!(Endpoint_IsINReady()))
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
    7946:	8e b3       	in	r24, 0x1e	; 30
    7948:	81 11       	cpse	r24, r1
    794a:	ec cf       	rjmp	.-40     	; 0x7924 <Endpoint_ClearStatusStage+0x8>
    794c:	08 95       	ret
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    794e:	80 91 e8 00 	lds	r24, 0x00E8
    7952:	8e 77       	andi	r24, 0x7E	; 126
    7954:	80 93 e8 00 	sts	0x00E8, r24
    7958:	08 95       	ret

0000795a <USB_ResetInterface>:

	USB_IsInitialized = false;
}

void USB_ResetInterface(void)
{
    795a:	0f 93       	push	r16
    795c:	1f 93       	push	r17
    795e:	cf 93       	push	r28
    7960:	df 93       	push	r29
	#if defined(USB_CAN_BE_BOTH)
	bool UIDModeSelectEnabled = ((UHWCON & (1 << UIDE)) != 0);
	#endif

	USB_INT_DisableAllInterrupts();
    7962:	41 d0       	rcall	.+130    	; 0x79e6 <USB_INT_DisableAllInterrupts>
    7964:	48 d0       	rcall	.+144    	; 0x79f6 <USB_INT_ClearAllInterrupts>
	USB_INT_ClearAllInterrupts();
    7966:	c8 ed       	ldi	r28, 0xD8	; 216
    7968:	d0 e0       	ldi	r29, 0x00	; 0
			}

			static inline void USB_Controller_Reset(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Controller_Reset(void)
			{
				USBCON &= ~(1 << USBE);
    796a:	88 81       	ld	r24, Y
    796c:	8f 77       	andi	r24, 0x7F	; 127
    796e:	88 83       	st	Y, r24
    7970:	88 81       	ld	r24, Y
    7972:	80 68       	ori	r24, 0x80	; 128
				USBCON |=  (1 << USBE);
    7974:	88 83       	st	Y, r24
    7976:	88 81       	ld	r24, Y
    7978:	8f 7d       	andi	r24, 0xDF	; 223
			}

			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
    797a:	88 83       	st	Y, r24
    797c:	19 bc       	out	0x29, r1	; 41
    797e:	1e ba       	out	0x1e, r1	; 30
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR = 0;
    7980:	10 92 a0 01 	sts	0x01A0, r1

#if defined(USB_CAN_BE_DEVICE)
static void USB_Init_Device(void)
{
	USB_DeviceState                 = DEVICE_STATE_Unattached;
	USB_Device_ConfigurationNumber  = 0;
    7984:	00 ee       	ldi	r16, 0xE0	; 224
    7986:	10 e0       	ldi	r17, 0x00	; 0
			}

			static inline void USB_Device_SetFullSpeed(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetFullSpeed(void)
			{
				UDCON &= ~(1 << LSM);
    7988:	f8 01       	movw	r30, r16
    798a:	80 81       	ld	r24, Z
    798c:	8b 7f       	andi	r24, 0xFB	; 251
    798e:	80 83       	st	Z, r24
    7990:	88 81       	ld	r24, Y
    7992:	81 60       	ori	r24, 0x01	; 1
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						USBCON |= (1 << VBUSTE);
    7994:	88 83       	st	Y, r24
    7996:	42 e0       	ldi	r20, 0x02	; 2
    7998:	60 e0       	ldi	r22, 0x00	; 0
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | (Direction ? (1 << EPDIR) : 0)),
    799a:	80 e0       	ldi	r24, 0x00	; 0
    799c:	ac df       	rcall	.-168    	; 0x78f6 <Endpoint_ConfigureEndpoint_Prv>
    799e:	e1 ee       	ldi	r30, 0xE1	; 225
    79a0:	f0 e0       	ldi	r31, 0x00	; 0
    79a2:	80 81       	ld	r24, Z
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
    79a4:	8e 7f       	andi	r24, 0xFE	; 254
    79a6:	80 83       	st	Z, r24
    79a8:	e2 ee       	ldi	r30, 0xE2	; 226
    79aa:	f0 e0       	ldi	r31, 0x00	; 0
    79ac:	80 81       	ld	r24, Z
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  |= (1 << SUSPE);
    79ae:	81 60       	ori	r24, 0x01	; 1
    79b0:	80 83       	st	Z, r24
    79b2:	80 81       	ld	r24, Z
    79b4:	88 60       	ori	r24, 0x08	; 8
    79b6:	80 83       	st	Z, r24
						break;
					case USB_INT_EORSTI:
						UDIEN  |= (1 << EORSTE);
    79b8:	f8 01       	movw	r30, r16
    79ba:	80 81       	ld	r24, Z
    79bc:	8e 7f       	andi	r24, 0xFE	; 254
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				UDCON  &= ~(1 << DETACH);
    79be:	80 83       	st	Z, r24
    79c0:	88 81       	ld	r24, Y
    79c2:	80 61       	ori	r24, 0x10	; 16
    79c4:	88 83       	st	Y, r24

			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
			static inline void USB_OTGPAD_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_OTGPAD_On(void)
			{
				USBCON  |=  (1 << OTGPADE);
    79c6:	df 91       	pop	r29
    79c8:	cf 91       	pop	r28
    79ca:	1f 91       	pop	r17
	}

	#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
	USB_OTGPAD_On();
	#endif
}
    79cc:	0f 91       	pop	r16
    79ce:	08 95       	ret

000079d0 <USB_Init>:
    79d0:	e7 ed       	ldi	r30, 0xD7	; 215
    79d2:	f0 e0       	ldi	r31, 0x00	; 0
    79d4:	80 81       	ld	r24, Z

			static inline void USB_REG_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_REG_On(void)
			{
			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
				UHWCON  |=  (1 << UVREGE);
    79d6:	81 60       	ori	r24, 0x01	; 1
    79d8:	80 83       	st	Z, r24
	  USB_REG_Off();

	if (!(USB_Options & USB_OPT_MANUAL_PLL))
	{
		#if defined(USB_SERIES_4_AVR)
		PLLFRQ = ((1 << PLLUSB) | (1 << PDIV3) | (1 << PDIV1));
    79da:	8a e4       	ldi	r24, 0x4A	; 74
    79dc:	82 bf       	out	0x32, r24	; 50
		UHWCON &= ~(1 << UIDE);
		USB_CurrentMode = Mode;
	}
	#endif

	USB_IsInitialized = true;
    79de:	81 e0       	ldi	r24, 0x01	; 1
    79e0:	80 93 a1 01 	sts	0x01A1, r24

	USB_ResetInterface();
    79e4:	ba cf       	rjmp	.-140    	; 0x795a <USB_ResetInterface>

000079e6 <USB_INT_DisableAllInterrupts>:
void USB_INT_DisableAllInterrupts(void)
{
	#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBCON &= ~((1 << VBUSTE) | (1 << IDTE));
	#elif defined(USB_SERIES_4_AVR)
	USBCON &= ~(1 << VBUSTE);
    79e6:	e8 ed       	ldi	r30, 0xD8	; 216
    79e8:	f0 e0       	ldi	r31, 0x00	; 0
    79ea:	80 81       	ld	r24, Z
    79ec:	8e 7f       	andi	r24, 0xFE	; 254
    79ee:	80 83       	st	Z, r24
	#if defined(USB_CAN_BE_HOST)
	UHIEN   = 0;
	#endif

	#if defined(USB_CAN_BE_DEVICE)
	UDIEN   = 0;
    79f0:	10 92 e2 00 	sts	0x00E2, r1
    79f4:	08 95       	ret

000079f6 <USB_INT_ClearAllInterrupts>:
}

void USB_INT_ClearAllInterrupts(void)
{
	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBINT = 0;
    79f6:	10 92 da 00 	sts	0x00DA, r1
	#if defined(USB_CAN_BE_HOST)
	UHINT  = 0;
	#endif

	#if defined(USB_CAN_BE_DEVICE)
	UDINT  = 0;
    79fa:	10 92 e1 00 	sts	0x00E1, r1
    79fe:	08 95       	ret

00007a00 <__vector_10>:
	#endif
}

ISR(USB_GEN_vect, ISR_BLOCK)
{
    7a00:	1f 92       	push	r1
    7a02:	0f 92       	push	r0
    7a04:	0f b6       	in	r0, 0x3f	; 63
    7a06:	0f 92       	push	r0
    7a08:	11 24       	eor	r1, r1
    7a0a:	2f 93       	push	r18
    7a0c:	3f 93       	push	r19
    7a0e:	4f 93       	push	r20
    7a10:	5f 93       	push	r21
    7a12:	6f 93       	push	r22
    7a14:	7f 93       	push	r23
    7a16:	8f 93       	push	r24
    7a18:	9f 93       	push	r25
    7a1a:	af 93       	push	r26
    7a1c:	bf 93       	push	r27
    7a1e:	ef 93       	push	r30
    7a20:	ff 93       	push	r31
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						return (USBINT & (1 << VBUSTI));
    7a22:	80 91 da 00 	lds	r24, 0x00DA
		EVENT_USB_Device_StartOfFrame();
	}
	#endif

	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	if (USB_INT_HasOccurred(USB_INT_VBUSTI) && USB_INT_IsEnabled(USB_INT_VBUSTI))
    7a26:	80 ff       	sbrs	r24, 0
    7a28:	19 c0       	rjmp	.+50     	; 0x7a5c <__vector_10+0x5c>
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						return (USBCON & (1 << VBUSTE));
    7a2a:	80 91 d8 00 	lds	r24, 0x00D8
    7a2e:	80 ff       	sbrs	r24, 0
    7a30:	15 c0       	rjmp	.+42     	; 0x7a5c <__vector_10+0x5c>
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						USBINT &= ~(1 << VBUSTI);
    7a32:	80 91 da 00 	lds	r24, 0x00DA
    7a36:	8e 7f       	andi	r24, 0xFE	; 254
    7a38:	80 93 da 00 	sts	0x00DA, r24
				 *  \return Boolean \c true if the VBUS line is currently detecting power from a host, \c false otherwise.
				 */
				static inline bool USB_VBUS_GetStatus(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
				static inline bool USB_VBUS_GetStatus(void)
				{
					return ((USBSTA & (1 << VBUS)) ? true : false);
    7a3c:	80 91 d9 00 	lds	r24, 0x00D9

		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR = USB_PLL_PSC;
    7a40:	19 bc       	out	0x29, r1	; 41
	{
		USB_INT_Clear(USB_INT_VBUSTI);

		if (USB_VBUS_GetStatus())
    7a42:	80 ff       	sbrs	r24, 0
    7a44:	09 c0       	rjmp	.+18     	; 0x7a58 <__vector_10+0x58>
				PLLCSR = (USB_PLL_PSC | (1 << PLLE));
    7a46:	82 e0       	ldi	r24, 0x02	; 2
    7a48:	89 bd       	out	0x29, r24	; 41
		{
			if (!(USB_Options & USB_OPT_MANUAL_PLL))
			{
				USB_PLL_On();
				while (!(USB_PLL_IsReady()));
    7a4a:	09 b4       	in	r0, 0x29	; 41
    7a4c:	00 fe       	sbrs	r0, 0
    7a4e:	fd cf       	rjmp	.-6      	; 0x7a4a <__vector_10+0x4a>
			}

			USB_DeviceState = DEVICE_STATE_Powered;
    7a50:	81 e0       	ldi	r24, 0x01	; 1
    7a52:	8e bb       	out	0x1e, r24	; 30
			EVENT_USB_Device_Connect();
    7a54:	0f d2       	rcall	.+1054   	; 0x7e74 <USB_Event_Stub>
    7a56:	02 c0       	rjmp	.+4      	; 0x7a5c <__vector_10+0x5c>
    7a58:	1e ba       	out	0x1e, r1	; 30
		else
		{
			if (!(USB_Options & USB_OPT_MANUAL_PLL))
			  USB_PLL_Off();

			USB_DeviceState = DEVICE_STATE_Unattached;
    7a5a:	0c d2       	rcall	.+1048   	; 0x7e74 <USB_Event_Stub>
			EVENT_USB_Device_Disconnect();
    7a5c:	80 91 e1 00 	lds	r24, 0x00E1
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
					case USB_INT_SUSPI:
						return (UDINT  & (1 << SUSPI));
    7a60:	80 ff       	sbrs	r24, 0
    7a62:	17 c0       	rjmp	.+46     	; 0x7a92 <__vector_10+0x92>
		}
	}
	#endif

	if (USB_INT_HasOccurred(USB_INT_SUSPI) && USB_INT_IsEnabled(USB_INT_SUSPI))
    7a64:	80 91 e2 00 	lds	r24, 0x00E2
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
					case USB_INT_SUSPI:
						return (UDIEN  & (1 << SUSPE));
    7a68:	80 ff       	sbrs	r24, 0
    7a6a:	13 c0       	rjmp	.+38     	; 0x7a92 <__vector_10+0x92>
    7a6c:	80 91 e2 00 	lds	r24, 0x00E2
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  &= ~(1 << SUSPE);
    7a70:	8e 7f       	andi	r24, 0xFE	; 254
    7a72:	80 93 e2 00 	sts	0x00E2, r24
    7a76:	80 91 e2 00 	lds	r24, 0x00E2
						USBCON |= (1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
    7a7a:	80 61       	ori	r24, 0x10	; 16
    7a7c:	80 93 e2 00 	sts	0x00E2, r24
    7a80:	80 91 d8 00 	lds	r24, 0x00D8
			#endif

			static inline void USB_CLK_Freeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Freeze(void)
			{
				USBCON  |=  (1 << FRZCLK);
    7a84:	80 62       	ori	r24, 0x20	; 32
    7a86:	80 93 d8 00 	sts	0x00D8, r24
    7a8a:	19 bc       	out	0x29, r1	; 41
    7a8c:	85 e0       	ldi	r24, 0x05	; 5
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR = 0;
    7a8e:	8e bb       	out	0x1e, r24	; 30

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		USB_DeviceState = DEVICE_STATE_Unattached;
		EVENT_USB_Device_Disconnect();
		#else
		USB_DeviceState = DEVICE_STATE_Suspended;
    7a90:	f1 d1       	rcall	.+994    	; 0x7e74 <USB_Event_Stub>
    7a92:	80 91 e1 00 	lds	r24, 0x00E1
		EVENT_USB_Device_Suspend();
    7a96:	84 ff       	sbrs	r24, 4
					case USB_INT_IDTI:
						return (USBINT & (1 << IDTI));
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
    7a98:	2b c0       	rjmp	.+86     	; 0x7af0 <__vector_10+0xf0>
    7a9a:	80 91 e2 00 	lds	r24, 0x00E2
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_WAKEUPI) && USB_INT_IsEnabled(USB_INT_WAKEUPI))
    7a9e:	84 ff       	sbrs	r24, 4
					case USB_INT_IDTI:
						return (USBCON & (1 << IDTE));
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
    7aa0:	27 c0       	rjmp	.+78     	; 0x7af0 <__vector_10+0xf0>
    7aa2:	19 bc       	out	0x29, r1	; 41
    7aa4:	82 e0       	ldi	r24, 0x02	; 2
    7aa6:	89 bd       	out	0x29, r24	; 41

		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR = USB_PLL_PSC;
    7aa8:	09 b4       	in	r0, 0x29	; 41
				PLLCSR = (USB_PLL_PSC | (1 << PLLE));
    7aaa:	00 fe       	sbrs	r0, 0
    7aac:	fd cf       	rjmp	.-6      	; 0x7aa8 <__vector_10+0xa8>
	{
		if (!(USB_Options & USB_OPT_MANUAL_PLL))
		{
			USB_PLL_On();
			while (!(USB_PLL_IsReady()));
    7aae:	80 91 d8 00 	lds	r24, 0x00D8
    7ab2:	8f 7d       	andi	r24, 0xDF	; 223
			}

			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
    7ab4:	80 93 d8 00 	sts	0x00D8, r24
    7ab8:	80 91 e1 00 	lds	r24, 0x00E1
    7abc:	8f 7e       	andi	r24, 0xEF	; 239
						USBINT &= ~(1 << IDTI);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
    7abe:	80 93 e1 00 	sts	0x00E1, r24
    7ac2:	80 91 e2 00 	lds	r24, 0x00E2
    7ac6:	8f 7e       	andi	r24, 0xEF	; 239
						USBCON &= ~(1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
    7ac8:	80 93 e2 00 	sts	0x00E2, r24
    7acc:	80 91 e2 00 	lds	r24, 0x00E2
    7ad0:	81 60       	ori	r24, 0x01	; 1
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  |= (1 << SUSPE);
    7ad2:	80 93 e2 00 	sts	0x00E2, r24
    7ad6:	80 91 a0 01 	lds	r24, 0x01A0
    7ada:	81 11       	cpse	r24, r1
		USB_INT_Clear(USB_INT_WAKEUPI);

		USB_INT_Disable(USB_INT_WAKEUPI);
		USB_INT_Enable(USB_INT_SUSPI);

		if (USB_Device_ConfigurationNumber)
    7adc:	04 c0       	rjmp	.+8      	; 0x7ae6 <__vector_10+0xe6>
    7ade:	80 91 e3 00 	lds	r24, 0x00E3
    7ae2:	87 ff       	sbrs	r24, 7
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
    7ae4:	02 c0       	rjmp	.+4      	; 0x7aea <__vector_10+0xea>
    7ae6:	84 e0       	ldi	r24, 0x04	; 4
		  USB_DeviceState = DEVICE_STATE_Configured;
		else
		  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
    7ae8:	01 c0       	rjmp	.+2      	; 0x7aec <__vector_10+0xec>
    7aea:	81 e0       	ldi	r24, 0x01	; 1
    7aec:	8e bb       	out	0x1e, r24	; 30
    7aee:	c2 d1       	rcall	.+900    	; 0x7e74 <USB_Event_Stub>
    7af0:	80 91 e1 00 	lds	r24, 0x00E1

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		EVENT_USB_Device_Connect();
		#else
		EVENT_USB_Device_WakeUp();
    7af4:	83 ff       	sbrs	r24, 3
    7af6:	21 c0       	rjmp	.+66     	; 0x7b3a <__vector_10+0x13a>
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
					case USB_INT_SUSPI:
						return (UDINT  & (1 << SUSPI));
					case USB_INT_EORSTI:
						return (UDINT  & (1 << EORSTI));
    7af8:	80 91 e2 00 	lds	r24, 0x00E2
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_EORSTI) && USB_INT_IsEnabled(USB_INT_EORSTI))
    7afc:	83 ff       	sbrs	r24, 3
    7afe:	1d c0       	rjmp	.+58     	; 0x7b3a <__vector_10+0x13a>
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
					case USB_INT_SUSPI:
						return (UDIEN  & (1 << SUSPE));
					case USB_INT_EORSTI:
						return (UDIEN  & (1 << EORSTE));
    7b00:	80 91 e1 00 	lds	r24, 0x00E1
    7b04:	87 7f       	andi	r24, 0xF7	; 247
    7b06:	80 93 e1 00 	sts	0x00E1, r24
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
						break;
					case USB_INT_EORSTI:
						UDINT  &= ~(1 << EORSTI);
    7b0a:	82 e0       	ldi	r24, 0x02	; 2
    7b0c:	8e bb       	out	0x1e, r24	; 30
    7b0e:	10 92 a0 01 	sts	0x01A0, r1
	{
		USB_INT_Clear(USB_INT_EORSTI);

		USB_DeviceState                = DEVICE_STATE_Default;
    7b12:	80 91 e1 00 	lds	r24, 0x00E1
		USB_Device_ConfigurationNumber = 0;
    7b16:	8e 7f       	andi	r24, 0xFE	; 254
    7b18:	80 93 e1 00 	sts	0x00E1, r24
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
    7b1c:	80 91 e2 00 	lds	r24, 0x00E2
    7b20:	8e 7f       	andi	r24, 0xFE	; 254
    7b22:	80 93 e2 00 	sts	0x00E2, r24
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  &= ~(1 << SUSPE);
    7b26:	80 91 e2 00 	lds	r24, 0x00E2
    7b2a:	80 61       	ori	r24, 0x10	; 16
    7b2c:	80 93 e2 00 	sts	0x00E2, r24
						USBCON |= (1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
    7b30:	42 e0       	ldi	r20, 0x02	; 2
    7b32:	60 e0       	ldi	r22, 0x00	; 0
    7b34:	80 e0       	ldi	r24, 0x00	; 0
    7b36:	df de       	rcall	.-578    	; 0x78f6 <Endpoint_ConfigureEndpoint_Prv>
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | (Direction ? (1 << EPDIR) : 0)),
    7b38:	9d d1       	rcall	.+826    	; 0x7e74 <USB_Event_Stub>
    7b3a:	ff 91       	pop	r31
    7b3c:	ef 91       	pop	r30
    7b3e:	bf 91       	pop	r27
    7b40:	af 91       	pop	r26

		#if defined(INTERRUPT_CONTROL_ENDPOINT)
		USB_INT_Enable(USB_INT_RXSTPI);
		#endif

		EVENT_USB_Device_Reset();
    7b42:	9f 91       	pop	r25
    7b44:	8f 91       	pop	r24
		USB_ResetInterface();

		EVENT_USB_UIDChange();
	}
	#endif
}
    7b46:	7f 91       	pop	r23
    7b48:	6f 91       	pop	r22
    7b4a:	5f 91       	pop	r21
    7b4c:	4f 91       	pop	r20
    7b4e:	3f 91       	pop	r19
    7b50:	2f 91       	pop	r18
    7b52:	0f 90       	pop	r0
    7b54:	0f be       	out	0x3f, r0	; 63
    7b56:	0f 90       	pop	r0
    7b58:	1f 90       	pop	r1
    7b5a:	18 95       	reti

00007b5c <Endpoint_Write_Control_Stream_LE>:
                            uint16_t Length)
{
	uint8_t* DataStream     = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	bool     LastPacketFull = false;

	if (Length > USB_ControlRequest.wLength)
    7b5c:	20 91 a8 01 	lds	r18, 0x01A8
    7b60:	30 91 a9 01 	lds	r19, 0x01A9
    7b64:	26 17       	cp	r18, r22
    7b66:	37 07       	cpc	r19, r23
    7b68:	48 f0       	brcs	.+18     	; 0x7b7c <Endpoint_Write_Control_Stream_LE+0x20>
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
    7b6a:	61 15       	cp	r22, r1
    7b6c:	71 05       	cpc	r23, r1
    7b6e:	39 f4       	brne	.+14     	; 0x7b7e <Endpoint_Write_Control_Stream_LE+0x22>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7b70:	20 91 e8 00 	lds	r18, 0x00E8
    7b74:	2e 77       	andi	r18, 0x7E	; 126
    7b76:	20 93 e8 00 	sts	0x00E8, r18
    7b7a:	01 c0       	rjmp	.+2      	; 0x7b7e <Endpoint_Write_Control_Stream_LE+0x22>
    7b7c:	b9 01       	movw	r22, r18
    7b7e:	fc 01       	movw	r30, r24
    7b80:	20 e0       	ldi	r18, 0x00	; 0
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
    7b82:	61 15       	cp	r22, r1
    7b84:	71 05       	cpc	r23, r1
    7b86:	a1 f1       	breq	.+104    	; 0x7bf0 <Endpoint_Write_Control_Stream_LE+0x94>
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7b88:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7b8a:	88 23       	and	r24, r24
    7b8c:	e1 f1       	breq	.+120    	; 0x7c06 <Endpoint_Write_Control_Stream_LE+0xaa>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7b8e:	85 30       	cpi	r24, 0x05	; 5
    7b90:	e1 f1       	breq	.+120    	; 0x7c0a <Endpoint_Write_Control_Stream_LE+0xae>
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7b92:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
    7b96:	83 fd       	sbrc	r24, 3
    7b98:	34 c0       	rjmp	.+104    	; 0x7c02 <Endpoint_Write_Control_Stream_LE+0xa6>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7b9a:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_HostAborted;
		else if (Endpoint_IsOUTReceived())
    7b9e:	82 ff       	sbrs	r24, 2
    7ba0:	06 c0       	rjmp	.+12     	; 0x7bae <Endpoint_Write_Control_Stream_LE+0x52>
    7ba2:	80 91 e8 00 	lds	r24, 0x00E8
			LastPacketFull = (BytesInEndpoint == USB_Device_ControlEndpointSize);
			Endpoint_ClearIN();
		}
	}

	while (!(Endpoint_IsOUTReceived()))
    7ba6:	82 ff       	sbrs	r24, 2
    7ba8:	26 c0       	rjmp	.+76     	; 0x7bf6 <Endpoint_Write_Control_Stream_LE+0x9a>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
    7baa:	80 e0       	ldi	r24, 0x00	; 0
    7bac:	08 95       	ret
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7bae:	80 91 e8 00 	lds	r24, 0x00E8
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;
		else if (Endpoint_IsOUTReceived())
		  break;

		if (Endpoint_IsINReady())
    7bb2:	80 ff       	sbrs	r24, 0
    7bb4:	e6 cf       	rjmp	.-52     	; 0x7b82 <Endpoint_Write_Control_Stream_LE+0x26>
			static inline uint16_t Endpoint_BytesInEndpoint(void)
			{
				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
					return UEBCX;
				#elif defined(USB_SERIES_4_AVR)
					return (((uint16_t)UEBCHX << 8) | UEBCLX);
    7bb6:	20 91 f3 00 	lds	r18, 0x00F3
    7bba:	80 91 f2 00 	lds	r24, 0x00F2
    7bbe:	90 e0       	ldi	r25, 0x00	; 0
    7bc0:	92 2b       	or	r25, r18
		{
			uint16_t BytesInEndpoint = Endpoint_BytesInEndpoint();

			while (Length && (BytesInEndpoint < USB_Device_ControlEndpointSize))
    7bc2:	61 15       	cp	r22, r1
    7bc4:	71 05       	cpc	r23, r1
    7bc6:	51 f0       	breq	.+20     	; 0x7bdc <Endpoint_Write_Control_Stream_LE+0x80>
    7bc8:	88 30       	cpi	r24, 0x08	; 8
    7bca:	91 05       	cpc	r25, r1
    7bcc:	38 f4       	brcc	.+14     	; 0x7bdc <Endpoint_Write_Control_Stream_LE+0x80>
			{
				TEMPLATE_TRANSFER_BYTE(DataStream);
    7bce:	21 91       	ld	r18, Z+
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    7bd0:	20 93 f1 00 	sts	0x00F1, r18
				TEMPLATE_BUFFER_MOVE(DataStream, 1);
				Length--;
    7bd4:	61 50       	subi	r22, 0x01	; 1
    7bd6:	71 09       	sbc	r23, r1
				BytesInEndpoint++;
    7bd8:	01 96       	adiw	r24, 0x01	; 1
    7bda:	f3 cf       	rjmp	.-26     	; 0x7bc2 <Endpoint_Write_Control_Stream_LE+0x66>
			}

			LastPacketFull = (BytesInEndpoint == USB_Device_ControlEndpointSize);
    7bdc:	21 e0       	ldi	r18, 0x01	; 1
    7bde:	08 97       	sbiw	r24, 0x08	; 8
    7be0:	09 f0       	breq	.+2      	; 0x7be4 <Endpoint_Write_Control_Stream_LE+0x88>
    7be2:	20 e0       	ldi	r18, 0x00	; 0
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7be4:	80 91 e8 00 	lds	r24, 0x00E8
    7be8:	8e 77       	andi	r24, 0x7E	; 126
    7bea:	80 93 e8 00 	sts	0x00E8, r24
    7bee:	c9 cf       	rjmp	.-110    	; 0x7b82 <Endpoint_Write_Control_Stream_LE+0x26>
	if (Length > USB_ControlRequest.wLength)
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
    7bf0:	21 11       	cpse	r18, r1
    7bf2:	ca cf       	rjmp	.-108    	; 0x7b88 <Endpoint_Write_Control_Stream_LE+0x2c>
    7bf4:	d6 cf       	rjmp	.-84     	; 0x7ba2 <Endpoint_Write_Control_Stream_LE+0x46>
		}
	}

	while (!(Endpoint_IsOUTReceived()))
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7bf6:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7bf8:	88 23       	and	r24, r24
    7bfa:	29 f0       	breq	.+10     	; 0x7c06 <Endpoint_Write_Control_Stream_LE+0xaa>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7bfc:	85 30       	cpi	r24, 0x05	; 5
    7bfe:	89 f6       	brne	.-94     	; 0x7ba2 <Endpoint_Write_Control_Stream_LE+0x46>
    7c00:	04 c0       	rjmp	.+8      	; 0x7c0a <Endpoint_Write_Control_Stream_LE+0xae>
		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;
    7c02:	81 e0       	ldi	r24, 0x01	; 1
    7c04:	08 95       	ret
	while (Length || LastPacketFull)
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
    7c06:	82 e0       	ldi	r24, 0x02	; 2
    7c08:	08 95       	ret
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
    7c0a:	83 e0       	ldi	r24, 0x03	; 3
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
}
    7c0c:	08 95       	ret

00007c0e <Endpoint_Read_Control_Stream_LE>:
uint8_t TEMPLATE_FUNC_NAME (void* const Buffer,
                            uint16_t Length)
{
	uint8_t* DataStream = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));

	if (!(Length))
    7c0e:	61 15       	cp	r22, r1
    7c10:	71 05       	cpc	r23, r1
    7c12:	29 f4       	brne	.+10     	; 0x7c1e <Endpoint_Read_Control_Stream_LE+0x10>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7c14:	20 91 e8 00 	lds	r18, 0x00E8
    7c18:	2b 77       	andi	r18, 0x7B	; 123
    7c1a:	20 93 e8 00 	sts	0x00E8, r18
	  Endpoint_ClearOUT();

	while (Length)
    7c1e:	61 15       	cp	r22, r1
    7c20:	71 05       	cpc	r23, r1
    7c22:	31 f1       	breq	.+76     	; 0x7c70 <Endpoint_Read_Control_Stream_LE+0x62>
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7c24:	2e b3       	in	r18, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7c26:	22 23       	and	r18, r18
    7c28:	61 f1       	breq	.+88     	; 0x7c82 <Endpoint_Read_Control_Stream_LE+0x74>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7c2a:	25 30       	cpi	r18, 0x05	; 5
    7c2c:	61 f1       	breq	.+88     	; 0x7c86 <Endpoint_Read_Control_Stream_LE+0x78>
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7c2e:	20 91 e8 00 	lds	r18, 0x00E8
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
    7c32:	23 fd       	sbrc	r18, 3
    7c34:	22 c0       	rjmp	.+68     	; 0x7c7a <Endpoint_Read_Control_Stream_LE+0x6c>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    7c36:	20 91 e8 00 	lds	r18, 0x00E8
		  return ENDPOINT_RWCSTREAM_HostAborted;

		if (Endpoint_IsOUTReceived())
    7c3a:	22 ff       	sbrs	r18, 2
    7c3c:	f3 cf       	rjmp	.-26     	; 0x7c24 <Endpoint_Read_Control_Stream_LE+0x16>
    7c3e:	fc 01       	movw	r30, r24
    7c40:	cf 01       	movw	r24, r30
			static inline uint16_t Endpoint_BytesInEndpoint(void)
			{
				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
					return UEBCX;
				#elif defined(USB_SERIES_4_AVR)
					return (((uint16_t)UEBCHX << 8) | UEBCLX);
    7c42:	40 91 f3 00 	lds	r20, 0x00F3
    7c46:	20 91 f2 00 	lds	r18, 0x00F2
    7c4a:	30 e0       	ldi	r19, 0x00	; 0
    7c4c:	34 2b       	or	r19, r20
		{
			while (Length && Endpoint_BytesInEndpoint())
    7c4e:	23 2b       	or	r18, r19
    7c50:	09 f3       	breq	.-62     	; 0x7c14 <Endpoint_Read_Control_Stream_LE+0x6>
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
    7c52:	80 91 f1 00 	lds	r24, 0x00F1
			{
				TEMPLATE_TRANSFER_BYTE(DataStream);
    7c56:	81 93       	st	Z+, r24
				TEMPLATE_BUFFER_MOVE(DataStream, 1);
    7c58:	cf 01       	movw	r24, r30
				Length--;
    7c5a:	61 50       	subi	r22, 0x01	; 1
    7c5c:	71 09       	sbc	r23, r1
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;

		if (Endpoint_IsOUTReceived())
		{
			while (Length && Endpoint_BytesInEndpoint())
    7c5e:	61 15       	cp	r22, r1
    7c60:	71 05       	cpc	r23, r1
    7c62:	71 f7       	brne	.-36     	; 0x7c40 <Endpoint_Read_Control_Stream_LE+0x32>
    7c64:	d7 cf       	rjmp	.-82     	; 0x7c14 <Endpoint_Read_Control_Stream_LE+0x6>
		}
	}

	while (!(Endpoint_IsINReady()))
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    7c66:	8e b3       	in	r24, 0x1e	; 30

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    7c68:	88 23       	and	r24, r24
    7c6a:	59 f0       	breq	.+22     	; 0x7c82 <Endpoint_Read_Control_Stream_LE+0x74>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    7c6c:	85 30       	cpi	r24, 0x05	; 5
    7c6e:	59 f0       	breq	.+22     	; 0x7c86 <Endpoint_Read_Control_Stream_LE+0x78>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7c70:	80 91 e8 00 	lds	r24, 0x00E8

			Endpoint_ClearOUT();
		}
	}

	while (!(Endpoint_IsINReady()))
    7c74:	80 ff       	sbrs	r24, 0
    7c76:	f7 cf       	rjmp	.-18     	; 0x7c66 <Endpoint_Read_Control_Stream_LE+0x58>
    7c78:	02 c0       	rjmp	.+4      	; 0x7c7e <Endpoint_Read_Control_Stream_LE+0x70>
		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
		  return ENDPOINT_RWCSTREAM_HostAborted;
    7c7a:	81 e0       	ldi	r24, 0x01	; 1
    7c7c:	08 95       	ret
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
    7c7e:	80 e0       	ldi	r24, 0x00	; 0
    7c80:	08 95       	ret
	while (Length)
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
    7c82:	82 e0       	ldi	r24, 0x02	; 2
    7c84:	08 95       	ret
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
    7c86:	83 e0       	ldi	r24, 0x03	; 3
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
}
    7c88:	08 95       	ret

00007c8a <USB_Device_ProcessControlRequest>:
#if !defined(NO_DEVICE_REMOTE_WAKEUP)
bool    USB_Device_RemoteWakeupEnabled;
#endif

void USB_Device_ProcessControlRequest(void)
{
    7c8a:	0f 93       	push	r16
    7c8c:	1f 93       	push	r17
    7c8e:	cf 93       	push	r28
    7c90:	df 93       	push	r29
    7c92:	00 d0       	rcall	.+0      	; 0x7c94 <USB_Device_ProcessControlRequest+0xa>
    7c94:	cd b7       	in	r28, 0x3d	; 61
    7c96:	de b7       	in	r29, 0x3e	; 62
    7c98:	e2 ea       	ldi	r30, 0xA2	; 162
    7c9a:	f1 e0       	ldi	r31, 0x01	; 1
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
    7c9c:	80 91 f1 00 	lds	r24, 0x00F1
	USB_ControlRequest.wLength       = Endpoint_Read_16_LE();
	#else
	uint8_t* RequestHeader = (uint8_t*)&USB_ControlRequest;

	for (uint8_t RequestHeaderByte = 0; RequestHeaderByte < sizeof(USB_Request_Header_t); RequestHeaderByte++)
	  *(RequestHeader++) = Endpoint_Read_8();
    7ca0:	81 93       	st	Z+, r24
	USB_ControlRequest.wIndex        = Endpoint_Read_16_LE();
	USB_ControlRequest.wLength       = Endpoint_Read_16_LE();
	#else
	uint8_t* RequestHeader = (uint8_t*)&USB_ControlRequest;

	for (uint8_t RequestHeaderByte = 0; RequestHeaderByte < sizeof(USB_Request_Header_t); RequestHeaderByte++)
    7ca2:	81 e0       	ldi	r24, 0x01	; 1
    7ca4:	ea 3a       	cpi	r30, 0xAA	; 170
    7ca6:	f8 07       	cpc	r31, r24
    7ca8:	c9 f7       	brne	.-14     	; 0x7c9c <USB_Device_ProcessControlRequest+0x12>
	  *(RequestHeader++) = Endpoint_Read_8();
	#endif

	EVENT_USB_Device_ControlRequest();
    7caa:	3f db       	rcall	.-2434   	; 0x732a <EVENT_USB_Device_ControlRequest>
    7cac:	80 91 e8 00 	lds	r24, 0x00E8
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7cb0:	83 ff       	sbrs	r24, 3

	if (Endpoint_IsSETUPReceived())
    7cb2:	cb c0       	rjmp	.+406    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7cb4:	20 91 a2 01 	lds	r18, 0x01A2
	{
		uint8_t bmRequestType = USB_ControlRequest.bmRequestType;
    7cb8:	30 91 a3 01 	lds	r19, 0x01A3

		switch (USB_ControlRequest.bRequest)
    7cbc:	83 2f       	mov	r24, r19
    7cbe:	90 e0       	ldi	r25, 0x00	; 0
    7cc0:	8a 30       	cpi	r24, 0x0A	; 10
    7cc2:	91 05       	cpc	r25, r1
    7cc4:	08 f0       	brcs	.+2      	; 0x7cc8 <USB_Device_ProcessControlRequest+0x3e>
    7cc6:	c1 c0       	rjmp	.+386    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7cc8:	fc 01       	movw	r30, r24
    7cca:	ea 5a       	subi	r30, 0xAA	; 170
    7ccc:	f7 4c       	sbci	r31, 0xC7	; 199
    7cce:	e4 c0       	rjmp	.+456    	; 0x7e98 <__tablejump2__>
    7cd0:	22 38       	cpi	r18, 0x82	; 130
    7cd2:	09 f0       	breq	.+2      	; 0x7cd6 <USB_Device_ProcessControlRequest+0x4c>
		{
			case REQ_GetStatus:
				if ((bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7cd4:	ba c0       	rjmp	.+372    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7cd6:	80 91 a6 01 	lds	r24, 0x01A6
			#endif
			break;
		#endif
		#if !defined(CONTROL_ONLY_DEVICE)
		case (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_ENDPOINT):
			Endpoint_SelectEndpoint((uint8_t)USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK);
    7cda:	87 70       	andi	r24, 0x07	; 7
    7cdc:	80 93 e9 00 	sts	0x00E9, r24
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7ce0:	90 91 eb 00 	lds	r25, 0x00EB
			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
    7ce4:	10 92 e9 00 	sts	0x00E9, r1
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7ce8:	80 91 e8 00 	lds	r24, 0x00E8
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7cec:	87 7f       	andi	r24, 0xF7	; 247
    7cee:	80 93 e8 00 	sts	0x00E8, r24
    7cf2:	95 fb       	bst	r25, 5
    7cf4:	88 27       	eor	r24, r24
			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
    7cf6:	80 f9       	bld	r24, 0
    7cf8:	80 93 f1 00 	sts	0x00F1, r24
			 *  \param[in] Data  Data to write to the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_16_LE(const uint16_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_16_LE(const uint16_t Data)
			{
				UEDATX = (Data & 0xFF);
    7cfc:	10 92 f1 00 	sts	0x00F1, r1
				UEDATX = (Data >> 8);
    7d00:	82 c0       	rjmp	.+260    	; 0x7e06 <USB_Device_ProcessControlRequest+0x17c>
    7d02:	82 2f       	mov	r24, r18
    7d04:	8d 7f       	andi	r24, 0xFD	; 253
				}

				break;
			case REQ_ClearFeature:
			case REQ_SetFeature:
				if ((bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7d06:	09 f0       	breq	.+2      	; 0x7d0a <USB_Device_ProcessControlRequest+0x80>
    7d08:	a0 c0       	rjmp	.+320    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7d0a:	22 30       	cpi	r18, 0x02	; 2
    7d0c:	09 f0       	breq	.+2      	; 0x7d10 <USB_Device_ProcessControlRequest+0x86>
	Endpoint_ClearStatusStage();
}

static void USB_Device_ClearSetFeature(void)
{
	switch (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_RECIPIENT)
    7d0e:	9d c0       	rjmp	.+314    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7d10:	80 91 a4 01 	lds	r24, 0x01A4

			break;
		#endif
		#if !defined(CONTROL_ONLY_DEVICE)
		case REQREC_ENDPOINT:
			if ((uint8_t)USB_ControlRequest.wValue == FEATURE_SEL_EndpointHalt)
    7d14:	81 11       	cpse	r24, r1
    7d16:	24 c0       	rjmp	.+72     	; 0x7d60 <USB_Device_ProcessControlRequest+0xd6>
    7d18:	20 91 a6 01 	lds	r18, 0x01A6
			{
				uint8_t EndpointIndex = ((uint8_t)USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK);
    7d1c:	27 70       	andi	r18, 0x07	; 7
    7d1e:	09 f4       	brne	.+2      	; 0x7d22 <USB_Device_ProcessControlRequest+0x98>
    7d20:	94 c0       	rjmp	.+296    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>

				if (EndpointIndex == ENDPOINT_CONTROLEP)
    7d22:	20 93 e9 00 	sts	0x00E9, r18
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7d26:	80 91 eb 00 	lds	r24, 0x00EB
			 * \return Boolean \c true if the currently selected endpoint is enabled, \c false otherwise.
			 */
			static inline bool Endpoint_IsEnabled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsEnabled(void)
			{
				return ((UECONX & (1 << EPEN)) ? true : false);
    7d2a:	80 ff       	sbrs	r24, 0
    7d2c:	19 c0       	rjmp	.+50     	; 0x7d60 <USB_Device_ProcessControlRequest+0xd6>
				  return;

				Endpoint_SelectEndpoint(EndpointIndex);

				if (Endpoint_IsEnabled())
    7d2e:	80 91 eb 00 	lds	r24, 0x00EB
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
    7d32:	33 30       	cpi	r19, 0x03	; 3
    7d34:	11 f4       	brne	.+4      	; 0x7d3a <USB_Device_ProcessControlRequest+0xb0>
				{
					if (USB_ControlRequest.bRequest == REQ_SetFeature)
    7d36:	80 62       	ori	r24, 0x20	; 32
    7d38:	11 c0       	rjmp	.+34     	; 0x7d5c <USB_Device_ProcessControlRequest+0xd2>
    7d3a:	80 61       	ori	r24, 0x10	; 16
    7d3c:	80 93 eb 00 	sts	0x00EB, r24
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_ClearStall(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearStall(void)
			{
				UECONX |= (1 << STALLRQC);
    7d40:	81 e0       	ldi	r24, 0x01	; 1
    7d42:	90 e0       	ldi	r25, 0x00	; 0
			 *  \param[in] EndpointNumber Endpoint number whose FIFO buffers are to be reset.
			 */
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber)
			{
				UERST = (1 << EndpointNumber);
    7d44:	02 2e       	mov	r0, r18
    7d46:	01 c0       	rjmp	.+2      	; 0x7d4a <USB_Device_ProcessControlRequest+0xc0>
    7d48:	88 0f       	add	r24, r24
    7d4a:	0a 94       	dec	r0
    7d4c:	ea f7       	brpl	.-6      	; 0x7d48 <USB_Device_ProcessControlRequest+0xbe>
    7d4e:	80 93 ea 00 	sts	0x00EA, r24
    7d52:	10 92 ea 00 	sts	0x00EA, r1
				UERST = 0;
    7d56:	80 91 eb 00 	lds	r24, 0x00EB

			/** Resets the data toggle of the currently selected endpoint. */
			static inline void Endpoint_ResetDataToggle(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetDataToggle(void)
			{
				UECONX |= (1 << RSTDT);
    7d5a:	88 60       	ori	r24, 0x08	; 8
    7d5c:	80 93 eb 00 	sts	0x00EB, r24
    7d60:	10 92 e9 00 	sts	0x00E9, r1
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7d64:	80 91 e8 00 	lds	r24, 0x00E8
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7d68:	87 7f       	andi	r24, 0xF7	; 247
    7d6a:	50 c0       	rjmp	.+160    	; 0x7e0c <USB_Device_ProcessControlRequest+0x182>
    7d6c:	21 11       	cpse	r18, r1
    7d6e:	6d c0       	rjmp	.+218    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
					USB_Device_ClearSetFeature();
				}

				break;
			case REQ_SetAddress:
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
    7d70:	10 91 a4 01 	lds	r17, 0x01A4
	}
}

static void USB_Device_SetAddress(void)
{
	uint8_t    DeviceAddress    = (USB_ControlRequest.wValue & 0x7F);
    7d74:	1f 77       	andi	r17, 0x7F	; 127
    7d76:	0f b7       	in	r16, 0x3f	; 63
    7d78:	f8 94       	cli
			static inline uint_reg_t GetGlobalInterruptMask(void)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				return SREG;
    7d7a:	80 91 e8 00 	lds	r24, 0x00E8
    7d7e:	87 7f       	andi	r24, 0xF7	; 247
    7d80:	80 93 e8 00 	sts	0x00E8, r24
    7d84:	cb dd       	rcall	.-1130   	; 0x791c <Endpoint_ClearStatusStage>
    7d86:	80 91 e8 00 	lds	r24, 0x00E8
	uint_reg_t CurrentGlobalInt = GetGlobalInterruptMask();
	GlobalInterruptDisable();
				
	Endpoint_ClearSETUP();

	Endpoint_ClearStatusStage();
    7d8a:	80 ff       	sbrs	r24, 0
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    7d8c:	fc cf       	rjmp	.-8      	; 0x7d86 <USB_Device_ProcessControlRequest+0xfc>
    7d8e:	80 91 e3 00 	lds	r24, 0x00E3

	while (!(Endpoint_IsINReady()));
    7d92:	80 78       	andi	r24, 0x80	; 128
			#endif

			static inline void USB_Device_SetDeviceAddress(const uint8_t Address) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetDeviceAddress(const uint8_t Address)
			{
				uint8_t Temp = (UDADDR & (1 << ADDEN)) | (Address & 0x7F);
    7d94:	81 2b       	or	r24, r17
    7d96:	80 93 e3 00 	sts	0x00E3, r24
    7d9a:	80 68       	ori	r24, 0x80	; 128

				UDADDR = Temp;
    7d9c:	80 93 e3 00 	sts	0x00E3, r24
				UDADDR = Temp | (1 << ADDEN);
    7da0:	11 23       	and	r17, r17
    7da2:	11 f0       	breq	.+4      	; 0x7da8 <USB_Device_ProcessControlRequest+0x11e>
    7da4:	83 e0       	ldi	r24, 0x03	; 3

	USB_Device_SetDeviceAddress(DeviceAddress);
	USB_DeviceState = (DeviceAddress) ? DEVICE_STATE_Addressed : DEVICE_STATE_Default;
    7da6:	01 c0       	rjmp	.+2      	; 0x7daa <USB_Device_ProcessControlRequest+0x120>
    7da8:	82 e0       	ldi	r24, 0x02	; 2
    7daa:	8e bb       	out	0x1e, r24	; 30
    7dac:	0f bf       	out	0x3f, r16	; 63
    7dae:	4d c0       	rjmp	.+154    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7db0:	20 58       	subi	r18, 0x80	; 128
			static inline void SetGlobalInterruptMask(const uint_reg_t GlobalIntState)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				SREG = GlobalIntState;
    7db2:	22 30       	cpi	r18, 0x02	; 2
				  __builtin_csrf(AVR32_SR_GM_OFFSET);
				#elif (ARCH == ARCH_XMEGA)
				SREG = GlobalIntState;				
				#endif
				
				GCC_MEMORY_BARRIER();
    7db4:	08 f0       	brcs	.+2      	; 0x7db8 <USB_Device_ProcessControlRequest+0x12e>
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
				  USB_Device_SetAddress();

				break;
			case REQ_GetDescriptor:
				if ((bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    7db6:	49 c0       	rjmp	.+146    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7db8:	ae 01       	movw	r20, r28
    7dba:	4f 5f       	subi	r20, 0xFF	; 255
    7dbc:	5f 4f       	sbci	r21, 0xFF	; 255
		USB_Device_GetInternalSerialDescriptor();
		return;
	}
	#endif

	if ((DescriptorSize = CALLBACK_USB_GetDescriptor(USB_ControlRequest.wValue, USB_ControlRequest.wIndex,
    7dbe:	60 91 a6 01 	lds	r22, 0x01A6
    7dc2:	80 91 a4 01 	lds	r24, 0x01A4
    7dc6:	90 91 a5 01 	lds	r25, 0x01A5
    7dca:	62 dd       	rcall	.-1340   	; 0x7890 <CALLBACK_USB_GetDescriptor>
    7dcc:	00 97       	sbiw	r24, 0x00	; 0
    7dce:	09 f4       	brne	.+2      	; 0x7dd2 <USB_Device_ProcessControlRequest+0x148>
    7dd0:	3c c0       	rjmp	.+120    	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7dd2:	20 91 e8 00 	lds	r18, 0x00E8
    7dd6:	27 7f       	andi	r18, 0xF7	; 247
    7dd8:	20 93 e8 00 	sts	0x00E8, r18
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7ddc:	bc 01       	movw	r22, r24
    7dde:	89 81       	ldd	r24, Y+1	; 0x01
    7de0:	9a 81       	ldd	r25, Y+2	; 0x02
    7de2:	bc de       	rcall	.-648    	; 0x7b5c <Endpoint_Write_Control_Stream_LE>
	}

	Endpoint_ClearSETUP();

	#if defined(USE_RAM_DESCRIPTORS) || !defined(ARCH_HAS_MULTI_ADDRESS_SPACE)
	Endpoint_Write_Control_Stream_LE(DescriptorPointer, DescriptorSize);
    7de4:	80 91 e8 00 	lds	r24, 0x00E8
    7de8:	8b 77       	andi	r24, 0x7B	; 123
    7dea:	80 93 e8 00 	sts	0x00E8, r24
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    7dee:	2d c0       	rjmp	.+90     	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7df0:	20 38       	cpi	r18, 0x80	; 128
    7df2:	59 f5       	brne	.+86     	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7df4:	80 91 e8 00 	lds	r24, 0x00E8
    7df8:	87 7f       	andi	r24, 0xF7	; 247
					USB_Device_GetDescriptor();
				}

				break;
			case REQ_GetConfiguration:
				if (bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE))
    7dfa:	80 93 e8 00 	sts	0x00E8, r24
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7dfe:	80 91 a0 01 	lds	r24, 0x01A0
    7e02:	80 93 f1 00 	sts	0x00F1, r24
    7e06:	80 91 e8 00 	lds	r24, 0x00E8

static void USB_Device_GetConfiguration(void)
{
	Endpoint_ClearSETUP();

	Endpoint_Write_8(USB_Device_ConfigurationNumber);
    7e0a:	8e 77       	andi	r24, 0x7E	; 126
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    7e0c:	80 93 e8 00 	sts	0x00E8, r24
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    7e10:	85 dd       	rcall	.-1270   	; 0x791c <Endpoint_ClearStatusStage>
    7e12:	1b c0       	rjmp	.+54     	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7e14:	21 11       	cpse	r18, r1
    7e16:	19 c0       	rjmp	.+50     	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
    7e18:	90 91 a4 01 	lds	r25, 0x01A4
	Endpoint_ClearIN();

	Endpoint_ClearStatusStage();
    7e1c:	92 30       	cpi	r25, 0x02	; 2
    7e1e:	a8 f4       	brcc	.+42     	; 0x7e4a <USB_Device_ProcessControlRequest+0x1c0>
				if (bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE))
				  USB_Device_GetConfiguration();

				break;
			case REQ_SetConfiguration:
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
    7e20:	80 91 e8 00 	lds	r24, 0x00E8
}

static void USB_Device_SetConfiguration(void)
{
	#if defined(FIXED_NUM_CONFIGURATIONS)
	if ((uint8_t)USB_ControlRequest.wValue > FIXED_NUM_CONFIGURATIONS)
    7e24:	87 7f       	andi	r24, 0xF7	; 247
    7e26:	80 93 e8 00 	sts	0x00E8, r24
    7e2a:	90 93 a0 01 	sts	0x01A0, r25
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7e2e:	76 dd       	rcall	.-1300   	; 0x791c <Endpoint_ClearStatusStage>
    7e30:	80 91 a0 01 	lds	r24, 0x01A0
    7e34:	81 11       	cpse	r24, r1
	#endif
	#endif

	Endpoint_ClearSETUP();

	USB_Device_ConfigurationNumber = (uint8_t)USB_ControlRequest.wValue;
    7e36:	04 c0       	rjmp	.+8      	; 0x7e40 <USB_Device_ProcessControlRequest+0x1b6>
    7e38:	80 91 e3 00 	lds	r24, 0x00E3

	Endpoint_ClearStatusStage();
    7e3c:	87 ff       	sbrs	r24, 7

	if (USB_Device_ConfigurationNumber)
    7e3e:	02 c0       	rjmp	.+4      	; 0x7e44 <USB_Device_ProcessControlRequest+0x1ba>
    7e40:	84 e0       	ldi	r24, 0x04	; 4
    7e42:	01 c0       	rjmp	.+2      	; 0x7e46 <USB_Device_ProcessControlRequest+0x1bc>
    7e44:	81 e0       	ldi	r24, 0x01	; 1
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
    7e46:	8e bb       	out	0x1e, r24	; 30
    7e48:	64 da       	rcall	.-2872   	; 0x7312 <EVENT_USB_Device_ConfigurationChanged>
	  USB_DeviceState = DEVICE_STATE_Configured;
	else
	  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
    7e4a:	80 91 e8 00 	lds	r24, 0x00E8
    7e4e:	83 ff       	sbrs	r24, 3
    7e50:	0a c0       	rjmp	.+20     	; 0x7e66 <USB_Device_ProcessControlRequest+0x1dc>
    7e52:	80 91 eb 00 	lds	r24, 0x00EB

	EVENT_USB_Device_ConfigurationChanged();
    7e56:	80 62       	ori	r24, 0x20	; 32
    7e58:	80 93 eb 00 	sts	0x00EB, r24
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7e5c:	80 91 e8 00 	lds	r24, 0x00E8

				break;
		}
	}

	if (Endpoint_IsSETUPReceived())
    7e60:	87 7f       	andi	r24, 0xF7	; 247
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
    7e62:	80 93 e8 00 	sts	0x00E8, r24
    7e66:	0f 90       	pop	r0
    7e68:	0f 90       	pop	r0
    7e6a:	df 91       	pop	r29
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    7e6c:	cf 91       	pop	r28
    7e6e:	1f 91       	pop	r17
    7e70:	0f 91       	pop	r16
    7e72:	08 95       	ret

00007e74 <USB_Event_Stub>:
#define  __INCLUDE_FROM_EVENTS_C
#define  __INCLUDE_FROM_USB_DRIVER
#include "Events.h"

void USB_Event_Stub(void)
{
    7e74:	08 95       	ret

00007e76 <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
    7e76:	cf 93       	push	r28
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
	if (USB_DeviceState != DEVICE_STATE_Unattached)
    7e78:	8e b3       	in	r24, 0x1e	; 30
    7e7a:	88 23       	and	r24, r24
    7e7c:	59 f0       	breq	.+22     	; 0x7e94 <USB_USBTask+0x1e>
			 */
			static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_GetCurrentEndpoint(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					return (UENUM & ENDPOINT_EPNUM_MASK);
    7e7e:	c0 91 e9 00 	lds	r28, 0x00E9
    7e82:	c7 70       	andi	r28, 0x07	; 7
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7e84:	10 92 e9 00 	sts	0x00E9, r1
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    7e88:	80 91 e8 00 	lds	r24, 0x00E8
	{
		uint8_t PrevEndpoint = Endpoint_GetCurrentEndpoint();

		Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);

		if (Endpoint_IsSETUPReceived())
    7e8c:	83 fd       	sbrc	r24, 3
		  USB_Device_ProcessControlRequest();
    7e8e:	fd de       	rcall	.-518    	; 0x7c8a <USB_Device_ProcessControlRequest>
    7e90:	c0 93 e9 00 	sts	0x00E9, r28
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    7e94:	cf 91       	pop	r28
		if (USB_CurrentMode == USB_MODE_Device)
		  USB_DeviceTask();
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#endif
}
    7e96:	08 95       	ret

00007e98 <__tablejump2__>:
    7e98:	ee 0f       	add	r30, r30
    7e9a:	ff 1f       	adc	r31, r31

00007e9c <__tablejump__>:
    7e9c:	05 90       	lpm	r0, Z+
    7e9e:	f4 91       	lpm	r31, Z
    7ea0:	e0 2d       	mov	r30, r0
    7ea2:	09 94       	ijmp

00007ea4 <__eerd_byte_m32u4>:
    7ea4:	f9 99       	sbic	0x1f, 1	; 31
    7ea6:	fe cf       	rjmp	.-4      	; 0x7ea4 <__eerd_byte_m32u4>
    7ea8:	92 bd       	out	0x22, r25	; 34
    7eaa:	81 bd       	out	0x21, r24	; 33
    7eac:	f8 9a       	sbi	0x1f, 0	; 31
    7eae:	99 27       	eor	r25, r25
    7eb0:	80 b5       	in	r24, 0x20	; 32
    7eb2:	08 95       	ret

00007eb4 <__eewr_byte_m32u4>:
    7eb4:	26 2f       	mov	r18, r22

00007eb6 <__eewr_r18_m32u4>:
    7eb6:	f9 99       	sbic	0x1f, 1	; 31
    7eb8:	fe cf       	rjmp	.-4      	; 0x7eb6 <__eewr_r18_m32u4>
    7eba:	1f ba       	out	0x1f, r1	; 31
    7ebc:	92 bd       	out	0x22, r25	; 34
    7ebe:	81 bd       	out	0x21, r24	; 33
    7ec0:	20 bd       	out	0x20, r18	; 32
    7ec2:	0f b6       	in	r0, 0x3f	; 63
    7ec4:	f8 94       	cli
    7ec6:	fa 9a       	sbi	0x1f, 2	; 31
    7ec8:	f9 9a       	sbi	0x1f, 1	; 31
    7eca:	0f be       	out	0x3f, r0	; 63
    7ecc:	01 96       	adiw	r24, 0x01	; 1
    7ece:	08 95       	ret

00007ed0 <_exit>:
    7ed0:	f8 94       	cli

00007ed2 <__stop_program>:
    7ed2:	ff cf       	rjmp	.-2      	; 0x7ed2 <__stop_program>
