#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e4e4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e4e660 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e412d0 .functor NOT 1, L_0x1e9a400, C4<0>, C4<0>, C4<0>;
L_0x1e9a1e0 .functor XOR 2, L_0x1e9a080, L_0x1e9a140, C4<00>, C4<00>;
L_0x1e9a2f0 .functor XOR 2, L_0x1e9a1e0, L_0x1e9a250, C4<00>, C4<00>;
v0x1e96180_0 .net *"_ivl_10", 1 0, L_0x1e9a250;  1 drivers
v0x1e96280_0 .net *"_ivl_12", 1 0, L_0x1e9a2f0;  1 drivers
v0x1e96360_0 .net *"_ivl_2", 1 0, L_0x1e99600;  1 drivers
v0x1e96420_0 .net *"_ivl_4", 1 0, L_0x1e9a080;  1 drivers
v0x1e96500_0 .net *"_ivl_6", 1 0, L_0x1e9a140;  1 drivers
v0x1e96630_0 .net *"_ivl_8", 1 0, L_0x1e9a1e0;  1 drivers
v0x1e96710_0 .net "a", 0 0, v0x1e93920_0;  1 drivers
v0x1e967b0_0 .net "b", 0 0, v0x1e939c0_0;  1 drivers
v0x1e96850_0 .net "c", 0 0, v0x1e93a60_0;  1 drivers
v0x1e968f0_0 .var "clk", 0 0;
v0x1e96990_0 .net "d", 0 0, v0x1e93ba0_0;  1 drivers
v0x1e96a30_0 .net "out_pos_dut", 0 0, L_0x1e99e20;  1 drivers
v0x1e96ad0_0 .net "out_pos_ref", 0 0, L_0x1e98110;  1 drivers
v0x1e96b70_0 .net "out_sop_dut", 0 0, L_0x1e991a0;  1 drivers
v0x1e96c10_0 .net "out_sop_ref", 0 0, L_0x1e6e0d0;  1 drivers
v0x1e96cb0_0 .var/2u "stats1", 223 0;
v0x1e96d50_0 .var/2u "strobe", 0 0;
v0x1e96f00_0 .net "tb_match", 0 0, L_0x1e9a400;  1 drivers
v0x1e96fd0_0 .net "tb_mismatch", 0 0, L_0x1e412d0;  1 drivers
v0x1e97070_0 .net "wavedrom_enable", 0 0, v0x1e93e70_0;  1 drivers
v0x1e97140_0 .net "wavedrom_title", 511 0, v0x1e93f10_0;  1 drivers
L_0x1e99600 .concat [ 1 1 0 0], L_0x1e98110, L_0x1e6e0d0;
L_0x1e9a080 .concat [ 1 1 0 0], L_0x1e98110, L_0x1e6e0d0;
L_0x1e9a140 .concat [ 1 1 0 0], L_0x1e99e20, L_0x1e991a0;
L_0x1e9a250 .concat [ 1 1 0 0], L_0x1e98110, L_0x1e6e0d0;
L_0x1e9a400 .cmp/eeq 2, L_0x1e99600, L_0x1e9a2f0;
S_0x1e4e7f0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e4e660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e416b0 .functor AND 1, v0x1e93a60_0, v0x1e93ba0_0, C4<1>, C4<1>;
L_0x1e41a90 .functor NOT 1, v0x1e93920_0, C4<0>, C4<0>, C4<0>;
L_0x1e41e70 .functor NOT 1, v0x1e939c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e420f0 .functor AND 1, L_0x1e41a90, L_0x1e41e70, C4<1>, C4<1>;
L_0x1e59060 .functor AND 1, L_0x1e420f0, v0x1e93a60_0, C4<1>, C4<1>;
L_0x1e6e0d0 .functor OR 1, L_0x1e416b0, L_0x1e59060, C4<0>, C4<0>;
L_0x1e97590 .functor NOT 1, v0x1e939c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e97600 .functor OR 1, L_0x1e97590, v0x1e93ba0_0, C4<0>, C4<0>;
L_0x1e97710 .functor AND 1, v0x1e93a60_0, L_0x1e97600, C4<1>, C4<1>;
L_0x1e977d0 .functor NOT 1, v0x1e93920_0, C4<0>, C4<0>, C4<0>;
L_0x1e978a0 .functor OR 1, L_0x1e977d0, v0x1e939c0_0, C4<0>, C4<0>;
L_0x1e97910 .functor AND 1, L_0x1e97710, L_0x1e978a0, C4<1>, C4<1>;
L_0x1e97a90 .functor NOT 1, v0x1e939c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e97b00 .functor OR 1, L_0x1e97a90, v0x1e93ba0_0, C4<0>, C4<0>;
L_0x1e97a20 .functor AND 1, v0x1e93a60_0, L_0x1e97b00, C4<1>, C4<1>;
L_0x1e97c90 .functor NOT 1, v0x1e93920_0, C4<0>, C4<0>, C4<0>;
L_0x1e97d90 .functor OR 1, L_0x1e97c90, v0x1e93ba0_0, C4<0>, C4<0>;
L_0x1e97e50 .functor AND 1, L_0x1e97a20, L_0x1e97d90, C4<1>, C4<1>;
L_0x1e98000 .functor XNOR 1, L_0x1e97910, L_0x1e97e50, C4<0>, C4<0>;
v0x1e40c00_0 .net *"_ivl_0", 0 0, L_0x1e416b0;  1 drivers
v0x1e41000_0 .net *"_ivl_12", 0 0, L_0x1e97590;  1 drivers
v0x1e413e0_0 .net *"_ivl_14", 0 0, L_0x1e97600;  1 drivers
v0x1e417c0_0 .net *"_ivl_16", 0 0, L_0x1e97710;  1 drivers
v0x1e41ba0_0 .net *"_ivl_18", 0 0, L_0x1e977d0;  1 drivers
v0x1e41f80_0 .net *"_ivl_2", 0 0, L_0x1e41a90;  1 drivers
v0x1e42200_0 .net *"_ivl_20", 0 0, L_0x1e978a0;  1 drivers
v0x1e91e90_0 .net *"_ivl_24", 0 0, L_0x1e97a90;  1 drivers
v0x1e91f70_0 .net *"_ivl_26", 0 0, L_0x1e97b00;  1 drivers
v0x1e92050_0 .net *"_ivl_28", 0 0, L_0x1e97a20;  1 drivers
v0x1e92130_0 .net *"_ivl_30", 0 0, L_0x1e97c90;  1 drivers
v0x1e92210_0 .net *"_ivl_32", 0 0, L_0x1e97d90;  1 drivers
v0x1e922f0_0 .net *"_ivl_36", 0 0, L_0x1e98000;  1 drivers
L_0x7f9f0995c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e923b0_0 .net *"_ivl_38", 0 0, L_0x7f9f0995c018;  1 drivers
v0x1e92490_0 .net *"_ivl_4", 0 0, L_0x1e41e70;  1 drivers
v0x1e92570_0 .net *"_ivl_6", 0 0, L_0x1e420f0;  1 drivers
v0x1e92650_0 .net *"_ivl_8", 0 0, L_0x1e59060;  1 drivers
v0x1e92730_0 .net "a", 0 0, v0x1e93920_0;  alias, 1 drivers
v0x1e927f0_0 .net "b", 0 0, v0x1e939c0_0;  alias, 1 drivers
v0x1e928b0_0 .net "c", 0 0, v0x1e93a60_0;  alias, 1 drivers
v0x1e92970_0 .net "d", 0 0, v0x1e93ba0_0;  alias, 1 drivers
v0x1e92a30_0 .net "out_pos", 0 0, L_0x1e98110;  alias, 1 drivers
v0x1e92af0_0 .net "out_sop", 0 0, L_0x1e6e0d0;  alias, 1 drivers
v0x1e92bb0_0 .net "pos0", 0 0, L_0x1e97910;  1 drivers
v0x1e92c70_0 .net "pos1", 0 0, L_0x1e97e50;  1 drivers
L_0x1e98110 .functor MUXZ 1, L_0x7f9f0995c018, L_0x1e97910, L_0x1e98000, C4<>;
S_0x1e92df0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e4e660;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e93920_0 .var "a", 0 0;
v0x1e939c0_0 .var "b", 0 0;
v0x1e93a60_0 .var "c", 0 0;
v0x1e93b00_0 .net "clk", 0 0, v0x1e968f0_0;  1 drivers
v0x1e93ba0_0 .var "d", 0 0;
v0x1e93c90_0 .var/2u "fail", 0 0;
v0x1e93d30_0 .var/2u "fail1", 0 0;
v0x1e93dd0_0 .net "tb_match", 0 0, L_0x1e9a400;  alias, 1 drivers
v0x1e93e70_0 .var "wavedrom_enable", 0 0;
v0x1e93f10_0 .var "wavedrom_title", 511 0;
E_0x1e4ce40/0 .event negedge, v0x1e93b00_0;
E_0x1e4ce40/1 .event posedge, v0x1e93b00_0;
E_0x1e4ce40 .event/or E_0x1e4ce40/0, E_0x1e4ce40/1;
S_0x1e93120 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e92df0;
 .timescale -12 -12;
v0x1e93360_0 .var/2s "i", 31 0;
E_0x1e4cce0 .event posedge, v0x1e93b00_0;
S_0x1e93460 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e92df0;
 .timescale -12 -12;
v0x1e93660_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e93740 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e92df0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e940f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e4e660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e982c0 .functor NOT 1, v0x1e93920_0, C4<0>, C4<0>, C4<0>;
L_0x1e98350 .functor NOT 1, v0x1e939c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e984f0 .functor AND 1, L_0x1e982c0, L_0x1e98350, C4<1>, C4<1>;
L_0x1e98600 .functor AND 1, L_0x1e984f0, v0x1e93a60_0, C4<1>, C4<1>;
L_0x1e98800 .functor AND 1, L_0x1e98600, v0x1e93ba0_0, C4<1>, C4<1>;
L_0x1e989d0 .functor AND 1, v0x1e93920_0, v0x1e939c0_0, C4<1>, C4<1>;
L_0x1e98b90 .functor AND 1, L_0x1e989d0, v0x1e93a60_0, C4<1>, C4<1>;
L_0x1e98c50 .functor AND 1, L_0x1e98b90, v0x1e93ba0_0, C4<1>, C4<1>;
L_0x1e98d60 .functor OR 1, L_0x1e98800, L_0x1e98c50, C4<0>, C4<0>;
L_0x1e98e70 .functor NOT 1, v0x1e93920_0, C4<0>, C4<0>, C4<0>;
L_0x1e98f40 .functor AND 1, L_0x1e98e70, v0x1e939c0_0, C4<1>, C4<1>;
L_0x1e98fb0 .functor AND 1, L_0x1e98f40, v0x1e93a60_0, C4<1>, C4<1>;
L_0x1e990e0 .functor AND 1, L_0x1e98fb0, v0x1e93ba0_0, C4<1>, C4<1>;
L_0x1e991a0 .functor OR 1, L_0x1e98d60, L_0x1e990e0, C4<0>, C4<0>;
L_0x1e99070 .functor OR 1, v0x1e939c0_0, v0x1e93a60_0, C4<0>, C4<0>;
L_0x1e99380 .functor OR 1, L_0x1e99070, v0x1e93ba0_0, C4<0>, C4<0>;
L_0x1e994d0 .functor NOT 1, v0x1e939c0_0, C4<0>, C4<0>, C4<0>;
L_0x1e99540 .functor OR 1, v0x1e93920_0, L_0x1e994d0, C4<0>, C4<0>;
L_0x1e996a0 .functor NOT 1, v0x1e93a60_0, C4<0>, C4<0>, C4<0>;
L_0x1e99710 .functor OR 1, L_0x1e99540, L_0x1e996a0, C4<0>, C4<0>;
L_0x1e998d0 .functor AND 1, L_0x1e99380, L_0x1e99710, C4<1>, C4<1>;
L_0x1e999e0 .functor NOT 1, v0x1e93a60_0, C4<0>, C4<0>, C4<0>;
L_0x1e99b10 .functor OR 1, v0x1e93920_0, L_0x1e999e0, C4<0>, C4<0>;
L_0x1e99bd0 .functor NOT 1, v0x1e93ba0_0, C4<0>, C4<0>, C4<0>;
L_0x1e99d10 .functor OR 1, L_0x1e99b10, L_0x1e99bd0, C4<0>, C4<0>;
L_0x1e99e20 .functor AND 1, L_0x1e998d0, L_0x1e99d10, C4<1>, C4<1>;
v0x1e942b0_0 .net *"_ivl_0", 0 0, L_0x1e982c0;  1 drivers
v0x1e94390_0 .net *"_ivl_10", 0 0, L_0x1e989d0;  1 drivers
v0x1e94470_0 .net *"_ivl_12", 0 0, L_0x1e98b90;  1 drivers
v0x1e94560_0 .net *"_ivl_14", 0 0, L_0x1e98c50;  1 drivers
v0x1e94640_0 .net *"_ivl_16", 0 0, L_0x1e98d60;  1 drivers
v0x1e94770_0 .net *"_ivl_18", 0 0, L_0x1e98e70;  1 drivers
v0x1e94850_0 .net *"_ivl_2", 0 0, L_0x1e98350;  1 drivers
v0x1e94930_0 .net *"_ivl_20", 0 0, L_0x1e98f40;  1 drivers
v0x1e94a10_0 .net *"_ivl_22", 0 0, L_0x1e98fb0;  1 drivers
v0x1e94b80_0 .net *"_ivl_24", 0 0, L_0x1e990e0;  1 drivers
v0x1e94c60_0 .net *"_ivl_28", 0 0, L_0x1e99070;  1 drivers
v0x1e94d40_0 .net *"_ivl_30", 0 0, L_0x1e99380;  1 drivers
v0x1e94e20_0 .net *"_ivl_32", 0 0, L_0x1e994d0;  1 drivers
v0x1e94f00_0 .net *"_ivl_34", 0 0, L_0x1e99540;  1 drivers
v0x1e94fe0_0 .net *"_ivl_36", 0 0, L_0x1e996a0;  1 drivers
v0x1e950c0_0 .net *"_ivl_38", 0 0, L_0x1e99710;  1 drivers
v0x1e951a0_0 .net *"_ivl_4", 0 0, L_0x1e984f0;  1 drivers
v0x1e95390_0 .net *"_ivl_40", 0 0, L_0x1e998d0;  1 drivers
v0x1e95470_0 .net *"_ivl_42", 0 0, L_0x1e999e0;  1 drivers
v0x1e95550_0 .net *"_ivl_44", 0 0, L_0x1e99b10;  1 drivers
v0x1e95630_0 .net *"_ivl_46", 0 0, L_0x1e99bd0;  1 drivers
v0x1e95710_0 .net *"_ivl_48", 0 0, L_0x1e99d10;  1 drivers
v0x1e957f0_0 .net *"_ivl_6", 0 0, L_0x1e98600;  1 drivers
v0x1e958d0_0 .net *"_ivl_8", 0 0, L_0x1e98800;  1 drivers
v0x1e959b0_0 .net "a", 0 0, v0x1e93920_0;  alias, 1 drivers
v0x1e95a50_0 .net "b", 0 0, v0x1e939c0_0;  alias, 1 drivers
v0x1e95b40_0 .net "c", 0 0, v0x1e93a60_0;  alias, 1 drivers
v0x1e95c30_0 .net "d", 0 0, v0x1e93ba0_0;  alias, 1 drivers
v0x1e95d20_0 .net "out_pos", 0 0, L_0x1e99e20;  alias, 1 drivers
v0x1e95de0_0 .net "out_sop", 0 0, L_0x1e991a0;  alias, 1 drivers
S_0x1e95f60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e4e660;
 .timescale -12 -12;
E_0x1e369f0 .event anyedge, v0x1e96d50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e96d50_0;
    %nor/r;
    %assign/vec4 v0x1e96d50_0, 0;
    %wait E_0x1e369f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e92df0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e93c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e93d30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e92df0;
T_4 ;
    %wait E_0x1e4ce40;
    %load/vec4 v0x1e93dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e93c90_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e92df0;
T_5 ;
    %wait E_0x1e4cce0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %wait E_0x1e4cce0;
    %load/vec4 v0x1e93c90_0;
    %store/vec4 v0x1e93d30_0, 0, 1;
    %fork t_1, S_0x1e93120;
    %jmp t_0;
    .scope S_0x1e93120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e93360_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e93360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e4cce0;
    %load/vec4 v0x1e93360_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e93360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e93360_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e92df0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e4ce40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e939c0_0, 0;
    %assign/vec4 v0x1e93920_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e93c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e93d30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e4e660;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e968f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e96d50_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e4e660;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e968f0_0;
    %inv;
    %store/vec4 v0x1e968f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e4e660;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e93b00_0, v0x1e96fd0_0, v0x1e96710_0, v0x1e967b0_0, v0x1e96850_0, v0x1e96990_0, v0x1e96c10_0, v0x1e96b70_0, v0x1e96ad0_0, v0x1e96a30_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e4e660;
T_9 ;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e4e660;
T_10 ;
    %wait E_0x1e4ce40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e96cb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e96cb0_0, 4, 32;
    %load/vec4 v0x1e96f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e96cb0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e96cb0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e96cb0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e96c10_0;
    %load/vec4 v0x1e96c10_0;
    %load/vec4 v0x1e96b70_0;
    %xor;
    %load/vec4 v0x1e96c10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e96cb0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e96cb0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e96ad0_0;
    %load/vec4 v0x1e96ad0_0;
    %load/vec4 v0x1e96a30_0;
    %xor;
    %load/vec4 v0x1e96ad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e96cb0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e96cb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e96cb0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter0/response0/top_module.sv";
