// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pyr_dense_optical_flow_accel_Array2xfMat_32_3_1080_1920_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        streamFlowin_mat_436_din,
        streamFlowin_mat_436_full_n,
        streamFlowin_mat_436_write,
        srcPtr_dout,
        srcPtr_empty_n,
        srcPtr_read,
        dstMat_1_dout,
        dstMat_1_empty_n,
        dstMat_1_read,
        dstMat_2_dout,
        dstMat_2_empty_n,
        dstMat_2_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [31:0] m_axi_gmem3_WDATA;
output  [3:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [31:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
output  [31:0] streamFlowin_mat_436_din;
input   streamFlowin_mat_436_full_n;
output   streamFlowin_mat_436_write;
input  [63:0] srcPtr_dout;
input   srcPtr_empty_n;
output   srcPtr_read;
input  [31:0] dstMat_1_dout;
input   dstMat_1_empty_n;
output   dstMat_1_read;
input  [31:0] dstMat_2_dout;
input   dstMat_2_empty_n;
output   dstMat_2_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem3_ARVALID;
reg m_axi_gmem3_RREADY;
reg streamFlowin_mat_436_write;
reg srcPtr_read;
reg dstMat_1_read;
reg dstMat_2_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    srcPtr_blk_n;
reg    dstMat_1_blk_n;
reg    dstMat_2_blk_n;
reg   [63:0] srcPtr_read_reg_70;
reg    ap_block_state1;
reg   [31:0] dstMat_1_read_reg_75;
reg   [31:0] dstMat_2_read_reg_80;
wire    grp_Axi2Mat_fu_56_m_axi_gmem3_AWVALID;
wire   [63:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWADDR;
wire   [0:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWID;
wire   [31:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWLEN;
wire   [2:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWBURST;
wire   [1:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWPROT;
wire   [3:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWQOS;
wire   [3:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWREGION;
wire   [0:0] grp_Axi2Mat_fu_56_m_axi_gmem3_AWUSER;
wire    grp_Axi2Mat_fu_56_m_axi_gmem3_WVALID;
wire   [31:0] grp_Axi2Mat_fu_56_m_axi_gmem3_WDATA;
wire   [3:0] grp_Axi2Mat_fu_56_m_axi_gmem3_WSTRB;
wire    grp_Axi2Mat_fu_56_m_axi_gmem3_WLAST;
wire   [0:0] grp_Axi2Mat_fu_56_m_axi_gmem3_WID;
wire   [0:0] grp_Axi2Mat_fu_56_m_axi_gmem3_WUSER;
wire    grp_Axi2Mat_fu_56_m_axi_gmem3_ARVALID;
wire   [63:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARADDR;
wire   [0:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARID;
wire   [31:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARLEN;
wire   [2:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARBURST;
wire   [1:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARPROT;
wire   [3:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARQOS;
wire   [3:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARREGION;
wire   [0:0] grp_Axi2Mat_fu_56_m_axi_gmem3_ARUSER;
wire    grp_Axi2Mat_fu_56_m_axi_gmem3_RREADY;
wire    grp_Axi2Mat_fu_56_m_axi_gmem3_BREADY;
wire   [31:0] grp_Axi2Mat_fu_56_streamFlowin_mat_436_din;
wire    grp_Axi2Mat_fu_56_streamFlowin_mat_436_write;
wire    grp_Axi2Mat_fu_56_ap_start;
wire    grp_Axi2Mat_fu_56_ap_done;
wire    grp_Axi2Mat_fu_56_ap_ready;
wire    grp_Axi2Mat_fu_56_ap_idle;
reg    grp_Axi2Mat_fu_56_ap_continue;
reg    grp_Axi2Mat_fu_56_ap_start_reg;
reg    ap_block_state1_ignore_call10;
wire    ap_CS_fsm_state2;
wire    ap_sync_grp_Axi2Mat_fu_56_ap_ready;
wire    ap_sync_grp_Axi2Mat_fu_56_ap_done;
reg    ap_block_state2_on_subcall_done;
reg    ap_sync_reg_grp_Axi2Mat_fu_56_ap_ready;
reg    ap_sync_reg_grp_Axi2Mat_fu_56_ap_done;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 grp_Axi2Mat_fu_56_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_Axi2Mat_fu_56_ap_ready = 1'b0;
#0 ap_sync_reg_grp_Axi2Mat_fu_56_ap_done = 1'b0;
end

pyr_dense_optical_flow_accel_Axi2Mat grp_Axi2Mat_fu_56(
    .m_axi_gmem3_AWVALID(grp_Axi2Mat_fu_56_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(grp_Axi2Mat_fu_56_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_Axi2Mat_fu_56_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_Axi2Mat_fu_56_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_Axi2Mat_fu_56_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_Axi2Mat_fu_56_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_Axi2Mat_fu_56_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_Axi2Mat_fu_56_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_Axi2Mat_fu_56_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_Axi2Mat_fu_56_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_Axi2Mat_fu_56_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_Axi2Mat_fu_56_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_Axi2Mat_fu_56_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(grp_Axi2Mat_fu_56_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_Axi2Mat_fu_56_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_Axi2Mat_fu_56_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_Axi2Mat_fu_56_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_Axi2Mat_fu_56_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_Axi2Mat_fu_56_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(m_axi_gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(grp_Axi2Mat_fu_56_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_Axi2Mat_fu_56_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_Axi2Mat_fu_56_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_Axi2Mat_fu_56_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_Axi2Mat_fu_56_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_Axi2Mat_fu_56_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_Axi2Mat_fu_56_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_Axi2Mat_fu_56_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_Axi2Mat_fu_56_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_Axi2Mat_fu_56_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_Axi2Mat_fu_56_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(m_axi_gmem3_RVALID),
    .m_axi_gmem3_RREADY(grp_Axi2Mat_fu_56_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(m_axi_gmem3_RDATA),
    .m_axi_gmem3_RLAST(m_axi_gmem3_RLAST),
    .m_axi_gmem3_RID(m_axi_gmem3_RID),
    .m_axi_gmem3_RUSER(m_axi_gmem3_RUSER),
    .m_axi_gmem3_RRESP(m_axi_gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(grp_Axi2Mat_fu_56_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .streamFlowin_mat_436_din(grp_Axi2Mat_fu_56_streamFlowin_mat_436_din),
    .streamFlowin_mat_436_full_n(streamFlowin_mat_436_full_n),
    .streamFlowin_mat_436_write(grp_Axi2Mat_fu_56_streamFlowin_mat_436_write),
    .din(srcPtr_read_reg_70),
    .rows(dstMat_1_read_reg_75),
    .cols(dstMat_2_read_reg_80),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .din_ap_vld(1'b1),
    .rows_ap_vld(1'b1),
    .cols_ap_vld(1'b1),
    .ap_start(grp_Axi2Mat_fu_56_ap_start),
    .ap_done(grp_Axi2Mat_fu_56_ap_done),
    .ap_ready(grp_Axi2Mat_fu_56_ap_ready),
    .ap_idle(grp_Axi2Mat_fu_56_ap_idle),
    .ap_continue(grp_Axi2Mat_fu_56_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_Axi2Mat_fu_56_ap_done <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            ap_sync_reg_grp_Axi2Mat_fu_56_ap_done <= 1'b0;
        end else if ((grp_Axi2Mat_fu_56_ap_done == 1'b1)) begin
            ap_sync_reg_grp_Axi2Mat_fu_56_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_Axi2Mat_fu_56_ap_ready <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
            ap_sync_reg_grp_Axi2Mat_fu_56_ap_ready <= 1'b0;
        end else if ((grp_Axi2Mat_fu_56_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_Axi2Mat_fu_56_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Axi2Mat_fu_56_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state2) & (ap_sync_grp_Axi2Mat_fu_56_ap_ready == 1'b0)) | (~((dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
            grp_Axi2Mat_fu_56_ap_start_reg <= 1'b1;
        end else if ((grp_Axi2Mat_fu_56_ap_ready == 1'b1)) begin
            grp_Axi2Mat_fu_56_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_1_read_reg_75 <= dstMat_1_dout;
        dstMat_2_read_reg_80 <= dstMat_2_dout;
        srcPtr_read_reg_70 <= srcPtr_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_1_blk_n = dstMat_1_empty_n;
    end else begin
        dstMat_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_1_read = 1'b1;
    end else begin
        dstMat_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_2_blk_n = dstMat_2_empty_n;
    end else begin
        dstMat_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        dstMat_2_read = 1'b1;
    end else begin
        dstMat_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
        grp_Axi2Mat_fu_56_ap_continue = 1'b1;
    end else begin
        grp_Axi2Mat_fu_56_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem3_ARVALID = grp_Axi2Mat_fu_56_m_axi_gmem3_ARVALID;
    end else begin
        m_axi_gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem3_RREADY = grp_Axi2Mat_fu_56_m_axi_gmem3_RREADY;
    end else begin
        m_axi_gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcPtr_blk_n = srcPtr_empty_n;
    end else begin
        srcPtr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcPtr_read = 1'b1;
    end else begin
        srcPtr_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        streamFlowin_mat_436_write = grp_Axi2Mat_fu_56_streamFlowin_mat_436_write;
    end else begin
        streamFlowin_mat_436_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call10 = ((dstMat_2_empty_n == 1'b0) | (dstMat_1_empty_n == 1'b0) | (srcPtr_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((ap_sync_grp_Axi2Mat_fu_56_ap_ready & ap_sync_grp_Axi2Mat_fu_56_ap_done) == 1'b0);
end

assign ap_sync_grp_Axi2Mat_fu_56_ap_done = (grp_Axi2Mat_fu_56_ap_done | ap_sync_reg_grp_Axi2Mat_fu_56_ap_done);

assign ap_sync_grp_Axi2Mat_fu_56_ap_ready = (grp_Axi2Mat_fu_56_ap_ready | ap_sync_reg_grp_Axi2Mat_fu_56_ap_ready);

assign grp_Axi2Mat_fu_56_ap_start = grp_Axi2Mat_fu_56_ap_start_reg;

assign m_axi_gmem3_ARADDR = grp_Axi2Mat_fu_56_m_axi_gmem3_ARADDR;

assign m_axi_gmem3_ARBURST = grp_Axi2Mat_fu_56_m_axi_gmem3_ARBURST;

assign m_axi_gmem3_ARCACHE = grp_Axi2Mat_fu_56_m_axi_gmem3_ARCACHE;

assign m_axi_gmem3_ARID = grp_Axi2Mat_fu_56_m_axi_gmem3_ARID;

assign m_axi_gmem3_ARLEN = grp_Axi2Mat_fu_56_m_axi_gmem3_ARLEN;

assign m_axi_gmem3_ARLOCK = grp_Axi2Mat_fu_56_m_axi_gmem3_ARLOCK;

assign m_axi_gmem3_ARPROT = grp_Axi2Mat_fu_56_m_axi_gmem3_ARPROT;

assign m_axi_gmem3_ARQOS = grp_Axi2Mat_fu_56_m_axi_gmem3_ARQOS;

assign m_axi_gmem3_ARREGION = grp_Axi2Mat_fu_56_m_axi_gmem3_ARREGION;

assign m_axi_gmem3_ARSIZE = grp_Axi2Mat_fu_56_m_axi_gmem3_ARSIZE;

assign m_axi_gmem3_ARUSER = grp_Axi2Mat_fu_56_m_axi_gmem3_ARUSER;

assign m_axi_gmem3_AWADDR = 64'd0;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd0;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_AWVALID = 1'b0;

assign m_axi_gmem3_BREADY = 1'b0;

assign m_axi_gmem3_WDATA = 32'd0;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 4'd0;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem3_WVALID = 1'b0;

assign streamFlowin_mat_436_din = grp_Axi2Mat_fu_56_streamFlowin_mat_436_din;

endmodule //pyr_dense_optical_flow_accel_Array2xfMat_32_3_1080_1920_1_s
