{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576657273188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576657273188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 11:51:12 2019 " "Processing started: Wed Dec 18 11:51:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576657273188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576657273188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA4 -c CA4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA4 -c CA4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576657273188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576657273720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "Mux.sv" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576657273789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576657273789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sreg6_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sreg6_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SReg6 " "Found entity 1: SReg6" {  } { { "Sreg6_2.sv" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/Sreg6_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576657273817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576657273817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smbs_verilog.sv 1 1 " "Found 1 design units, including 1 entities, in source file smbs_verilog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 smbs " "Found entity 1: smbs" {  } { { "SMBS_Verilog.sv" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/SMBS_Verilog.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576657273823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576657273823 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.sv(4) " "Verilog HDL information at Controller.sv(4): always construct contains both blocking and non-blocking assignments" {  } { { "Controller.sv" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/Controller.sv" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576657273831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Controller.sv" "" { Text "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576657273832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576657273832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CA4 " "Found entity 1: CA4" {  } { { "CA4.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/CA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576657273844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576657273844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CA4 " "Elaborating entity \"CA4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576657273910 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "Q_port\[0..3\] SReg6 inst " "Incorrect connector style at port \"Q_port\[0..3\]\" for symbol \"inst\" of type SReg6" {  } { { "CA4.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/CA4.bdf" { { 224 664 840 224 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Quartus II" 0 -1 1576657273913 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "Q_line\[0..1\] SReg6 inst " "Incorrect connector style at port \"Q_line\[0..1\]\" for symbol \"inst\" of type SReg6" {  } { { "CA4.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/CA4.bdf" { { 240 664 792 240 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Quartus II" 0 -1 1576657273913 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "P_select\[3..0\] smbs inst2 " "Incorrect connector style at port \"P_select\[3..0\]\" for symbol \"inst2\" of type smbs" {  } { { "CA4.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/CA4.bdf" { { 304 840 936 304 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Quartus II" 0 -1 1576657273913 ""}
{ "Error" "EGDFX_INCORRECT_PORT_CONNECTOR_STYLE" "L_select\[1..0\] smbs inst2 " "Incorrect connector style at port \"L_select\[1..0\]\" for symbol \"inst2\" of type smbs" {  } { { "CA4.bdf" "" { Schematic "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/CA4.bdf" { { 320 792 936 320 "" "" } } } }  } 0 275029 "Incorrect connector style at port \"%1!s!\" for symbol \"%3!s!\" of type %2!s!" 0 0 "Quartus II" 0 -1 1576657273915 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1576657273915 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/output_files/CA4.map.smsg " "Generated suppressed messages file C:/Users/rasou/Desktop/University/University Courses/Digital Logic Design/Computer Assignments/CA4/output_files/CA4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576657273973 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576657274027 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 18 11:51:14 2019 " "Processing ended: Wed Dec 18 11:51:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576657274027 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576657274027 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576657274027 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576657274027 ""}
