0.7
2020.2
May 22 2024
19:03:11
E:/github/pruebas_ipd432/Modulos_utiles/ContadorN.sv,1726771579,systemVerilog,,E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/memory_unit.sv,,ContadorN,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/Modulos_utiles/EContadorN.sv,1728499949,systemVerilog,,E:/github/pruebas_ipd432/Modulos_utiles/EContadorN_1.sv,,EContadorN,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/Modulos_utiles/EContadorN_1.sv,1728502940,systemVerilog,,E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sim_1/new/testbench.sv,,EContadorN_1,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/Modulos_utiles/divisor_frec.sv,1724808649,systemVerilog,,E:/github/pruebas_ipd432/Modulos_utiles/EContadorN.sv,,divisor_frec,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/Modulos_utiles/uart/data_sync.v,1726588038,verilog,,E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_basic.v,,data_sync,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_basic.v,1726588038,verilog,,E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_baud_tick_gen.v,,uart_basic,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_baud_tick_gen.v,1726588038,verilog,,E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_rx.v,,uart_baud_tick_gen,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_rx.v,1726588038,verilog,,E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_tx.v,,uart_rx,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/Modulos_utiles/uart/uart_tx.v,1726588038,verilog,,,,uart_tx,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1728136556,verilog,,E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/blk_mem_gen_ff/sim/blk_mem_gen_ff.v,,blk_mem_gen_0,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/blk_mem_gen_ff/sim/blk_mem_gen_ff.v,1728162370,verilog,,E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/ila_real/sim/ila_real.v,,blk_mem_gen_ff,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1728229931,verilog,,E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,clk_wiz_0,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1728229931,verilog,,E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.gen/sources_1/ip/ila_real/sim/ila_real.v,1728224159,verilog,,E:/github/pruebas_ipd432/Modulos_utiles/uart/data_sync.v,,ila_real,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sim_1/new/testbench.sv,1728509273,systemVerilog,,,,testbench,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/TOP_module.sv,1728508292,systemVerilog,,E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/main_FSM.sv,,TOP_module,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/main_FSM.sv,1728510806,systemVerilog,,E:/github/pruebas_ipd432/Modulos_utiles/ContadorN.sv,,main_FSM,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
E:/github/pruebas_ipd432/TAREA_2_UART/TAREA_2_UART.srcs/sources_1/new/memory_unit.sv,1728507951,systemVerilog,,E:/github/pruebas_ipd432/Modulos_utiles/divisor_frec.sv,,memory_unit,,uvm,../../../../TAREA_2_UART.ip_user_files/ipstatic,,,,,
