============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 21 2023  11:12:44 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (201 ps) Late External Delay Assertion at pin SUM[2]
          Group: I2O
     Startpoint: (F) P1[2]
          Clock: (R) VCLK
       Endpoint: (R) SUM[2]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_125_1  
  output_delay             133             counter.sdc_line_14_3002_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[2]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18431/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18432/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17399/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17400/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15293/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15294/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14195/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14196/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13706/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13707/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13254/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13255/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12597/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12598/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12017/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12018/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11706/z       (u)     in_0->z R     unmapped_or2           1  1.1     0    16     846    (-,-) 
  g11707/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11505/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11506/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11208/z       (u)     in_0->z R     unmapped_or2           1  1.1     0    16     918    (-,-) 
  g11209/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10879/z       (u)     in_0->z F     unmapped_or2           1  1.0     0    16     954    (-,-) 
  g10880/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[2]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (201 ps) Late External Delay Assertion at pin SUM[3]
          Group: I2O
     Startpoint: (F) P1[3]
          Clock: (R) VCLK
       Endpoint: (R) SUM[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_124_1  
  output_delay             133             counter.sdc_line_14_3001_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[3]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18419/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18420/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17383/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17384/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15312/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15313/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14225/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14226/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13294/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13295/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12920/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12921/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12579/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12580/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11935/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11936/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11496/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11497/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11203/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11204/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10894/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10895/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10616/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10617/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[3]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (201 ps) Late External Delay Assertion at pin SUM[4]
          Group: I2O
     Startpoint: (F) P1[4]
          Clock: (R) VCLK
       Endpoint: (R) SUM[4]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_123_1  
  output_delay             133             counter.sdc_line_14_3000_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[4]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18408/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18409/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17364/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17365/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15332/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15333/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14241/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14242/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13549/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13550/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13072/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13073/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12563/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12564/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11867/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11868/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11487/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11488/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11179/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11180/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10915/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10916/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10717/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10718/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[4]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (201 ps) Late External Delay Assertion at pin SUM[5]
          Group: I2O
     Startpoint: (F) P1[5]
          Clock: (R) VCLK
       Endpoint: (R) SUM[5]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_122_1  
  output_delay             133             counter.sdc_line_14_2999_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[5]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18399/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18400/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17344/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17345/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15353/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15354/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14269/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14270/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13669/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13670/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13240/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13241/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12544/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12545/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11836/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11837/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11461/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11462/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11067/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11068/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10990/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10991/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10580/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10581/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[5]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (201 ps) Late External Delay Assertion at pin SUM[6]
          Group: I2O
     Startpoint: (F) P1[6]
          Clock: (R) VCLK
       Endpoint: (R) SUM[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_121_1  
  output_delay             133             counter.sdc_line_14_2998_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[6]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18387/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18388/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17328/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17329/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15372/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15373/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14287/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14288/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13437/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13438/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12943/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12944/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12528/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12529/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11846/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11847/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11432/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11433/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11036/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11037/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10993/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10994/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10688/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10689/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[6]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (201 ps) Late External Delay Assertion at pin SUM[7]
          Group: I2O
     Startpoint: (F) P1[7]
          Clock: (R) VCLK
       Endpoint: (R) SUM[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_120_1  
  output_delay             133             counter.sdc_line_14_2997_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[7]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18376/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18377/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17309/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17310/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15391/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15392/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14303/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14304/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13722/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13723/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13149/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13150/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12509/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12510/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11969/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11970/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11400/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11401/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11076/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11077/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10969/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10970/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10592/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10593/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[7]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (201 ps) Late External Delay Assertion at pin SUM[8]
          Group: I2O
     Startpoint: (F) P1[8]
          Clock: (R) VCLK
       Endpoint: (R) SUM[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_119_1  
  output_delay             133             counter.sdc_line_14_2996_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[8]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18367/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18368/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17291/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17292/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15412/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15413/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14326/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14327/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13591/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13592/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12883/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12884/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12490/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12491/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12088/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12089/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11371/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11372/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11128/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11129/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10933/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10934/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10748/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10749/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[8]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (201 ps) Late External Delay Assertion at pin SUM[9]
          Group: I2O
     Startpoint: (F) P1[9]
          Clock: (R) VCLK
       Endpoint: (R) SUM[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_118_1  
  output_delay             133             counter.sdc_line_14_2995_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[9]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18355/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18356/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17275/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17276/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15431/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15432/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14351/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14352/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13455/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13456/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13124/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13125/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12474/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12475/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11766/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11767/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11341/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11342/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11168/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11169/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10903/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10904/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10645/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10646/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[9]         -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (201 ps) Late External Delay Assertion at pin SUM[10]
          Group: I2O
     Startpoint: (F) P1[10]
          Clock: (R) VCLK
       Endpoint: (R) SUM[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_117_1  
  output_delay             133             counter.sdc_line_14_2994_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[10]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18344/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18345/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17256/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17257/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15450/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15451/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14374/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14375/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13334/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13335/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12925/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12926/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12455/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12456/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12135/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12136/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11312/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11313/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11211/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11212/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10867/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10868/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10613/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10614/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[10]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (201 ps) Late External Delay Assertion at pin SUM[11]
          Group: I2O
     Startpoint: (F) P1[11]
          Clock: (R) VCLK
       Endpoint: (R) SUM[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_116_1  
  output_delay             133             counter.sdc_line_14_2993_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[11]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18335/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18336/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17239/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17240/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15473/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15474/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14397/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14398/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13736/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13737/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13260/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13261/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12439/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12440/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12040/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12041/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11284/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11285/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11259/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11260/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11020/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11021/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10589/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10590/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[11]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (201 ps) Late External Delay Assertion at pin SUM[12]
          Group: I2O
     Startpoint: (F) P1[12]
          Clock: (R) VCLK
       Endpoint: (R) SUM[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_115_1  
  output_delay             133             counter.sdc_line_14_2992_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[12]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18323/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18324/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17223/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17224/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15492/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15493/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14418/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14419/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13647/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13648/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13175/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13176/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12420/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12421/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12184/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12185/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11296/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11297/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11224/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11225/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10891/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10892/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10577/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10578/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[12]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (201 ps) Late External Delay Assertion at pin SUM[13]
          Group: I2O
     Startpoint: (F) P1[13]
          Clock: (R) VCLK
       Endpoint: (R) SUM[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_114_1  
  output_delay             133             counter.sdc_line_14_2991_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[13]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18312/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18313/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17204/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17205/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15512/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15513/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14435/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14436/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13572/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13573/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13163/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13164/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12401/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12402/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12080/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12081/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11338/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11339/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11162/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11163/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10927/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10928/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10721/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10722/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[13]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (201 ps) Late External Delay Assertion at pin SUM[14]
          Group: I2O
     Startpoint: (F) P1[14]
          Clock: (R) VCLK
       Endpoint: (R) SUM[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_113_1  
  output_delay             133             counter.sdc_line_14_2990_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[14]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18303/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18304/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17184/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17185/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15533/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15534/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14454/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14455/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13504/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13505/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12823/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12824/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12385/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12386/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12012/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12013/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11380/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11381/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11082/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11083/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10975/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10976/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10657/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10658/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[14]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (201 ps) Late External Delay Assertion at pin SUM[15]
          Group: I2O
     Startpoint: (F) P1[15]
          Clock: (R) VCLK
       Endpoint: (R) SUM[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_112_1  
  output_delay             133             counter.sdc_line_14_2989_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[15]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18291/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18292/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17168/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17169/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15552/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15553/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14479/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14480/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13407/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13408/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13243/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13244/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12368/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12369/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11918/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11919/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11429/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11430/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11027/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11028/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10996/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10997/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10736/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10737/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[15]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (201 ps) Late External Delay Assertion at pin SUM[16]
          Group: I2O
     Startpoint: (F) P1[16]
          Clock: (R) VCLK
       Endpoint: (R) SUM[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_111_1  
  output_delay             133             counter.sdc_line_14_2988_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[16]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18280/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18281/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17149/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17150/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15571/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15572/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14500/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14501/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13346/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13347/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13043/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13044/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12351/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12352/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11790/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11791/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11475/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11476/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11138/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11139/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10900/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10901/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10628/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10629/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[16]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (201 ps) Late External Delay Assertion at pin SUM[17]
          Group: I2O
     Startpoint: (F) P1[17]
          Clock: (R) VCLK
       Endpoint: (R) SUM[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_110_1  
  output_delay             133             counter.sdc_line_14_2987_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[17]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18271/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18272/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17131/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17132/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15592/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15593/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14524/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14525/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13654/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13655/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12912/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12913/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12778/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12779/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11795/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11796/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11513/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11514/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11269/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11270/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10846/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10847/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10553/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10554/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[17]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (201 ps) Late External Delay Assertion at pin SUM[18]
          Group: I2O
     Startpoint: (F) P1[18]
          Clock: (R) VCLK
       Endpoint: (R) SUM[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_109_1  
  output_delay             133             counter.sdc_line_14_2986_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[18]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18259/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18260/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17115/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17116/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15611/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15612/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14544/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14545/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13299/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13300/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13198/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13199/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12346/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12347/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12032/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12033/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11464/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11465/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11097/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11098/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11014/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11015/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10597/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10598/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[18]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (201 ps) Late External Delay Assertion at pin SUM[19]
          Group: I2O
     Startpoint: (F) P1[19]
          Clock: (R) VCLK
       Endpoint: (R) SUM[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_108_1  
  output_delay             133             counter.sdc_line_14_2985_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[19]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18248/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18249/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17096/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17097/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15630/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15631/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14563/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14564/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13319/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13320/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12982/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12983/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12354/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12355/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12177/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12178/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11394/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11395/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11092/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11093/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10957/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10958/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10681/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10682/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[19]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (201 ps) Late External Delay Assertion at pin SUM[20]
          Group: I2O
     Startpoint: (F) P1[20]
          Clock: (R) VCLK
       Endpoint: (R) SUM[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_107_1  
  output_delay             133             counter.sdc_line_14_2984_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[20]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18239/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18240/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17079/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17080/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15653/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15654/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14587/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14588/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13343/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13344/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12890/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12891/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12358/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12359/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12069/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12070/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11335/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11336/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11198/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11199/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10876/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10877/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10762/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10763/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[20]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (201 ps) Late External Delay Assertion at pin SUM[21]
          Group: I2O
     Startpoint: (F) P1[21]
          Clock: (R) VCLK
       Endpoint: (R) SUM[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_106_1  
  output_delay             133             counter.sdc_line_14_2983_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[21]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18227/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18228/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17063/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17064/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15672/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15673/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14610/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14611/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13368/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13369/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13130/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13131/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12364/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12365/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11952/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11953/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11279/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11280/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11256/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11257/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10858/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10859/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10745/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10746/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[21]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (201 ps) Late External Delay Assertion at pin SUM[22]
          Group: I2O
     Startpoint: (F) P1[22]
          Clock: (R) VCLK
       Endpoint: (R) SUM[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_105_1  
  output_delay             133             counter.sdc_line_14_2982_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[22]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18216/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18217/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17044/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17045/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15692/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15693/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14636/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14637/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13387/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13388/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13088/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13089/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12372/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12373/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11994/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11995/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11318/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11319/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11193/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11194/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10909/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10910/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10697/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10698/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[22]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (201 ps) Late External Delay Assertion at pin SUM[23]
          Group: I2O
     Startpoint: (F) P1[23]
          Clock: (R) VCLK
       Endpoint: (R) SUM[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_104_1  
  output_delay             133             counter.sdc_line_14_2981_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[23]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18207/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18208/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17024/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17025/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15713/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15714/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14655/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14656/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13404/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13405/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13186/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13187/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12376/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12377/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12156/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12157/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11361/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11362/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11119/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11120/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10954/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10955/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10733/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10734/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[23]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (201 ps) Late External Delay Assertion at pin SUM[24]
          Group: I2O
     Startpoint: (F) P1[24]
          Clock: (R) VCLK
       Endpoint: (R) SUM[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_103_1  
  output_delay             133             counter.sdc_line_14_2980_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[24]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18195/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18196/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17008/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17009/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15732/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15733/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14674/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14675/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13444/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13445/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12843/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12844/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12381/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12382/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11977/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11978/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11412/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11413/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11057/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11058/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10776/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10777/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10565/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10566/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[24]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (201 ps) Late External Delay Assertion at pin SUM[25]
          Group: I2O
     Startpoint: (F) P1[25]
          Clock: (R) VCLK
       Endpoint: (R) SUM[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_102_1  
  output_delay             133             counter.sdc_line_14_2979_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[25]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18184/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18185/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16989/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16990/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15751/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15752/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14695/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14696/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13470/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13471/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13023/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13024/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12388/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12389/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11824/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11825/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11451/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11452/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11073/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11074/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10960/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10961/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10621/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10622/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[25]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (201 ps) Late External Delay Assertion at pin SUM[26]
          Group: I2O
     Startpoint: (F) P1[26]
          Clock: (R) VCLK
       Endpoint: (R) SUM[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_101_1  
  output_delay             133             counter.sdc_line_14_2978_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[26]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18175/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18176/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16971/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16972/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15772/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15773/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14713/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14714/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13493/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13494/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13249/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13250/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12392/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12393/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11727/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11728/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11491/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11492/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11237/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11238/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10861/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10862/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10568/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10569/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[26]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (201 ps) Late External Delay Assertion at pin SUM[27]
          Group: I2O
     Startpoint: (F) P1[27]
          Clock: (R) VCLK
       Endpoint: (R) SUM[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_100_1  
  output_delay             133             counter.sdc_line_14_2977_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[27]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18163/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18164/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16955/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16956/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15791/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15792/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14734/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14735/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13525/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13526/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13026/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13027/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12397/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12398/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12180/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12181/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11517/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11518/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11253/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11254/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10873/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10874/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10601/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10602/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[27]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (201 ps) Late External Delay Assertion at pin SUM[28]
          Group: I2O
     Startpoint: (F) P1[28]
          Clock: (R) VCLK
       Endpoint: (R) SUM[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_99_1   
  output_delay             133             counter.sdc_line_14_2976_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[28]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18152/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18153/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16936/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16937/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15810/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15811/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14760/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14761/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13552/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13553/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12831/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12832/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12404/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12405/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12215/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12216/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11484/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11485/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11175/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11176/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10936/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10937/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10712/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10713/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[28]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (201 ps) Late External Delay Assertion at pin SUM[29]
          Group: I2O
     Startpoint: (F) P1[29]
          Clock: (R) VCLK
       Endpoint: (R) SUM[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_98_1   
  output_delay             133             counter.sdc_line_14_2975_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[29]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18143/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18144/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16919/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16920/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15833/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15834/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14778/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14779/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13563/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13564/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13109/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13110/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12408/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12409/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11744/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11745/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11458/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11459/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11086/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11087/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10999/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11000/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10556/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10557/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[29]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (201 ps) Late External Delay Assertion at pin SUM[30]
          Group: I2O
     Startpoint: (F) P1[30]
          Clock: (R) VCLK
       Endpoint: (R) SUM[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_97_1   
  output_delay             133             counter.sdc_line_14_2974_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[30]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18131/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18132/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16902/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16903/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15854/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15855/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14800/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14801/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13595/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13596/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12972/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12973/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12416/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12417/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11841/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11842/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11439/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11440/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11030/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11031/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11011/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11012/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10676/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10677/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[30]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (201 ps) Late External Delay Assertion at pin SUM[31]
          Group: I2O
     Startpoint: (F) P1[31]
          Clock: (R) VCLK
       Endpoint: (R) SUM[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_96_1   
  output_delay             133             counter.sdc_line_14_2973_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[31]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18120/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18121/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16881/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16882/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15873/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15874/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14816/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14817/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13620/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13621/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12781/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12782/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12423/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12424/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11989/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11990/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11406/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11407/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11070/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11071/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10972/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10973/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10539/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10540/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[31]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (201 ps) Late External Delay Assertion at pin SUM[32]
          Group: I2O
     Startpoint: (F) P1[32]
          Clock: (R) VCLK
       Endpoint: (R) SUM[32]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_95_1   
  output_delay             133             counter.sdc_line_14_2972_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[32]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18111/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18112/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16864/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16865/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15894/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15895/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14834/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14835/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13644/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13645/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13146/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13147/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12427/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12428/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12138/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12139/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11383/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11384/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11113/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11114/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10951/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10952/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10673/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10674/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[32]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (201 ps) Late External Delay Assertion at pin SUM[33]
          Group: I2O
     Startpoint: (F) P1[33]
          Clock: (R) VCLK
       Endpoint: (R) SUM[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_94_1   
  output_delay             133             counter.sdc_line_14_2971_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[33]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18099/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18100/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16848/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16849/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15913/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15914/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14858/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14859/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13676/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13677/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13004/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13005/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12435/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12436/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11749/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11750/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11355/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11356/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11150/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11151/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10921/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10922/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10573/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10574/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[33]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (201 ps) Late External Delay Assertion at pin SUM[34]
          Group: I2O
     Startpoint: (F) P1[34]
          Clock: (R) VCLK
       Endpoint: (R) SUM[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_93_1   
  output_delay             133             counter.sdc_line_14_2970_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[34]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18088/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18089/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16829/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16830/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15932/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15933/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14881/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14882/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13696/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13697/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12879/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12880/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12442/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12443/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11982/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11983/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11329/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11330/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11190/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11191/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10888/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10889/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10741/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10742/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[34]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (201 ps) Late External Delay Assertion at pin SUM[35]
          Group: I2O
     Startpoint: (F) P1[35]
          Clock: (R) VCLK
       Endpoint: (R) SUM[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_92_1   
  output_delay             133             counter.sdc_line_14_2969_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[35]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18079/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18080/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16815/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16816/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15955/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15956/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14905/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14906/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13725/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13726/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13227/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13228/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12446/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12447/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12166/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12167/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11306/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11307/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11227/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11228/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10850/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10851/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10661/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10662/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[35]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (201 ps) Late External Delay Assertion at pin SUM[36]
          Group: I2O
     Startpoint: (F) P1[36]
          Clock: (R) VCLK
       Endpoint: (R) SUM[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_91_1   
  output_delay             133             counter.sdc_line_14_2968_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[36]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18067/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18068/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16797/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16798/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15974/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15975/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14929/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14930/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13755/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13756/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13121/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13122/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12451/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12452/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11885/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11886/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11272/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11273/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11263/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11264/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10838/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10839/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10633/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10634/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[36]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (201 ps) Late External Delay Assertion at pin SUM[37]
          Group: I2O
     Startpoint: (F) P1[37]
          Clock: (R) VCLK
       Endpoint: (R) SUM[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_90_1   
  output_delay             133             counter.sdc_line_14_2967_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[37]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18056/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18057/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16774/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16775/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g15994/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g15995/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14944/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14945/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13779/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13780/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13013/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13014/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12458/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12459/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12102/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12103/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11302/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11303/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11217/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11218/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10897/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10898/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10640/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10641/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[37]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (201 ps) Late External Delay Assertion at pin SUM[38]
          Group: I2O
     Startpoint: (F) P1[38]
          Clock: (R) VCLK
       Endpoint: (R) SUM[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_89_1   
  output_delay             133             counter.sdc_line_14_2966_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[38]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18047/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18048/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16760/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16761/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16015/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16016/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14962/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14963/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13328/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13329/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12916/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12917/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12465/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12466/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11804/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11805/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11350/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11351/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11147/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11148/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10930/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10931/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10709/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10710/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[38]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (201 ps) Late External Delay Assertion at pin SUM[39]
          Group: I2O
     Startpoint: (F) P1[39]
          Clock: (R) VCLK
       Endpoint: (R) SUM[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_88_1   
  output_delay             133             counter.sdc_line_14_2965_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[39]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18033/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18034/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16737/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16738/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16039/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16040/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14982/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14983/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13362/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13363/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12798/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12799/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12470/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12471/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12098/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12099/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11386/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11387/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11101/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11102/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10984/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10985/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10561/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10562/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[39]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (201 ps) Late External Delay Assertion at pin SUM[40]
          Group: I2O
     Startpoint: (F) P1[40]
          Clock: (R) VCLK
       Endpoint: (R) SUM[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_87_1   
  output_delay             133             counter.sdc_line_14_2964_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[40]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18024/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18025/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16721/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16722/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16057/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16058/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14996/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14997/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13414/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13415/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13212/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13213/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12477/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12478/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11816/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11817/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11421/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11422/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11033/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11034/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11005/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11006/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10685/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10686/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[40]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (201 ps) Late External Delay Assertion at pin SUM[41]
          Group: I2O
     Startpoint: (F) P1[41]
          Clock: (R) VCLK
       Endpoint: (R) SUM[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_86_1   
  output_delay             133             counter.sdc_line_14_2963_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[41]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18012/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18013/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16702/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16703/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16076/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16077/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15022/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15023/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13452/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13453/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13106/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13107/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12481/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12482/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12132/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12133/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11468/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11469/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11132/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11133/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10906/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10907/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10652/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10653/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[41]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (201 ps) Late External Delay Assertion at pin SUM[42]
          Group: I2O
     Startpoint: (F) P1[42]
          Clock: (R) VCLK
       Endpoint: (R) SUM[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_85_1   
  output_delay             133             counter.sdc_line_14_2962_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[42]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g18001/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g18002/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16685/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16686/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16098/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16099/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15051/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15052/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13486/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13487/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13030/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13031/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12486/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12487/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11902/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11903/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11501/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11502/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11245/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11246/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10854/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10855/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10724/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10725/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[42]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (201 ps) Late External Delay Assertion at pin SUM[43]
          Group: I2O
     Startpoint: (F) P1[43]
          Clock: (R) VCLK
       Endpoint: (R) SUM[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_84_1   
  output_delay             133             counter.sdc_line_14_2961_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[43]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17992/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17993/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16669/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16670/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16119/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16120/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15072/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15073/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13541/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13542/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12948/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12949/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12496/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12497/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12170/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12171/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11508/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11509/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11230/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11231/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10882/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10883/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10705/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10706/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[43]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (201 ps) Late External Delay Assertion at pin SUM[44]
          Group: I2O
     Startpoint: (F) P1[44]
          Clock: (R) VCLK
       Endpoint: (R) SUM[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_83_1   
  output_delay             133             counter.sdc_line_14_2960_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[44]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17980/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17981/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16653/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16654/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16137/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16138/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15095/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15096/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13579/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13580/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12864/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12865/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12500/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12501/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11986/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11987/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11480/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11481/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11144/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11145/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10945/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10946/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10755/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10756/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[44]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (201 ps) Late External Delay Assertion at pin SUM[45]
          Group: I2O
     Startpoint: (F) P1[45]
          Clock: (R) VCLK
       Endpoint: (R) SUM[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_82_1   
  output_delay             133             counter.sdc_line_14_2959_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[45]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17969/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17970/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16630/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16631/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16159/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16160/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15128/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15129/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13614/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13615/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13282/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13283/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12505/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12506/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11756/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11757/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11454/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11455/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11089/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11090/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g11002/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g11003/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10604/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10605/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[45]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (201 ps) Late External Delay Assertion at pin SUM[46]
          Group: I2O
     Startpoint: (F) P1[46]
          Clock: (R) VCLK
       Endpoint: (R) SUM[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_81_1   
  output_delay             133             counter.sdc_line_14_2958_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[46]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17960/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17961/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16614/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16615/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16178/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16179/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14902/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14903/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13680/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13681/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13201/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13202/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12512/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12513/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12092/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12093/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11425/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11426/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11039/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11040/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10987/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10988/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10533/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10534/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[46]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (201 ps) Late External Delay Assertion at pin SUM[47]
          Group: I2O
     Startpoint: (F) P1[47]
          Clock: (R) VCLK
       Endpoint: (R) SUM[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_80_1   
  output_delay             133             counter.sdc_line_14_2957_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[47]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17948/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17949/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16598/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16599/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16198/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16199/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14639/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14640/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13719/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13720/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13127/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13128/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12516/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12517/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11906/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11907/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11403/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11404/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11064/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11065/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10966/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10967/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10752/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10753/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[47]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (201 ps) Late External Delay Assertion at pin SUM[48]
          Group: I2O
     Startpoint: (F) P1[48]
          Clock: (R) VCLK
       Endpoint: (R) SUM[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_79_1   
  output_delay             133             counter.sdc_line_14_2956_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[48]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17937/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17938/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16575/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16576/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16220/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16221/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14322/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14323/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13772/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13773/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g13061/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13062/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12521/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12522/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12204/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12205/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11374/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11375/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11110/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11111/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10942/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10943/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10773/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10774/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[48]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (201 ps) Late External Delay Assertion at pin SUM[49]
          Group: I2O
     Startpoint: (F) P1[49]
          Clock: (R) VCLK
       Endpoint: (R) SUM[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_78_1   
  output_delay             133             counter.sdc_line_14_2955_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[49]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17928/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17929/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16561/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16562/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16241/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16242/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14117/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14118/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13365/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13366/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12999/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g13000/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12531/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12532/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12050/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12051/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11347/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11348/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11156/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11157/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10918/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10919/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10585/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10586/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[49]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (201 ps) Late External Delay Assertion at pin SUM[50]
          Group: I2O
     Startpoint: (F) P1[50]
          Clock: (R) VCLK
       Endpoint: (R) SUM[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_77_1   
  output_delay             133             counter.sdc_line_14_2954_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[50]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17916/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17917/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16543/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16544/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16257/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16258/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14205/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14206/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13431/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13432/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12928/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12929/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12535/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12536/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g11872/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g11873/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11321/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11322/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11187/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11188/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10870/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10871/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10669/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10670/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[50]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (201 ps) Late External Delay Assertion at pin SUM[51]
          Group: I2O
     Startpoint: (F) P1[51]
          Clock: (R) VCLK
       Endpoint: (R) SUM[51]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     433                  
             Slack:=     201                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_76_1   
  output_delay             133             counter.sdc_line_14_2953_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[51]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g17905/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g17906/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g16523/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g16524/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16279/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16280/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g14370/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g14371/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     681    (-,-) 
  g13507/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g13508/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g12867/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g12868/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g12540/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g12541/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g12198/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g12199/z       (u)     in_1->z R     unmapped_nand2         5  4.4     0    22     829    (-,-) 
  g11293/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g11294/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g11233/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g11234/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g10842/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g10843/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g10769/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g10770/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12     966    (-,-) 
  SUM[51]        -       -       R     (port)                 -    -     -     0     966    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

