
Loading design for application trce from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu Jan 23 19:13:40 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FipsyBaseline_Implementation.twr -gui -msgset C:/Users/enact/Projects/VGA/promote.xml FipsyBaseline_Implementation.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "INTERNAL_OSC" 133.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "PIN11_c" 24.937500 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 22.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i0  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i6  (to PIN11_c +)
                   FF                        vga_inst/ball_dx_i5

   Delay:              17.528ns  (36.3% logic, 63.7% route), 11 logic levels.

 Constraint Details:

     17.528ns physical path delay vga_inst/SLICE_138 to vga_inst/SLICE_64 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.290ns

 Physical Path Details:

      Data path vga_inst/SLICE_138 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C7C.CLK to       R7C7C.Q0 vga_inst/SLICE_138 (from PIN11_c)
ROUTE         6     1.554       R7C7C.Q0 to      R9C13A.B1 vga_inst/ball_y_0
C1TOFCO_DE  ---     0.889      R9C13A.B1 to     R9C13A.FCO vga_inst/SLICE_89
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n1912
FCITOF0_DE  ---     0.585     R9C13B.FCI to      R9C13B.F0 vga_inst/SLICE_88
ROUTE         2     1.030      R9C13B.F0 to      R9C15A.B1 vga_inst/n477
C1TOFCO_DE  ---     0.889      R9C15A.B1 to     R9C15A.FCO vga_inst/SLICE_40
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI vga_inst/n1927
FCITOF0_DE  ---     0.585     R9C15B.FCI to      R9C15B.F0 vga_inst/SLICE_39
ROUTE         1     1.023      R9C15B.F0 to      R9C16C.B1 vga_inst/n311
CTOF_DEL    ---     0.495      R9C16C.B1 to      R9C16C.F1 vga_inst/SLICE_186
ROUTE         1     0.436      R9C16C.F1 to      R9C16C.C0 vga_inst/n5_adj_319
CTOF_DEL    ---     0.495      R9C16C.C0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15D.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.528   (36.3% logic, 63.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to      R7C7C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15D.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i0  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i2  (to PIN11_c +)
                   FF                        vga_inst/ball_dx_i1

   Delay:              17.528ns  (36.3% logic, 63.7% route), 11 logic levels.

 Constraint Details:

     17.528ns physical path delay vga_inst/SLICE_138 to vga_inst/SLICE_83 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.290ns

 Physical Path Details:

      Data path vga_inst/SLICE_138 to vga_inst/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C7C.CLK to       R7C7C.Q0 vga_inst/SLICE_138 (from PIN11_c)
ROUTE         6     1.554       R7C7C.Q0 to      R9C13A.B1 vga_inst/ball_y_0
C1TOFCO_DE  ---     0.889      R9C13A.B1 to     R9C13A.FCO vga_inst/SLICE_89
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n1912
FCITOF0_DE  ---     0.585     R9C13B.FCI to      R9C13B.F0 vga_inst/SLICE_88
ROUTE         2     1.030      R9C13B.F0 to      R9C15A.B1 vga_inst/n477
C1TOFCO_DE  ---     0.889      R9C15A.B1 to     R9C15A.FCO vga_inst/SLICE_40
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI vga_inst/n1927
FCITOF0_DE  ---     0.585     R9C15B.FCI to      R9C15B.F0 vga_inst/SLICE_39
ROUTE         1     1.023      R9C15B.F0 to      R9C16C.B1 vga_inst/n311
CTOF_DEL    ---     0.495      R9C16C.B1 to      R9C16C.F1 vga_inst/SLICE_186
ROUTE         1     0.436      R9C16C.F1 to      R9C16C.C0 vga_inst/n5_adj_319
CTOF_DEL    ---     0.495      R9C16C.C0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15B.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.528   (36.3% logic, 63.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to      R7C7C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15B.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i0  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i0  (to PIN11_c +)

   Delay:              17.528ns  (36.3% logic, 63.7% route), 11 logic levels.

 Constraint Details:

     17.528ns physical path delay vga_inst/SLICE_138 to vga_inst/SLICE_84 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.290ns

 Physical Path Details:

      Data path vga_inst/SLICE_138 to vga_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C7C.CLK to       R7C7C.Q0 vga_inst/SLICE_138 (from PIN11_c)
ROUTE         6     1.554       R7C7C.Q0 to      R9C13A.B1 vga_inst/ball_y_0
C1TOFCO_DE  ---     0.889      R9C13A.B1 to     R9C13A.FCO vga_inst/SLICE_89
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n1912
FCITOF0_DE  ---     0.585     R9C13B.FCI to      R9C13B.F0 vga_inst/SLICE_88
ROUTE         2     1.030      R9C13B.F0 to      R9C15A.B1 vga_inst/n477
C1TOFCO_DE  ---     0.889      R9C15A.B1 to     R9C15A.FCO vga_inst/SLICE_40
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI vga_inst/n1927
FCITOF0_DE  ---     0.585     R9C15B.FCI to      R9C15B.F0 vga_inst/SLICE_39
ROUTE         1     1.023      R9C15B.F0 to      R9C16C.B1 vga_inst/n311
CTOF_DEL    ---     0.495      R9C16C.B1 to      R9C16C.F1 vga_inst/SLICE_186
ROUTE         1     0.436      R9C16C.F1 to      R9C16C.C0 vga_inst/n5_adj_319
CTOF_DEL    ---     0.495      R9C16C.C0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15A.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.528   (36.3% logic, 63.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to      R7C7C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15A.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.290ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i0  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i4  (to PIN11_c +)
                   FF                        vga_inst/ball_dx_i3

   Delay:              17.528ns  (36.3% logic, 63.7% route), 11 logic levels.

 Constraint Details:

     17.528ns physical path delay vga_inst/SLICE_138 to vga_inst/SLICE_68 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.290ns

 Physical Path Details:

      Data path vga_inst/SLICE_138 to vga_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C7C.CLK to       R7C7C.Q0 vga_inst/SLICE_138 (from PIN11_c)
ROUTE         6     1.554       R7C7C.Q0 to      R9C13A.B1 vga_inst/ball_y_0
C1TOFCO_DE  ---     0.889      R9C13A.B1 to     R9C13A.FCO vga_inst/SLICE_89
ROUTE         1     0.000     R9C13A.FCO to     R9C13B.FCI vga_inst/n1912
FCITOF0_DE  ---     0.585     R9C13B.FCI to      R9C13B.F0 vga_inst/SLICE_88
ROUTE         2     1.030      R9C13B.F0 to      R9C15A.B1 vga_inst/n477
C1TOFCO_DE  ---     0.889      R9C15A.B1 to     R9C15A.FCO vga_inst/SLICE_40
ROUTE         1     0.000     R9C15A.FCO to     R9C15B.FCI vga_inst/n1927
FCITOF0_DE  ---     0.585     R9C15B.FCI to      R9C15B.F0 vga_inst/SLICE_39
ROUTE         1     1.023      R9C15B.F0 to      R9C16C.B1 vga_inst/n311
CTOF_DEL    ---     0.495      R9C16C.B1 to      R9C16C.F1 vga_inst/SLICE_186
ROUTE         1     0.436      R9C16C.F1 to      R9C16C.C0 vga_inst/n5_adj_319
CTOF_DEL    ---     0.495      R9C16C.C0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15C.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.528   (36.3% logic, 63.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to      R7C7C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.335ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i4  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i6  (to PIN11_c +)
                   FF                        vga_inst/ball_dx_i5

   Delay:              17.483ns  (34.7% logic, 65.3% route), 10 logic levels.

 Constraint Details:

     17.483ns physical path delay vga_inst/SLICE_140 to vga_inst/SLICE_64 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.335ns

 Physical Path Details:

      Data path vga_inst/SLICE_140 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C7C.CLK to       R9C7C.Q1 vga_inst/SLICE_140 (from PIN11_c)
ROUTE         5     2.218       R9C7C.Q1 to      R9C13C.A1 vga_inst/ball_y_4
C1TOFCO_DE  ---     0.889      R9C13C.A1 to     R9C13C.FCO vga_inst/SLICE_87
ROUTE         1     0.000     R9C13C.FCO to     R9C13D.FCI vga_inst/n1914
FCITOF1_DE  ---     0.643     R9C13D.FCI to      R9C13D.F1 vga_inst/SLICE_85
ROUTE         2     1.427      R9C13D.F1 to      R9C15D.B0 vga_inst/n472
C0TOFCO_DE  ---     1.023      R9C15D.B0 to     R9C15D.FCO vga_inst/SLICE_31
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI vga_inst/n1930
FCITOF0_DE  ---     0.585     R9C16A.FCI to      R9C16A.F0 vga_inst/SLICE_21
ROUTE         1     0.656      R9C16A.F0 to      R9C16C.A0 vga_inst/n17
CTOF_DEL    ---     0.495      R9C16C.A0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15D.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.483   (34.7% logic, 65.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to      R9C7C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15D.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.335ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i4  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i2  (to PIN11_c +)
                   FF                        vga_inst/ball_dx_i1

   Delay:              17.483ns  (34.7% logic, 65.3% route), 10 logic levels.

 Constraint Details:

     17.483ns physical path delay vga_inst/SLICE_140 to vga_inst/SLICE_83 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.335ns

 Physical Path Details:

      Data path vga_inst/SLICE_140 to vga_inst/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C7C.CLK to       R9C7C.Q1 vga_inst/SLICE_140 (from PIN11_c)
ROUTE         5     2.218       R9C7C.Q1 to      R9C13C.A1 vga_inst/ball_y_4
C1TOFCO_DE  ---     0.889      R9C13C.A1 to     R9C13C.FCO vga_inst/SLICE_87
ROUTE         1     0.000     R9C13C.FCO to     R9C13D.FCI vga_inst/n1914
FCITOF1_DE  ---     0.643     R9C13D.FCI to      R9C13D.F1 vga_inst/SLICE_85
ROUTE         2     1.427      R9C13D.F1 to      R9C15D.B0 vga_inst/n472
C0TOFCO_DE  ---     1.023      R9C15D.B0 to     R9C15D.FCO vga_inst/SLICE_31
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI vga_inst/n1930
FCITOF0_DE  ---     0.585     R9C16A.FCI to      R9C16A.F0 vga_inst/SLICE_21
ROUTE         1     0.656      R9C16A.F0 to      R9C16C.A0 vga_inst/n17
CTOF_DEL    ---     0.495      R9C16C.A0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15B.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.483   (34.7% logic, 65.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to      R9C7C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15B.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.335ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i4  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i0  (to PIN11_c +)

   Delay:              17.483ns  (34.7% logic, 65.3% route), 10 logic levels.

 Constraint Details:

     17.483ns physical path delay vga_inst/SLICE_140 to vga_inst/SLICE_84 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.335ns

 Physical Path Details:

      Data path vga_inst/SLICE_140 to vga_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C7C.CLK to       R9C7C.Q1 vga_inst/SLICE_140 (from PIN11_c)
ROUTE         5     2.218       R9C7C.Q1 to      R9C13C.A1 vga_inst/ball_y_4
C1TOFCO_DE  ---     0.889      R9C13C.A1 to     R9C13C.FCO vga_inst/SLICE_87
ROUTE         1     0.000     R9C13C.FCO to     R9C13D.FCI vga_inst/n1914
FCITOF1_DE  ---     0.643     R9C13D.FCI to      R9C13D.F1 vga_inst/SLICE_85
ROUTE         2     1.427      R9C13D.F1 to      R9C15D.B0 vga_inst/n472
C0TOFCO_DE  ---     1.023      R9C15D.B0 to     R9C15D.FCO vga_inst/SLICE_31
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI vga_inst/n1930
FCITOF0_DE  ---     0.585     R9C16A.FCI to      R9C16A.F0 vga_inst/SLICE_21
ROUTE         1     0.656      R9C16A.F0 to      R9C16C.A0 vga_inst/n17
CTOF_DEL    ---     0.495      R9C16C.A0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15A.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.483   (34.7% logic, 65.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to      R9C7C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15A.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.335ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_y_i4  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i4  (to PIN11_c +)
                   FF                        vga_inst/ball_dx_i3

   Delay:              17.483ns  (34.7% logic, 65.3% route), 10 logic levels.

 Constraint Details:

     17.483ns physical path delay vga_inst/SLICE_140 to vga_inst/SLICE_68 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.335ns

 Physical Path Details:

      Data path vga_inst/SLICE_140 to vga_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C7C.CLK to       R9C7C.Q1 vga_inst/SLICE_140 (from PIN11_c)
ROUTE         5     2.218       R9C7C.Q1 to      R9C13C.A1 vga_inst/ball_y_4
C1TOFCO_DE  ---     0.889      R9C13C.A1 to     R9C13C.FCO vga_inst/SLICE_87
ROUTE         1     0.000     R9C13C.FCO to     R9C13D.FCI vga_inst/n1914
FCITOF1_DE  ---     0.643     R9C13D.FCI to      R9C13D.F1 vga_inst/SLICE_85
ROUTE         2     1.427      R9C13D.F1 to      R9C15D.B0 vga_inst/n472
C0TOFCO_DE  ---     1.023      R9C15D.B0 to     R9C15D.FCO vga_inst/SLICE_31
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI vga_inst/n1930
FCITOF0_DE  ---     0.585     R9C16A.FCI to      R9C16A.F0 vga_inst/SLICE_21
ROUTE         1     0.656      R9C16A.F0 to      R9C16C.A0 vga_inst/n17
CTOF_DEL    ---     0.495      R9C16C.A0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15C.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.483   (34.7% logic, 65.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to      R9C7C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15C.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.353ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_right_y_i5  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i6  (to PIN11_c +)
                   FF                        vga_inst/ball_dx_i5

   Delay:              17.465ns  (34.4% logic, 65.6% route), 10 logic levels.

 Constraint Details:

     17.465ns physical path delay vga_inst/SLICE_81 to vga_inst/SLICE_64 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.353ns

 Physical Path Details:

      Data path vga_inst/SLICE_81 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C12D.CLK to     R10C12D.Q1 vga_inst/SLICE_81 (from PIN11_c)
ROUTE         5     2.256     R10C12D.Q1 to      R9C13D.A0 vga_inst/paddle_right_y_5
C0TOFCO_DE  ---     1.023      R9C13D.A0 to     R9C13D.FCO vga_inst/SLICE_85
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI vga_inst/n1915
FCITOF0_DE  ---     0.585     R9C14A.FCI to      R9C14A.F0 vga_inst/SLICE_73
ROUTE         2     1.429      R9C14A.F0 to      R9C15D.B1 vga_inst/n471
C1TOFCO_DE  ---     0.889      R9C15D.B1 to     R9C15D.FCO vga_inst/SLICE_31
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI vga_inst/n1930
FCITOF0_DE  ---     0.585     R9C16A.FCI to      R9C16A.F0 vga_inst/SLICE_21
ROUTE         1     0.656      R9C16A.F0 to      R9C16C.A0 vga_inst/n17
CTOF_DEL    ---     0.495      R9C16C.A0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15D.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.465   (34.4% logic, 65.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to    R10C12D.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15D.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 22.353ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/paddle_right_y_i5  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i2  (to PIN11_c +)
                   FF                        vga_inst/ball_dx_i1

   Delay:              17.465ns  (34.4% logic, 65.6% route), 10 logic levels.

 Constraint Details:

     17.465ns physical path delay vga_inst/SLICE_81 to vga_inst/SLICE_83 meets
     40.100ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 39.818ns) by 22.353ns

 Physical Path Details:

      Data path vga_inst/SLICE_81 to vga_inst/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C12D.CLK to     R10C12D.Q1 vga_inst/SLICE_81 (from PIN11_c)
ROUTE         5     2.256     R10C12D.Q1 to      R9C13D.A0 vga_inst/paddle_right_y_5
C0TOFCO_DE  ---     1.023      R9C13D.A0 to     R9C13D.FCO vga_inst/SLICE_85
ROUTE         1     0.000     R9C13D.FCO to     R9C14A.FCI vga_inst/n1915
FCITOF0_DE  ---     0.585     R9C14A.FCI to      R9C14A.F0 vga_inst/SLICE_73
ROUTE         2     1.429      R9C14A.F0 to      R9C15D.B1 vga_inst/n471
C1TOFCO_DE  ---     0.889      R9C15D.B1 to     R9C15D.FCO vga_inst/SLICE_31
ROUTE         1     0.000     R9C15D.FCO to     R9C16A.FCI vga_inst/n1930
FCITOF0_DE  ---     0.585     R9C16A.FCI to      R9C16A.F0 vga_inst/SLICE_21
ROUTE         1     0.656      R9C16A.F0 to      R9C16C.A0 vga_inst/n17
CTOF_DEL    ---     0.495      R9C16C.A0 to      R9C16C.F0 vga_inst/SLICE_186
ROUTE         1     0.315      R9C16C.F0 to      R9C16B.D0 vga_inst/n7_adj_317
CTOF_DEL    ---     0.495      R9C16B.D0 to      R9C16B.F0 vga_inst/SLICE_185
ROUTE         1     1.023      R9C16B.F0 to      R9C14C.B0 vga_inst/n1972
CTOF_DEL    ---     0.495      R9C14C.B0 to      R9C14C.F0 vga_inst/SLICE_182
ROUTE         9     1.612      R9C14C.F0 to      R5C15A.C1 vga_inst/n1565
CTOF_DEL    ---     0.495      R5C15A.C1 to      R5C15A.F1 vga_inst/SLICE_135
ROUTE         2     1.590      R5C15A.F1 to       R5C9C.C0 vga_inst/n2380
CTOF_DEL    ---     0.495       R5C9C.C0 to       R5C9C.F0 vga_inst/SLICE_172
ROUTE         8     2.575       R5C9C.F0 to      R2C15B.CE vga_inst/PIN11_c_enable_13 (to PIN11_c)
                  --------
                   17.465   (34.4% logic, 65.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to    R10C12D.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     1.652     LPLL.CLKOP to     R2C15B.CLK PIN11_c
                  --------
                    1.652   (0.0% logic, 100.0% route), 0 logic levels.

Report:   56.148MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 17.500ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            vga_inst/SLICE_145

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "INTERNAL_OSC" 133.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PIN11_c" 24.937500 MHz ; |   24.938 MHz|   56.148 MHz|  11  
                                        |             |             |
FREQUENCY 50.000000 MHz ;               |   50.000 MHz|  400.000 MHz|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN11_c   Source: Clk_25MHz_inst/PLLInst_0.CLKOP   Loads: 66
   Covered under: FREQUENCY NET "PIN11_c" 24.937500 MHz ;

Clock Domain: INTERNAL_OSC   Source: OSCH_inst.OSC   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 24023 paths, 2 nets, and 844 connections (72.88% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu Jan 23 19:13:40 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FipsyBaseline_Implementation.twr -gui -msgset C:/Users/enact/Projects/VGA/promote.xml FipsyBaseline_Implementation.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
Preference: FREQUENCY NET "INTERNAL_OSC" 133.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "PIN11_c" 24.937500 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_235__i18  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/led_count_235__i18  (to PIN11_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_26 to vga_inst/SLICE_26 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_26 to vga_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13B.CLK to      R5C13B.Q1 vga_inst/SLICE_26 (from PIN11_c)
ROUTE         1     0.130      R5C13B.Q1 to      R5C13B.A1 vga_inst/n6
CTOF_DEL    ---     0.101      R5C13B.A1 to      R5C13B.F1 vga_inst/SLICE_26
ROUTE         1     0.000      R5C13B.F1 to     R5C13B.DI1 vga_inst/n107 (to PIN11_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13B.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13B.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_235__i20  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/led_count_235__i20  (to PIN11_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_24 to vga_inst/SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_24 to vga_inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13C.CLK to      R5C13C.Q1 vga_inst/SLICE_24 (from PIN11_c)
ROUTE         1     0.130      R5C13C.Q1 to      R5C13C.A1 vga_inst/n4
CTOF_DEL    ---     0.101      R5C13C.A1 to      R5C13C.F1 vga_inst/SLICE_24
ROUTE         1     0.000      R5C13C.F1 to     R5C13C.DI1 vga_inst/n105 (to PIN11_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13C.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13C.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_235__i19  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/led_count_235__i19  (to PIN11_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_24 to vga_inst/SLICE_24 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_24 to vga_inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13C.CLK to      R5C13C.Q0 vga_inst/SLICE_24 (from PIN11_c)
ROUTE         1     0.130      R5C13C.Q0 to      R5C13C.A0 vga_inst/n5_adj_274
CTOF_DEL    ---     0.101      R5C13C.A0 to      R5C13C.F0 vga_inst/SLICE_24
ROUTE         1     0.000      R5C13C.F0 to     R5C13C.DI0 vga_inst/n106 (to PIN11_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13C.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13C.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_235__i21  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/led_count_235__i21  (to PIN11_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_22 to vga_inst/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_22 to vga_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13D.CLK to      R5C13D.Q0 vga_inst/SLICE_22 (from PIN11_c)
ROUTE         1     0.130      R5C13D.Q0 to      R5C13D.A0 vga_inst/n3
CTOF_DEL    ---     0.101      R5C13D.A0 to      R5C13D.F0 vga_inst/SLICE_22
ROUTE         1     0.000      R5C13D.F0 to     R5C13D.DI0 vga_inst/n104 (to PIN11_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13D.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13D.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_235__i17  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/led_count_235__i17  (to PIN11_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_26 to vga_inst/SLICE_26 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_26 to vga_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13B.CLK to      R5C13B.Q0 vga_inst/SLICE_26 (from PIN11_c)
ROUTE         1     0.130      R5C13B.Q0 to      R5C13B.A0 vga_inst/n7_adj_275
CTOF_DEL    ---     0.101      R5C13B.A0 to      R5C13B.F0 vga_inst/SLICE_26
ROUTE         1     0.000      R5C13B.F0 to     R5C13B.DI0 vga_inst/n108 (to PIN11_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13B.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13B.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/led_count_235__i22  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/led_count_235__i22  (to PIN11_c +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay vga_inst/SLICE_22 to vga_inst/SLICE_22 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path vga_inst/SLICE_22 to vga_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C13D.CLK to      R5C13D.Q1 vga_inst/SLICE_22 (from PIN11_c)
ROUTE         1     0.130      R5C13D.Q1 to      R5C13D.A1 vga_inst/n2
CTOF_DEL    ---     0.101      R5C13D.A1 to      R5C13D.F1 vga_inst/SLICE_22
ROUTE         1     0.000      R5C13D.F1 to     R5C13D.DI1 vga_inst/n103 (to PIN11_c)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13D.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R5C13D.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_dy_i7  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dy_i7  (to PIN11_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_60 to vga_inst/SLICE_60 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_60 to vga_inst/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C7A.CLK to      R10C7A.Q0 vga_inst/SLICE_60 (from PIN11_c)
ROUTE         2     0.132      R10C7A.Q0 to      R10C7A.A0 vga_inst/ball_dy_7
CTOF_DEL    ---     0.101      R10C7A.A0 to      R10C7A.F0 vga_inst/SLICE_60
ROUTE         1     0.000      R10C7A.F0 to     R10C7A.DI0 vga_inst/n901 (to PIN11_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R10C7A.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R10C7A.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_dx_i5  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i5  (to PIN11_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_64 to vga_inst/SLICE_64 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_64 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C15D.CLK to      R2C15D.Q0 vga_inst/SLICE_64 (from PIN11_c)
ROUTE         2     0.132      R2C15D.Q0 to      R2C15D.A0 vga_inst/ball_dx_5
CTOF_DEL    ---     0.101      R2C15D.A0 to      R2C15D.F0 vga_inst/SLICE_64
ROUTE         1     0.000      R2C15D.F0 to     R2C15D.DI0 vga_inst/n554 (to PIN11_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R2C15D.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R2C15D.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_dx_i3  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i3  (to PIN11_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_68 to vga_inst/SLICE_68 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_68 to vga_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C15C.CLK to      R2C15C.Q0 vga_inst/SLICE_68 (from PIN11_c)
ROUTE         2     0.132      R2C15C.Q0 to      R2C15C.A0 vga_inst/ball_dx_3
CTOF_DEL    ---     0.101      R2C15C.A0 to      R2C15C.F0 vga_inst/SLICE_68
ROUTE         1     0.000      R2C15C.F0 to     R2C15C.DI0 vga_inst/n556 (to PIN11_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R2C15C.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_68:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R2C15C.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              vga_inst/ball_dx_i7  (from PIN11_c +)
   Destination:    FF         Data in        vga_inst/ball_dx_i7  (to PIN11_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay vga_inst/SLICE_57 to vga_inst/SLICE_57 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path vga_inst/SLICE_57 to vga_inst/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C16A.CLK to      R2C16A.Q0 vga_inst/SLICE_57 (from PIN11_c)
ROUTE         2     0.132      R2C16A.Q0 to      R2C16A.A0 vga_inst/ball_dx_7
CTOF_DEL    ---     0.101      R2C16A.A0 to      R2C16A.F0 vga_inst/SLICE_57
ROUTE         1     0.000      R2C16A.F0 to     R2C16A.DI0 vga_inst/n552 (to PIN11_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R2C16A.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Clk_25MHz_inst/PLLInst_0 to vga_inst/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        66     0.595     LPLL.CLKOP to     R2C16A.CLK PIN11_c
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "INTERNAL_OSC" 133.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PIN11_c" 24.937500 MHz ; |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY 50.000000 MHz ;               |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: PIN11_c   Source: Clk_25MHz_inst/PLLInst_0.CLKOP   Loads: 66
   Covered under: FREQUENCY NET "PIN11_c" 24.937500 MHz ;

Clock Domain: INTERNAL_OSC   Source: OSCH_inst.OSC   Loads: 1
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 24023 paths, 2 nets, and 844 connections (72.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

