// Seed: 1599251041
module module_0 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    id_12,
    input supply1 id_5,
    output tri1 id_6,
    input wand id_7,
    input tri id_8,
    input supply0 id_9,
    input tri0 id_10
);
  wire id_13;
  id_14(
      -1, 1 == -1 && id_0
  );
  parameter id_15 = -1;
  assign module_1.type_60 = 0;
  wire id_16;
  always
  `define pp_17 0
  parameter id_18 = 1'b0;
  assign id_12  = 1;
  assign id_1   = -1;
  assign `pp_17 = 1;
  wire id_19;
  wire id_20, id_21;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output wor id_2,
    output uwire id_3,
    output tri0 id_4,
    input uwire id_5,
    id_43,
    output wand id_6,
    output wor id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    input tri1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    input tri1 void id_15,
    output wor id_16,
    output wor id_17,
    input supply1 id_18,
    id_44,
    id_45,
    input tri0 id_19,
    input tri0 id_20,
    output tri0 id_21,
    input uwire id_22,
    output supply1 id_23,
    output tri1 id_24,
    input supply0 id_25,
    output supply0 id_26,
    output supply0 id_27,
    input supply1 id_28,
    input tri id_29,
    input wire id_30,
    output wire id_31,
    output tri1 id_32,
    output supply1 id_33,
    output tri1 id_34,
    wire id_46,
    input supply1 id_35,
    output uwire id_36,
    input wire id_37,
    input supply1 id_38,
    output wor id_39,
    input tri1 id_40,
    input tri1 id_41
);
  tri id_47, id_48;
  parameter id_49 = "";
  wire id_50;
  always id_48 = -1'h0 <-> -1;
  module_0 modCall_1 (
      id_14,
      id_36,
      id_11,
      id_30,
      id_10,
      id_10,
      id_27,
      id_12,
      id_15,
      id_5,
      id_30
  );
  assign id_27 = 1 - id_8;
  wire id_51;
endmodule
