# My VHDL Projects

These are my academic projects done with VHDL

## E0 implementation

This project aims to implement the E0 crypto algorithm (for bluetooth communication). It is based on LFSR to generate pseudo random bit sequence.

## Kogge-Stone adder

This project implements a trade-off design between ripple carry adders and carry lookahead adders for a 64 bits adder.

## RISC-V implementation

This project provides a functionnal model and a RTL model implementing the RISC-V processor design. Here are the instructions implemented :
* lb
* lbu 
* lh 
* lhu 
* lw 

__Store instruction__
* sb 
* sh 
* w 

__Arithmetic instruction__
* add 
* sub 
* addi 

__Special arithmetic load move__
* lui 
* auipc 

__Logic instructions__
* xor 
* or 
* and 
* xori 
* ori 
* andi 

__Shift instruction__
* sll 
* srl 
* sra 
* slli 
* srli :
* srai 

__Compare instruction__
* slt 
* sltu 
* slti 
* sltiu 

__Branch instruction__
* beq 
* bne 
* blt 
* bge 
* bltu 
* bgeu 

__Jump instruction__
* jal 
* jalr