Flow report for SDR_REV_A
Wed Jan 02 21:52:20 2013
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+------------------------------------+------------------------------------------+
; Flow Status                        ; Successful - Wed Jan 02 21:52:20 2013    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; SDR_REV_A                                ;
; Top-level Entity Name              ; SDR_REV_A                                ;
; Family                             ; Cyclone IV E                             ;
; Device                             ; EP4CE22F17C6                             ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 298 / 22,320 ( 1 % )                     ;
;     Total combinational functions  ; 276 / 22,320 ( 1 % )                     ;
;     Dedicated logic registers      ; 207 / 22,320 ( < 1 % )                   ;
; Total registers                    ; 207                                      ;
; Total pins                         ; 107 / 154 ( 69 % )                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 144 / 608,256 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                          ;
; Total PLLs                         ; 1 / 4 ( 25 % )                           ;
+------------------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 01/02/2013 21:51:37 ;
; Main task         ; Compilation         ;
; Revision Name     ; SDR_REV_A           ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                              ;
+-------------------------------------+------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                    ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 165402819870.135718149704428             ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                              ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                       ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                        ; --            ; --          ; --             ;
; MISC_FILE                           ; C:/fpga/SDR_REV_A/SDR_REV_A.dpf          ; --            ; --          ; --             ;
; MISC_FILE                           ; C:/Repositories/Pulsar_SDR/SDR_REV_A.dpf ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                 ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                    ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                   ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                      ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW    ; --            ; --          ; --             ;
+-------------------------------------+------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.0                     ; 551 MB              ; 00:00:06                           ;
; Fitter                    ; 00:00:18     ; 1.0                     ; 623 MB              ; 00:00:15                           ;
; Assembler                 ; 00:00:05     ; 1.0                     ; 499 MB              ; 00:00:04                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.0                     ; 526 MB              ; 00:00:05                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 467 MB              ; 00:00:02                           ;
; Total                     ; 00:00:42     ; --                      ; --                  ; 00:00:32                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; owner-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; owner-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; owner-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; owner-PC         ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; owner-PC         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A
quartus_fit --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A
quartus_asm --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A
quartus_sta SDR_REV_A -c SDR_REV_A
quartus_eda --read_settings_files=off --write_settings_files=off SDR_REV_A -c SDR_REV_A



