GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_Button.v'
Analyzing Verilog file 'F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_Led.v'
Analyzing Verilog file 'F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_NixieTube.v'
Undeclared symbol 'w_posedge0', assumed default net type 'wire'("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_NixieTube.v":35)
Undeclared symbol 'w_posedge1', assumed default net type 'wire'("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_NixieTube.v":36)
Undeclared symbol 'w_posedge2', assumed default net type 'wire'("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_NixieTube.v":37)
Undeclared symbol 'w_posedge3', assumed default net type 'wire'("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_NixieTube.v":38)
Analyzing Verilog file 'F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\top_demo.v'
Compiling module 'top_demo'("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\top_demo.v":2)
Compiling module 'driver_Button'("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_Button.v":3)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_Button.v":29)
Compiling module 'driver_NixieTube'("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_NixieTube.v":2)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_NixieTube.v":49)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_NixieTube.v":146)
Compiling module 'driver_Led'("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_Led.v":2)
WARN  (EX3791) : Expression size 29 truncated to fit in target size 28("F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\src\driver_Led.v":41)
NOTE  (EX0101) : Current top module is "top_demo"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\impl\gwsynthesis\pmod_ledButtonNixietube.vg" completed
[100%] Generate report file "F:\work\BaiduNetdiskWorkspace\verilog_Code\pmod_ledButtonNixietube\impl\gwsynthesis\pmod_ledButtonNixietube_syn.rpt.html" completed
GowinSynthesis finish
