Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Jul 21 22:56:19 2023
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
CKBF-1     Warning           connects_I_driver_BUFR          1           
TIMING-20  Warning           Non-clocked latch               399         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19023)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26060)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19023)
----------------------------
 There are 10419 register/latch pins with no clock driven by root clock pin: TMDS_clk_hdmi_in_p (HIGH)

 There are 375 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: image_processor/DMUX_Inst/prev_sel_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: image_processor/DMUX_Inst/prev_sel_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: image_processor/DMUX_Inst/prev_sel_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: image_processor/DMUX_Inst/prev_sel_reg[3]/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[0].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[0].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[10].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[10].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[14].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[14].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[1].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[1].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[2].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[2].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[3].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[3].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[4].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[4].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[5].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[5].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[6].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[6].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[8].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[8].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 389 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[9].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/n_core_busy_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: image_processor/ISPCore_inst[9].u_ISPCore/RGB2HSV_Core_Inst/pixel_flow_controller_inst/pixel_ready_hsv_reg/Q (HIGH)

 There are 375 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[1]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[1]_rep/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[1]_rep__0/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[1]_rep__1/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[2]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[2]_rep/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[2]_rep__0/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[2]_rep__1/Q (HIGH)

 There are 375 register/latch pins with no clock driven by root clock pin: image_processor/PrioEnc_core_busy_Inst/core_select_reg[3]/Q (HIGH)

 There are 379 register/latch pins with no clock driven by root clock pin: image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q (HIGH)

 There are 379 register/latch pins with no clock driven by root clock pin: image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pixel_sync_inst/CE_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_sync_inst/lost_pixel_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_sync_inst/lost_pixel_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_sync_inst/lost_pixel_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_sync_inst/lost_pixel_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_sync_inst/lost_pixel_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pixel_sync_inst/lost_pixel_counter/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26060)
----------------------------------------------------
 There are 26054 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.258        0.000                      0                  370        0.089        0.000                      0                  354        0.264        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 10.000}       20.000          50.000          
  clk_out1_clk_ref  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_ref  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               7.000        0.000                       0                     2  
  clk_out1_clk_ref        1.258        0.000                      0                  351        0.089        0.000                      0                  351        0.264        0.000                       0                   167  
  clkfbout_clk_ref                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_ref   clk_out1_clk_ref         3.271        0.000                      0                    3        0.449        0.000                      0                    3  
**default**                                                  998.346        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk_out1_clk_ref                    
(none)            clkfbout_clk_ref                    
(none)                              clk_out1_clk_ref  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    clk_refm0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_ref
  To Clock:  clk_out1_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        1.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.890ns (26.247%)  route 2.501ns (73.753%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 9.905 - 5.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.626     5.189    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y53         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518     5.707 f  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.000     6.708    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/Q[20]
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.832 f  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.405     7.237    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_2/O_n
    SLICE_X65Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.361 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_0_LOPT_REMAP/O
                         net (fo=2, routed)           0.561     7.922    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X65Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1/O
                         net (fo=24, routed)          0.534     8.580    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1_n_0
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.520     9.905    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.179    10.084    
                         clock uncertainty           -0.077    10.007    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.169     9.838    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.890ns (26.247%)  route 2.501ns (73.753%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 9.905 - 5.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.626     5.189    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y53         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518     5.707 f  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.000     6.708    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/Q[20]
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.832 f  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.405     7.237    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_2/O_n
    SLICE_X65Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.361 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_0_LOPT_REMAP/O
                         net (fo=2, routed)           0.561     7.922    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X65Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1/O
                         net (fo=24, routed)          0.534     8.580    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1_n_0
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.520     9.905    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism              0.179    10.084    
                         clock uncertainty           -0.077    10.007    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.169     9.838    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.890ns (26.247%)  route 2.501ns (73.753%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 9.905 - 5.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.626     5.189    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y53         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518     5.707 f  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.000     6.708    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/Q[20]
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.832 f  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.405     7.237    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_2/O_n
    SLICE_X65Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.361 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_0_LOPT_REMAP/O
                         net (fo=2, routed)           0.561     7.922    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X65Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1/O
                         net (fo=24, routed)          0.534     8.580    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1_n_0
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.520     9.905    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism              0.179    10.084    
                         clock uncertainty           -0.077    10.007    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.169     9.838    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.890ns (26.247%)  route 2.501ns (73.753%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 9.905 - 5.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.626     5.189    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y53         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518     5.707 f  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/Q
                         net (fo=2, routed)           1.000     6.708    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/Q[20]
    SLICE_X65Y51         LUT6 (Prop_lut6_I2_O)        0.124     6.832 f  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.405     7.237    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_2/O_n
    SLICE_X65Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.361 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/i_0_LOPT_REMAP/O
                         net (fo=2, routed)           0.561     7.922    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X65Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1/O
                         net (fo=24, routed)          0.534     8.580    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[23]_i_1_n_0
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.520     9.905    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism              0.179    10.084    
                         clock uncertainty           -0.077    10.007    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.169     9.838    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.838    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.890ns (25.667%)  route 2.578ns (74.333%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.825 - 5.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.558     5.121    dvi2rgb_m0/DataDecoders[0].DecoderX/CLK
    SLICE_X54Y57         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/Q
                         net (fo=2, routed)           1.019     6.659    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/Q[9]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.783 f  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.303     7.086    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_2/O_n
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_0_LOPT_REMAP/O
                         net (fo=2, routed)           0.581     7.790    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1/O
                         net (fo=24, routed)          0.675     8.589    dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1_n_0
    SLICE_X54Y58         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.441     9.825    dvi2rgb_m0/DataDecoders[0].DecoderX/CLK
    SLICE_X54Y58         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism              0.272    10.096    
                         clock uncertainty           -0.077    10.020    
    SLICE_X54Y58         FDRE (Setup_fdre_C_CE)      -0.169     9.851    dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.890ns (25.667%)  route 2.578ns (74.333%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.825 - 5.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.558     5.121    dvi2rgb_m0/DataDecoders[0].DecoderX/CLK
    SLICE_X54Y57         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/Q
                         net (fo=2, routed)           1.019     6.659    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/Q[9]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.783 f  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.303     7.086    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_2/O_n
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_0_LOPT_REMAP/O
                         net (fo=2, routed)           0.581     7.790    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1/O
                         net (fo=24, routed)          0.675     8.589    dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1_n_0
    SLICE_X54Y58         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.441     9.825    dvi2rgb_m0/DataDecoders[0].DecoderX/CLK
    SLICE_X54Y58         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
                         clock pessimism              0.272    10.096    
                         clock uncertainty           -0.077    10.020    
    SLICE_X54Y58         FDRE (Setup_fdre_C_CE)      -0.169     9.851    dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.890ns (25.667%)  route 2.578ns (74.333%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.825 - 5.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.558     5.121    dvi2rgb_m0/DataDecoders[0].DecoderX/CLK
    SLICE_X54Y57         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/Q
                         net (fo=2, routed)           1.019     6.659    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/Q[9]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.783 f  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.303     7.086    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_2/O_n
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_0_LOPT_REMAP/O
                         net (fo=2, routed)           0.581     7.790    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1/O
                         net (fo=24, routed)          0.675     8.589    dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1_n_0
    SLICE_X54Y58         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.441     9.825    dvi2rgb_m0/DataDecoders[0].DecoderX/CLK
    SLICE_X54Y58         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism              0.272    10.096    
                         clock uncertainty           -0.077    10.020    
    SLICE_X54Y58         FDRE (Setup_fdre_C_CE)      -0.169     9.851    dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.890ns (25.667%)  route 2.578ns (74.333%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 9.825 - 5.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.558     5.121    dvi2rgb_m0/DataDecoders[0].DecoderX/CLK
    SLICE_X54Y57         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.518     5.639 f  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/Q
                         net (fo=2, routed)           1.019     6.659    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/Q[9]
    SLICE_X56Y57         LUT6 (Prop_lut6_I1_O)        0.124     6.783 f  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.303     7.086    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_2/O_n
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/i_0_LOPT_REMAP/O
                         net (fo=2, routed)           0.581     7.790    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf_n_2
    SLICE_X55Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1/O
                         net (fo=24, routed)          0.675     8.589    dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt[23]_i_1__1_n_0
    SLICE_X54Y58         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.441     9.825    dvi2rgb_m0/DataDecoders[0].DecoderX/CLK
    SLICE_X54Y58         FDRE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism              0.272    10.096    
                         clock uncertainty           -0.077    10.020    
    SLICE_X54Y58         FDRE (Setup_fdre_C_CE)      -0.169     9.851    dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.199ns (35.424%)  route 2.186ns (64.576%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 9.901 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.637     5.201    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X62Y42         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.419     5.620 f  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.906     6.526    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X62Y40         LUT3 (Prop_lut3_I1_O)        0.324     6.850 f  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.591     7.440    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.332     7.772 f  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.349     8.121    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.340     8.585    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.516     9.901    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y39         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.259    10.160    
                         clock uncertainty           -0.077    10.083    
    SLICE_X61Y39         FDRE (Setup_fdre_C_CE)      -0.205     9.878    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 1.199ns (35.424%)  route 2.186ns (64.576%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 9.901 - 5.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.637     5.201    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X62Y42         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_fdre_C_Q)         0.419     5.620 f  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          0.906     6.526    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X62Y40         LUT3 (Prop_lut3_I1_O)        0.324     6.850 f  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5/O
                         net (fo=2, routed)           0.591     7.440    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_5_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.332     7.772 f  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.349     8.121    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.340     8.585    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X61Y39         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.516     9.901    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y39         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.259    10.160    
                         clock uncertainty           -0.077    10.083    
    SLICE_X61Y39         FDRE (Setup_fdre_C_CE)      -0.205     9.878    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  1.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.299ns (60.330%)  route 0.197ns (39.670%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.594     1.517    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X65Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=3, routed)           0.197     1.855    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[0]
    SLICE_X64Y49         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     2.013 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry/O[0]
                         net (fo=1, routed)           0.000     2.013    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry_n_7
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.867     2.036    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism             -0.246     1.790    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.134     1.924    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.596     1.519    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           0.127     1.810    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[3]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.966 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.966    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.019 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.019    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry__0_n_7
    SLICE_X64Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.864     2.034    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.246     1.788    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.922    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.095%)  route 0.118ns (24.905%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.595     1.518    dvi2rgb_m0/DataDecoders[1].DecoderX/CLK
    SLICE_X59Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/Q
                         net (fo=2, routed)           0.117     1.776    dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg_n_0_[12]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.936 r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.937    dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt0_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.991    dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt0_carry__2_n_7
    SLICE_X59Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.863     2.032    dvi2rgb_m0/DataDecoders[1].DecoderX/CLK
    SLICE_X59Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]/C
                         clock pessimism             -0.246     1.786    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.891    dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.313ns (61.420%)  route 0.197ns (38.580%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.594     1.517    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X65Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=3, routed)           0.197     1.855    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[0]
    SLICE_X64Y49         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     2.027 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry/O[2]
                         net (fo=1, routed)           0.000     2.027    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry_n_5
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.867     2.036    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism             -0.246     1.790    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.134     1.924    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.596     1.519    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/Q
                         net (fo=2, routed)           0.127     1.810    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[3]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.966 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.966    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.032 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.032    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry__0_n_5
    SLICE_X64Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.864     2.034    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.246     1.788    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.922    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.661%)  route 0.118ns (24.339%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.595     1.518    dvi2rgb_m0/DataDecoders[1].DecoderX/CLK
    SLICE_X59Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[12]/Q
                         net (fo=2, routed)           0.117     1.776    dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg_n_0_[12]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.936 r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.937    dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt0_carry__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.002 r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.002    dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt0_carry__2_n_5
    SLICE_X59Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.863     2.032    dvi2rgb_m0/DataDecoders[1].DecoderX/CLK
    SLICE_X59Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
                         clock pessimism             -0.246     1.786    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.891    dvi2rgb_m0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.325ns (62.308%)  route 0.197ns (37.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.594     1.517    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X65Y50         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=3, routed)           0.197     1.855    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt[0]
    SLICE_X64Y49         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     2.039 r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry/O[1]
                         net (fo=1, routed)           0.000     2.039    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt0_carry_n_6
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.867     2.036    dvi2rgb_m0/DataDecoders[2].DecoderX/CLK
    SLICE_X64Y49         FDRE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism             -0.246     1.790    
    SLICE_X64Y49         FDRE (Hold_fdre_C_D)         0.134     1.924    dvi2rgb_m0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.592     1.515    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X65Y58         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDPE (Prop_fdpe_C_Q)         0.141     1.656 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.712    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y58         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.862     2.032    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X65Y58         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X65Y58         FDPE (Hold_fdpe_C_D)         0.075     1.590    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.579     1.502    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.643 r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.699    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.845     2.015    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.512     1.502    
    SLICE_X61Y74         FDPE (Hold_fdpe_C_D)         0.075     1.577    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.584     1.507    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y70         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     1.704    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y70         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.852     2.022    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y70         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X65Y70         FDPE (Hold_fdpe_C_D)         0.075     1.582    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_refm0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_refm0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X61Y53     hdmi_hpd_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X56Y56     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X54Y58     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X54Y58     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y53     hdmi_hpd_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y53     hdmi_hpd_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y56     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y56     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y53     hdmi_hpd_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y53     hdmi_hpd_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y56     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y56     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X54Y57     dvi2rgb_m0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_ref
  To Clock:  clkfbout_clk_ref

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_ref
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_refm0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    clk_refm0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_refm0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_ref
  To Clock:  clk_out1_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        3.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.677%)  route 0.664ns (61.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.605     5.168    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDPE (Prop_fdpe_C_Q)         0.419     5.587 f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.664     6.252    dvi2rgb_m0/TMDS_ClockingX/rLockLostRst
    SLICE_X64Y73         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.494     9.878    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.258    10.135    
                         clock uncertainty           -0.077    10.059    
    SLICE_X64Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     9.523    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.523    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.677%)  route 0.664ns (61.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.605     5.168    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDPE (Prop_fdpe_C_Q)         0.419     5.587 f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.664     6.252    dvi2rgb_m0/TMDS_ClockingX/rLockLostRst
    SLICE_X64Y73         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.494     9.878    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.258    10.135    
                         clock uncertainty           -0.077    10.059    
    SLICE_X64Y73         FDPE (Recov_fdpe_C_PRE)     -0.494     9.565    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_ref rise@5.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 9.882 - 5.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.613     5.176    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y70         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.419     5.595 f  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625     6.221    dvi2rgb_m0/TMDS_ClockingX/rRdyRst
    SLICE_X64Y70         FDCE                                         f  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      5.000     5.000 r  
    Y18                                               0.000     5.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     5.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     6.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     9.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     6.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.498     9.882    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y70         FDCE                                         r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.273    10.154    
                         clock uncertainty           -0.077    10.078    
    SLICE_X64Y70         FDCE (Recov_fdce_C_CLR)     -0.494     9.584    dvi2rgb_m0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          9.584    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  3.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.523%)  route 0.232ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.579     1.502    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.630 f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.232     1.863    dvi2rgb_m0/TMDS_ClockingX/rLockLostRst
    SLICE_X64Y73         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.848     2.018    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X64Y73         FDPE (Remov_fdpe_C_PRE)     -0.125     1.413    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.523%)  route 0.232ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.579     1.502    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDPE (Prop_fdpe_C_Q)         0.128     1.630 f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.232     1.863    dvi2rgb_m0/TMDS_ClockingX/rLockLostRst
    SLICE_X64Y73         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.848     2.018    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y73         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X64Y73         FDPE (Remov_fdpe_C_PRE)     -0.125     1.413    dvi2rgb_m0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_ref rise@0.000ns - clk_out1_clk_ref rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.584     1.507    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y70         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.635 f  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234     1.870    dvi2rgb_m0/TMDS_ClockingX/rRdyRst
    SLICE_X64Y70         FDCE                                         f  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.852     2.022    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y70         FDCE                                         r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.501     1.520    
    SLICE_X64Y70         FDCE (Remov_fdce_C_CLR)     -0.121     1.399    dvi2rgb_m0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      998.346ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.346ns  (required time - arrival time)
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.421ns  (logic 0.419ns (29.486%)  route 1.002ns (70.514%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.002     1.421    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X38Y50         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.233   999.767    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.767    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                998.346    

Slack (MET) :             998.818ns  (required time - arrival time)
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.914ns  (logic 0.419ns (45.830%)  route 0.495ns (54.170%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.495     0.914    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X40Y49         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)       -0.268   999.732    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.914    
  -------------------------------------------------------------------
                         slack                                998.818    

Slack (MET) :             998.837ns  (required time - arrival time)
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.598%)  route 0.614ns (57.402%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.614     1.070    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X40Y49         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X40Y49         FDRE (Setup_fdre_C_D)       -0.093   999.907    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                998.837    

Slack (MET) :             998.858ns  (required time - arrival time)
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.541%)  route 0.591ns (56.459%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.591     1.047    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X36Y50         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.095   999.905    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                998.858    

Slack (MET) :             998.863ns  (required time - arrival time)
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.042ns  (logic 0.456ns (43.763%)  route 0.586ns (56.237%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.586     1.042    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X33Y79         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)       -0.095   999.905    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.042    
  -------------------------------------------------------------------
                         slack                                998.863    

Slack (MET) :             998.959ns  (required time - arrival time)
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.773ns  (logic 0.419ns (54.218%)  route 0.354ns (45.782%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.354     0.773    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y80         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)       -0.268   999.732    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                998.959    

Slack (MET) :             998.967ns  (required time - arrival time)
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.765ns  (logic 0.419ns (54.741%)  route 0.346ns (45.259%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.346     0.765    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X35Y80         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X35Y80         FDRE (Setup_fdre_C_D)       -0.268   999.732    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                998.967    

Slack (MET) :             999.019ns  (required time - arrival time)
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.715ns  (logic 0.419ns (58.637%)  route 0.296ns (41.363%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.296     0.715    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X33Y79         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)       -0.266   999.734    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                999.019    

Slack (MET) :             999.034ns  (required time - arrival time)
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.908ns  (logic 0.456ns (50.215%)  route 0.452ns (49.785%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.452     0.908    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X42Y48         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)       -0.058   999.942    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.942    
                         arrival time                          -0.908    
  -------------------------------------------------------------------
                         slack                                999.034    

Slack (MET) :             999.106ns  (required time - arrival time)
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.799ns  (logic 0.456ns (57.044%)  route 0.343ns (42.956%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.343     0.799    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X39Y50         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.095   999.905    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.799    
  -------------------------------------------------------------------
                         slack                                999.106    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.049ns  (logic 1.612ns (6.437%)  route 23.437ns (93.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       12.912    25.049    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X44Y50         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.568ns  (logic 1.612ns (6.563%)  route 22.955ns (93.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       12.430    24.568    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X40Y53         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.778ns  (logic 1.612ns (7.760%)  route 19.166ns (92.240%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)        8.641    20.778    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y78         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.472ns  (logic 1.612ns (8.281%)  route 17.859ns (91.719%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)        7.334    19.472    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X32Y77         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.232ns  (logic 0.456ns (37.009%)  route 0.776ns (62.991%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.776     1.232    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X42Y50         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.126ns  (logic 0.456ns (40.505%)  route 0.670ns (59.495%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.670     1.126    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X41Y50         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.974ns  (logic 0.456ns (46.825%)  route 0.518ns (53.175%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          0.518     0.974    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X30Y78         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.797ns  (logic 0.456ns (57.231%)  route 0.341ns (42.769%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=16, routed)          0.341     0.797    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X32Y78         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.054     0.195    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X41Y49         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.338%)  route 0.108ns (45.662%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.108     0.236    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X33Y79         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.800%)  route 0.114ns (47.200%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.114     0.242    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X35Y80         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.240%)  route 0.122ns (48.760%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.122     0.250    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X32Y80         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X36Y75         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.090%)  route 0.110ns (43.910%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X35Y80         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.111     0.252    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X39Y50         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.498%)  route 0.113ns (44.502%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.113     0.254    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X34Y79         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.422%)  route 0.113ns (44.578%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE                         0.000     0.000 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.113     0.254    image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y80         FDRE                                         r  image_processor/rgb_output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y49         FDRE                                         r  image_processor/rgb_input_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         26060 Endpoints
Min Delay         26060 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/ram_data_reg1_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.935ns  (logic 1.612ns (4.141%)  route 37.323ns (95.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.798    38.935    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/h_reg[0]_0
    SLICE_X9Y11          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/ram_data_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/ram_data_reg1_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.935ns  (logic 1.612ns (4.141%)  route 37.323ns (95.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.798    38.935    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/h_reg[0]_0
    SLICE_X9Y11          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/ram_data_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/ram_data_reg1_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.935ns  (logic 1.612ns (4.141%)  route 37.323ns (95.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.798    38.935    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/h_reg[0]_0
    SLICE_X9Y11          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/ram_data_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/ram_data_reg1_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.935ns  (logic 1.612ns (4.141%)  route 37.323ns (95.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.798    38.935    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/h_reg[0]_0
    SLICE_X8Y11          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/ram_data_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[15]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.935ns  (logic 1.612ns (4.141%)  route 37.323ns (95.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.798    38.935    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[0]_0
    SLICE_X8Y11          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[16]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.935ns  (logic 1.612ns (4.141%)  route 37.323ns (95.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.798    38.935    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[0]_0
    SLICE_X8Y11          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[17]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.935ns  (logic 1.612ns (4.141%)  route 37.323ns (95.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.798    38.935    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[0]_0
    SLICE_X8Y11          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/DSP48E1_s_mult/RSTA
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.897ns  (logic 1.612ns (4.145%)  route 37.284ns (95.855%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.760    38.897    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[0]_0
    DSP48_X0Y3           DSP48E1                                      r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/DSP48E1_s_mult/RSTA
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.732ns  (logic 1.612ns (4.163%)  route 37.119ns (95.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.594    38.732    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[0]_0
    SLICE_X13Y5          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.732ns  (logic 1.612ns (4.163%)  route 37.119ns (95.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 r  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       26.594    38.732    image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[0]_0
    SLICE_X13Y5          FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/ram_data_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 image_processor/ISPCore_inst[7].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/mult_out_48b_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[7].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/bit_shift_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.128ns (71.030%)  route 0.052ns (28.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[7].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/mult_out_48b_reg[17]/C
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[7].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/mult_out_48b_reg[17]/Q
                         net (fo=1, routed)           0.052     0.180    image_processor/ISPCore_inst[7].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/mult_out_48b[17]
    SLICE_X11Y85         FDRE                                         r  image_processor/ISPCore_inst[7].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/bit_shift_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/delta_r_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/delta_r_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/delta_r_reg[1]/C
    SLICE_X45Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/delta_r_reg[1]/Q
                         net (fo=1, routed)           0.053     0.181    image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/delta_r[1]
    SLICE_X45Y42         FDRE                                         r  image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/delta_r_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[2].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/d_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[2].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_c_m_inst/d_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[2].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/d_reg[0]/C
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[2].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/d_reg[0]/Q
                         net (fo=1, routed)           0.053     0.181    image_processor/ISPCore_inst[2].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_c_m_inst/d_reg_reg[7]_0[0]
    SLICE_X51Y82         FDRE                                         r  image_processor/ISPCore_inst[2].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_c_m_inst/d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_min_max_inst/g_retime1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_min_max_inst/g_retime2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_min_max_inst/g_retime1_reg[0]/C
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_min_max_inst/g_retime1_reg[0]/Q
                         net (fo=1, routed)           0.053     0.181    image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_min_max_inst/g_retime1[0]
    SLICE_X11Y78         FDRE                                         r  image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_min_max_inst/g_retime2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[10].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[10].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[10].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[3]/C
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[10].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    image_processor/ISPCore_inst[10].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg_n_0_[3]
    SLICE_X54Y10         FDRE                                         r  image_processor/ISPCore_inst[10].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[2].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[2].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[2].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[3]/C
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[2].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[3]/Q
                         net (fo=1, routed)           0.059     0.187    image_processor/ISPCore_inst[2].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg_n_0_[3]
    SLICE_X54Y74         FDRE                                         r  image_processor/ISPCore_inst[2].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[11].u_ISPCore/HSV2RGB_Core_Inst/input_pixel_flow_controller_inst/s_out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[11].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/dsp_a_input_30b_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[11].u_ISPCore/HSV2RGB_Core_Inst/input_pixel_flow_controller_inst/s_out_reg[9]/C
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[11].u_ISPCore/HSV2RGB_Core_Inst/input_pixel_flow_controller_inst/s_out_reg[9]/Q
                         net (fo=1, routed)           0.059     0.187    image_processor/ISPCore_inst[11].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/dsp_a_input_30b_reg[15]_0[9]
    SLICE_X29Y12         FDRE                                         r  image_processor/ISPCore_inst[11].u_ISPCore/HSV2RGB_Core_Inst/back_calculate_d_inst/dsp_a_input_30b_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/s_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[9]/C
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[9]/Q
                         net (fo=1, routed)           0.059     0.187    image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg_n_0_[9]
    SLICE_X48Y43         FDRE                                         r  image_processor/ISPCore_inst[12].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/s_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[1].u_ISPCore/RGB2HSV_Core_Inst/mid_r_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[1].u_ISPCore/RGB2HSV_Core_Inst/mid_r_2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[1].u_ISPCore/RGB2HSV_Core_Inst/mid_r_reg[5]/C
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[1].u_ISPCore/RGB2HSV_Core_Inst/mid_r_reg[5]/Q
                         net (fo=1, routed)           0.059     0.187    image_processor/ISPCore_inst[1].u_ISPCore/RGB2HSV_Core_Inst/mid_r[5]
    SLICE_X37Y100        FDRE                                         r  image_processor/ISPCore_inst[1].u_ISPCore/RGB2HSV_Core_Inst/mid_r_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/s_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE                         0.000     0.000 r  image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[6]/C
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg[6]/Q
                         net (fo=1, routed)           0.059     0.187    image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/stage_3_mult_out_shifted_reg_n_0_[6]
    SLICE_X12Y76         FDRE                                         r  image_processor/ISPCore_inst[7].u_ISPCore/RGB2HSV_Core_Inst/calculate_s_inst/s_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_ref
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_ddc_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.358ns  (logic 4.349ns (59.109%)  route 3.009ns (40.891%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.636     5.200    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y41         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/Q
                         net (fo=15, routed)          1.026     6.682    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/state[2]
    SLICE_X62Y42         LUT4 (Prop_lut4_I1_O)        0.154     6.836 f  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/hdmi_ddc_sda_iobuf_i_1/O
                         net (fo=1, routed)           1.983     8.819    hdmi_ddc_sda_iobuf/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.739    12.558 r  hdmi_ddc_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.558    hdmi_ddc_sda_io
    L6                                                                r  hdmi_ddc_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_hpd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_hdmi_in_hpd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.662ns  (logic 3.979ns (70.274%)  route 1.683ns (29.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.625     5.188    clk_200mhz
    SLICE_X61Y53         FDCE                                         r  hdmi_hpd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.456     5.644 r  hdmi_hpd_r_reg/Q
                         net (fo=1, routed)           1.683     7.328    hdmi_hdmi_in_hpd_OBUF
    M5                   OBUF (Prop_obuf_I_O)         3.523    10.851 r  hdmi_hdmi_in_hpd_OBUF_inst/O
                         net (fo=0)                   0.000    10.851    hdmi_hdmi_in_hpd
    M5                                                                r  hdmi_hdmi_in_hpd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.103ns  (logic 0.096ns (3.093%)  route 3.007ns (96.907%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref fall edge)
                                                      2.500     2.500 f  
    Y18                                               0.000     2.500 f  sys_clk (IN)
                         net (fo=0)                   0.000     2.500    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     3.996 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     5.967    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     6.063 f  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     7.638    clk_refm0/inst/clk_in1_clk_ref
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     4.301 f  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     5.967    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.063 f  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.341     7.404    dvi2rgb_m0/TMDS_ClockingX/CLK
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.770ns  (logic 0.642ns (36.277%)  route 1.128ns (63.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.613     5.176    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y70         FDCE                                         r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.694 r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.521     6.215    dvi2rgb_m0/TMDS_ClockingX/aLocked_reg_n_0
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.339 f  dvi2rgb_m0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.607     6.946    dvi2rgb_m0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X64Y69         FDPE                                         f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.770ns  (logic 0.642ns (36.277%)  route 1.128ns (63.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.613     5.176    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y70         FDCE                                         r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.518     5.694 r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.521     6.215    dvi2rgb_m0/TMDS_ClockingX/aLocked_reg_n_0
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.124     6.339 f  dvi2rgb_m0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.607     6.946    dvi2rgb_m0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X64Y69         FDPE                                         f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.064ns  (logic 0.456ns (42.857%)  route 0.608ns (57.143%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.626     5.189    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/CLK
    SLICE_X65Y53         FDCE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.456     5.645 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.608     6.253    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X63Y54         FDCE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.456ns (47.584%)  route 0.502ns (52.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.626     5.189    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/CLK
    SLICE_X58Y51         FDCE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.456     5.645 r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.502     6.148    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X60Y52         FDCE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.893ns  (logic 0.456ns (51.061%)  route 0.437ns (48.939%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574     5.138    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.801 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.467    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.557     5.120    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/CLK
    SLICE_X55Y59         FDCE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDCE (Prop_fdce_C_Q)         0.456     5.576 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.437     6.013    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X55Y60         FDCE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_ref'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.009ns  (logic 0.026ns (2.578%)  route 0.983ns (97.422%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.494     1.417    dvi2rgb_m0/TMDS_ClockingX/CLK
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.563     1.486    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/CLK
    SLICE_X55Y59         FDCE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.161     1.788    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X55Y60         FDCE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.336%)  route 0.163ns (53.664%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.593     1.516    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/CLK
    SLICE_X58Y51         FDCE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.163     1.821    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X60Y52         FDCE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.141ns (39.384%)  route 0.217ns (60.616%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.593     1.516    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/CLK
    SLICE_X65Y53         FDCE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.217     1.874    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X63Y54         FDCE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.209ns (36.115%)  route 0.370ns (63.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.584     1.507    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y70         FDCE                                         r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.163     1.834    dvi2rgb_m0/TMDS_ClockingX/aLocked_reg_n_0
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  dvi2rgb_m0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.207     2.086    dvi2rgb_m0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X64Y69         FDPE                                         f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.209ns (36.115%)  route 0.370ns (63.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.584     1.507    dvi2rgb_m0/TMDS_ClockingX/CLK
    SLICE_X64Y70         FDCE                                         r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDCE (Prop_fdce_C_Q)         0.164     1.671 r  dvi2rgb_m0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.163     1.834    dvi2rgb_m0/TMDS_ClockingX/aLocked_reg_n_0
    SLICE_X64Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  dvi2rgb_m0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.207     2.086    dvi2rgb_m0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X64Y69         FDPE                                         f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_hpd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_hdmi_in_hpd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.365ns (80.476%)  route 0.331ns (19.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.592     1.515    clk_200mhz
    SLICE_X61Y53         FDCE                                         r  hdmi_hpd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  hdmi_hpd_r_reg/Q
                         net (fo=1, routed)           0.331     1.987    hdmi_hdmi_in_hpd_OBUF
    M5                   OBUF (Prop_obuf_I_O)         1.224     3.212 r  hdmi_hdmi_in_hpd_OBUF_inst/O
                         net (fo=0)                   0.000     3.212    hdmi_hdmi_in_hpd
    M5                                                                r  hdmi_hdmi_in_hpd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_ddc_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.081ns (51.441%)  route 1.020ns (48.559%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.592     1.515    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X61Y39         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/Q
                         net (fo=1, routed)           0.280     1.937    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg_n_0_[7]
    SLICE_X62Y42         LUT4 (Prop_lut4_I0_O)        0.051     1.988 r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/hdmi_ddc_sda_iobuf_i_1/O
                         net (fo=1, routed)           0.740     2.728    hdmi_ddc_sda_iobuf/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.889     3.617 r  hdmi_ddc_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.617    hdmi_ddc_sda_io
    L6                                                                r  hdmi_ddc_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_ref
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_refm0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ref'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_refm0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ref fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496    11.496 f  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.467    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    13.563 f  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.574    15.138    clk_refm0/inst/clk_in1_clk_ref
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337    11.801 f  clk_refm0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666    13.467    clk_refm0/inst/clkfbout_clk_ref
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    13.563 f  clk_refm0/inst/clkf_buf/O
                         net (fo=1, routed)           1.574    15.138    clk_refm0/inst/clkfbout_buf_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_refm0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_refm0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_ref'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_refm0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clk_in1_clk_ref
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063     0.409 r  clk_refm0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489     0.898    clk_refm0/inst/clkfbout_clk_ref
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.924 r  clk_refm0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     1.472    clk_refm0/inst/clkfbout_buf_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_refm0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_ref

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            hdmi_hpd_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        30.060ns  (logic 1.612ns (5.364%)  route 28.448ns (94.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 f  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)       17.923    30.060    image_processor_n_0
    SLICE_X61Y53         FDCE                                         f  hdmi_hpd_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.508     4.892    clk_200mhz
    SLICE_X61Y53         FDCE                                         r  hdmi_hpd_r_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.327ns  (logic 1.612ns (7.932%)  route 18.714ns (92.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 f  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)        8.189    20.327    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X61Y74         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.491     4.875    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        20.327ns  (logic 1.612ns (7.932%)  route 18.714ns (92.068%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    F20                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  rst_n_IBUF_inst/O
                         net (fo=133, routed)        10.525    12.013    image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/rst_n_IBUF
    SLICE_X57Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.137 f  image_processor/ISPCore_inst[13].u_ISPCore/RGB2HSV_Core_Inst/calculate_h_inst/aRst_int_inferred_i_1__2/O
                         net (fo=9553, routed)        8.189    20.327    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X61Y74         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.491     4.875    dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X61Y74         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 hdmi_ddc_scl_io
                            (input port)
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.911ns  (logic 1.478ns (50.781%)  route 1.433ns (49.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  hdmi_ddc_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_ddc_scl_iobuf/IO
    N5                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  hdmi_ddc_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.433     2.911    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]_0[0]
    SLICE_X64Y47         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.520     4.905    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X64Y47         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 0.478ns (18.425%)  route 2.116ns (81.575%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.116     2.594    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X58Y51         FDCE                                         f  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.509     4.893    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/CLK
    SLICE_X58Y51         FDCE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 hdmi_ddc_sda_io
                            (input port)
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.484ns  (logic 1.466ns (59.043%)  route 1.017ns (40.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  hdmi_ddc_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_ddc_sda_iobuf/IO
    L6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  hdmi_ddc_sda_iobuf/IBUF/O
                         net (fo=1, routed)           1.017     2.484    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]_0[0]
    SLICE_X64Y47         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.520     4.905    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X64Y47         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.478ns (19.378%)  route 1.989ns (80.622%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.989     2.467    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X63Y52         FDPE                                         f  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.510     4.894    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X63Y52         FDPE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.467ns  (logic 0.478ns (19.378%)  route 1.989ns (80.622%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.989     2.467    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X63Y52         FDPE                                         f  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.510     4.894    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X63Y52         FDPE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.393ns  (logic 0.478ns (19.972%)  route 1.915ns (80.028%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.915     2.393    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X55Y59         FDCE                                         f  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.440     4.824    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/CLK
    SLICE_X55Y59         FDCE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.393ns  (logic 0.478ns (19.972%)  route 1.915ns (80.028%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.478     0.478 f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.915     2.393    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X55Y59         FDPE                                         f  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425     1.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.293    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.455     4.840    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     1.706 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     3.293    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.384 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         1.440     4.824    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X55Y59         FDPE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.951%)  route 0.153ns (52.049%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDPE                         0.000     0.000 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X63Y59         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.153     0.294    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X65Y58         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.862     2.032    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X65Y58         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.099%)  route 0.172ns (54.901%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDPE                         0.000     0.000 r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X63Y53         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.172     0.313    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X63Y52         FDPE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.864     2.034    dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X63Y52         FDPE                                         r  dvi2rgb_m0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDPE                         0.000     0.000 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X55Y60         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.232     0.373    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X55Y59         FDPE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.833     2.003    dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X55Y59         FDPE                                         r  dvi2rgb_m0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.711%)  route 0.319ns (68.289%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.319     0.467    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/out[0]
    SLICE_X65Y58         FDPE                                         f  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.862     2.032    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X65Y58         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.711%)  route 0.319ns (68.289%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDPE                         0.000     0.000 r  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X64Y69         FDPE (Prop_fdpe_C_Q)         0.148     0.148 f  dvi2rgb_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.319     0.467    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/out[0]
    SLICE_X65Y58         FDPE                                         f  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.862     2.032    dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/CLK
    SLICE_X65Y58         FDPE                                         r  dvi2rgb_m0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.000ns (0.000%)  route 0.572ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  dvi2rgb_m0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.572     0.572    dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X65Y71         FDRE                                         r  dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.851     2.021    dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X65Y71         FDRE                                         r  dvi2rgb_m0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 hdmi_ddc_sda_io
                            (input port)
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.234ns (36.302%)  route 0.411ns (63.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  hdmi_ddc_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_ddc_sda_iobuf/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  hdmi_ddc_sda_iobuf/IBUF/O
                         net (fo=1, routed)           0.411     0.646    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]_0[0]
    SLICE_X64Y47         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.867     2.036    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X64Y47         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.045ns (6.898%)  route 0.607ns (93.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.435     0.435    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.480 f  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.652    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y70         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.852     2.022    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y70         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.045ns (6.898%)  route 0.607ns (93.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X1Y1      IDELAYCTRL                   0.000     0.000 r  dvi2rgb_m0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.435     0.435    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X65Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.480 f  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.652    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y70         FDPE                                         f  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.852     2.022    dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X65Y70         FDPE                                         r  dvi2rgb_m0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 hdmi_ddc_scl_io
                            (input port)
  Destination:            dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.246ns (31.081%)  route 0.546ns (68.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  hdmi_ddc_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_ddc_scl_iobuf/IO
    N5                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  hdmi_ddc_scl_iobuf/IBUF/O
                         net (fo=1, routed)           0.546     0.792    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]_0[0]
    SLICE_X64Y47         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_ref rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    clk_refm0/inst/lopt
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.816     1.985    clk_refm0/inst/clk_in1_clk_ref
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.607 r  clk_refm0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.140    clk_refm0/inst/clk_out1_clk_ref
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  clk_refm0/inst/clkout1_buf/O
                         net (fo=165, routed)         0.867     2.036    dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X64Y47         FDRE                                         r  dvi2rgb_m0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C





