#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb 25 14:34:22 2022
# Process ID: 12100
# Current directory: C:/Users/remelias001/Desktop/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1544 C:\Users\remelias001\Desktop\Lab3\Lab3.xpr
# Log file: C:/Users/remelias001/Desktop/Lab3/vivado.log
# Journal file: C:/Users/remelias001/Desktop/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project C:/Users/remelias001/Desktop/Lab3/Lab3.xprSScanning sources...FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.oopen_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 809.863 ; gain = 210.070update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AM_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AM_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/AM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/multA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/multB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b9810a3a5134ce28ca736c7b72c6905 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AM_top_tb_behav xil_defaultlib.AM_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multA
Compiling module xil_defaultlib.multB
Compiling module xil_defaultlib.AM_top
Compiling module xil_defaultlib.AM_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AM_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AM_top_tb_behav -key {Behavioral:sim_1:Functional:AM_top_tb} -tclbatch {AM_top_tb.tcl} -view {C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav.wcfg} -view {C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav.wcfg
WARNING: Simulation object /AM_top_tb/uut/a_r was not found in the design.
WARNING: Simulation object /AM_top_tb/uut/b_r was not found in the design.
open_wave_config C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav1.wcfg
source AM_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
000000 x 000000 is: 110111100000
000111 x 001110 is: 000000000000
111110 x 001110 is: 000000000000
010101 x 100100 is: 000000000000
110011 x 100100 is: 000000000000
000000 x 011111 is: 111111100100
100000 x 100000 is: 111010000110
100000 x 011111 is: 000101101100
011111 x 011111 is: 000000000000
100000 x 000000 is: 010000000000
$finish called at time : 130 ns : File "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AM_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 877.504 ; gain = 52.793
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
000000 x 000000 is: 110111100000
000111 x 001110 is: 000000000000
111110 x 001110 is: 000000000000
010101 x 100100 is: 000000000000
110011 x 100100 is: 000000000000
000000 x 011111 is: 111111100100
100000 x 100000 is: 111010000110
100000 x 011111 is: 000101101100
011111 x 011111 is: 000000000000
100000 x 000000 is: 010000000000
$finish called at time : 130 ns : File "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" Line 79
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 878.516 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AM_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AM_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/AM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/multA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/multB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b9810a3a5134ce28ca736c7b72c6905 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AM_top_tb_behav xil_defaultlib.AM_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multA
Compiling module xil_defaultlib.multB
Compiling module xil_defaultlib.AM_top
Compiling module xil_defaultlib.AM_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AM_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AM_top_tb_behav -key {Behavioral:sim_1:Functional:AM_top_tb} -tclbatch {AM_top_tb.tcl} -view {C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav.wcfg} -view {C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav.wcfg
WARNING: Simulation object /AM_top_tb/uut/a_r was not found in the design.
WARNING: Simulation object /AM_top_tb/uut/b_r was not found in the design.
open_wave_config C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav1.wcfg
source AM_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
000000 x 000000 is: 110111100000
000111 x 001110 is: 000000000000
111110 x 001110 is: 000000000000
010101 x 100100 is: 000000000000
110011 x 100100 is: 000000000000
000000 x 011111 is: 111111100100
100000 x 100000 is: 111010000110
100000 x 011111 is: 000101101100
011111 x 011111 is: 000000000000
100000 x 000000 is: 010000000000
$finish called at time : 130 ns : File "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AM_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 913.117 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/remelias001/Desktop/Lab3/Lab3.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Feb 25 15:05:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/remelias001/Desktop/Lab3/Lab3.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AM_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AM_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/AM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/multA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/multB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0b9810a3a5134ce28ca736c7b72c6905 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AM_top_tb_behav xil_defaultlib.AM_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multA
Compiling module xil_defaultlib.multB
Compiling module xil_defaultlib.AM_top
Compiling module xil_defaultlib.AM_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AM_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/remelias001/Desktop/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AM_top_tb_behav -key {Behavioral:sim_1:Functional:AM_top_tb} -tclbatch {AM_top_tb.tcl} -view {C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav.wcfg} -view {C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav.wcfg
WARNING: Simulation object /AM_top_tb/uut/a_r was not found in the design.
WARNING: Simulation object /AM_top_tb/uut/b_r was not found in the design.
open_wave_config C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav1.wcfg
source AM_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
000000 x 000000 is: 110111100000
000111 x 001110 is: 000000000000
111110 x 001110 is: 000000000000
010101 x 100100 is: 000000000000
110011 x 100100 is: 000001100010
000000 x 011111 is: 111111100100
100000 x 100000 is: 110110110100
100000 x 011111 is: 000101101100
011111 x 011111 is: 000000000000
100000 x 000000 is: 010000000000
$finish called at time : 130 ns : File "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AM_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 921.281 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
000000 x 000000 is: 110111100000
000111 x 001110 is: 000000000000
111110 x 001110 is: 000000000000
010101 x 100100 is: 000000000000
110011 x 100100 is: 000001100010
000000 x 011111 is: 111111100100
100000 x 100000 is: 110110110100
100000 x 011111 is: 000101101100
011111 x 011111 is: 000000000000
100000 x 000000 is: 010000000000
$finish called at time : 130 ns : File "C:/Users/remelias001/Desktop/lab3_r/AM_top_tb.v" Line 79
save_wave_config {C:/Users/remelias001/Desktop/Lab3/AM_top_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 25 15:14:24 2022...
