-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Mon Feb 17 01:47:11 2025
-- Host        : adnepukan-deepin running 64-bit Deepin 20.9
-- Command     : write_vhdl -force -mode funcsim
--               /home/adnepukan/aicas4qwen/hardware/project_1/project_1.gen/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0_sim_netlist.vhdl
-- Design      : system_axi_cdma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_cdma_lite_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    \GEN_SYNC_WRITE.rdy_reg_0\ : out STD_LOGIC;
    arready_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0\ : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ : out STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdce_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\ : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    awvalid_d10 : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    wr_data_cap0 : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_1\ : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_1\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 50 downto 0 );
    D : in STD_LOGIC_VECTOR ( 64 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[28]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[29]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_2\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_3\ : in STD_LOGIC;
    dma_keyhole_write : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_2\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2\ : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_cdma_lite_if : entity is "axi_cdma_lite_if";
end system_axi_cdma_0_0_axi_cdma_lite_if;

architecture STRUCTURE of system_axi_cdma_0_0_axi_cdma_lite_if is
  signal \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sync_read.axi2ip_rdce_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.rdy_i_2_n_0\ : STD_LOGIC;
  signal \^gen_sync_write.rdy_reg_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^arready_i_reg_0\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d1_i_1_n_0 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 15 downto 11 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal sig_ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[14]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[15]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[6]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.axi2ip_rdce[7]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.rdy_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_addr_cap_i_1\ : label is "soft_lutpair192";
begin
  \GEN_SYNC_READ.axi2ip_rdce_reg[10]_0\(10 downto 0) <= \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10 downto 0);
  \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ <= \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\;
  \GEN_SYNC_WRITE.rdy_reg_0\ <= \^gen_sync_write.rdy_reg_0\;
  arready_i_reg_0 <= \^arready_i_reg_0\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => p_0_in(0),
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => p_0_in(1),
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => p_0_in(2),
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => p_0_in(3),
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(0),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(11),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => axi2ip_rdce(12),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => axi2ip_rdce(13),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(14),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => axi2ip_rdce(15),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(1),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(2),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(3),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(4),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAEAAAEAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(5),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAAA0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      I3 => p_0_in(3),
      O => \GEN_SYNC_READ.axi2ip_rdce[7]_i_2_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAE0000"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.axi2ip_rdce[15]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I5 => \^arready_i_reg_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(0),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0\,
      Q => axi2ip_rdce(11),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0\,
      Q => axi2ip_rdce(12),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0\,
      Q => axi2ip_rdce(13),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0\,
      Q => axi2ip_rdce(14),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0\,
      Q => axi2ip_rdce(15),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(1),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(2),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(3),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(4),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(5),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      R => '0'
    );
\GEN_SYNC_READ.axi2ip_rdce_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0\,
      Q => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      R => '0'
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^arready_i_reg_0\,
      Q => rvalid,
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(24),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => D(26),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(27),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(46),
      I4 => D(0),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(31),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(4),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(10)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(32),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(51),
      I4 => D(10),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(32),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(5),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(33),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(52),
      I4 => D(11),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1\,
      O => sig_ip2axi_rddata1_out(12)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(0),
      I1 => Q(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_2\,
      I4 => D(12),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(33),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(6),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(13)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(34),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(53),
      I4 => D(13),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\,
      O => sig_ip2axi_rddata1_out(14)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(0),
      I1 => Q(1),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2\,
      I4 => D(14),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(34),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(7),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(15)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(35),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(54),
      I4 => D(15),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(35),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(8),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(36),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(55),
      I4 => D(16),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(36),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(9),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(37),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(56),
      I4 => D(17),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(37),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(10),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(38),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(57),
      I4 => D(18),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(38),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(11),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(39),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(58),
      I4 => D(19),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => D(1),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(25),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\,
      O => sig_ip2axi_rddata1_out(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(39),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(12),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(40),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(59),
      I4 => D(20),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(40),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(13),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(41),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(60),
      I4 => D(21),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(41),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(14),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(42),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(61),
      I4 => D(22),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(42),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(15),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(43),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(62),
      I4 => D(23),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(43),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(16),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(44),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(63),
      I4 => D(24),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(44),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(17),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(45),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(64),
      I4 => D(25),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(45),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(18),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      O => sig_ip2axi_rddata1_out(26)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(46),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(19),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      O => sig_ip2axi_rddata1_out(27)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[28]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(47),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(20),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      O => sig_ip2axi_rddata1_out(28)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[29]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(48),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(21),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      O => sig_ip2axi_rddata1_out(29)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => D(2),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(26),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\,
      O => sig_ip2axi_rddata1_out(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(49),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(22),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      O => sig_ip2axi_rddata1_out(30)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(50),
      I3 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(23),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      O => sig_ip2axi_rddata1_out(31)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_1\,
      I1 => axi2ip_rdce(12),
      I2 => axi2ip_rdce(11),
      I3 => axi2ip_rdce(13),
      I4 => axi2ip_rdce(14),
      I5 => axi2ip_rdce(15),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(27),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(0),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(28),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(47),
      I4 => D(3),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\,
      O => sig_ip2axi_rddata1_out(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(0),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_2\(0),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2\,
      I4 => D(4),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1\,
      O => sig_ip2axi_rddata1_out(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(0),
      I1 => dma_keyhole_write,
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_2\,
      I4 => D(5),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1\,
      O => sig_ip2axi_rddata1_out(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(0),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_2\(1),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_3\,
      I4 => D(6),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(28),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(1),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(29),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(48),
      I4 => D(7),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(29),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(2),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(30),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(49),
      I4 => D(8),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(30),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(3),
      I4 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\,
      O => sig_ip2axi_rddata1_out(9)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(6),
      I1 => D(31),
      I2 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(7),
      I3 => D(50),
      I4 => D(9),
      I5 => \^gen_sync_read.axi2ip_rdce_reg[10]_0\(10),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(29),
      Q => s_axi_lite_rdata(29),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(30),
      Q => s_axi_lite_rdata(30),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => sig_ip2axi_rddata1_out(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => rvalid,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => s_axi_lite_rready,
      I3 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      R => '0'
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => awvalid,
      Q => awvalid_d1,
      R => awvalid_d10
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => s_axi_lite_awaddr(3),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(2),
      I4 => \^gen_sync_write.rdy_reg_0\,
      I5 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => s_axi_lite_awaddr(3),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_lite_awaddr(3),
      I1 => s_axi_lite_awaddr(0),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_lite_awaddr(1),
      I1 => s_axi_lite_awaddr(2),
      I2 => \^gen_sync_write.rdy_reg_0\,
      I3 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_lite_awaddr(0),
      I1 => s_axi_lite_awaddr(3),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_2_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\(0),
      R => \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\(0),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0\,
      R => \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_1\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\(0),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_1\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0\(0),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1_n_0\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0\(0),
      R => \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_2_n_0\,
      Q => E(0),
      R => \GEN_SYNC_WRITE.axi2ip_wrce[9]_i_1_n_0\
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_SYNC_WRITE.rdy_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      O => \GEN_SYNC_WRITE.rdy_i_2_n_0\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.rdy_i_2_n_0\,
      Q => \^gen_sync_write.rdy_reg_0\,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => wr_addr_cap,
      O => \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\,
      Q => wr_addr_cap,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_d1,
      I1 => wvalid,
      I2 => wr_data_cap,
      O => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\,
      Q => wr_data_cap,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => wr_in_progress,
      O => \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\,
      Q => wr_in_progress,
      R => awvalid_d10
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^gen_sync_write.rdy_reg_0\,
      Q => \^s_axi_lite_awready\,
      R => '0'
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wvalid,
      Q => wvalid_d1,
      R => awvalid_d10
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => araddr(2),
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => araddr(3),
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => araddr(4),
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => araddr(5),
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
arready_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I1 => arvalid,
      I2 => arvalid_d1,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^arready_i_reg_0\,
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\,
      I1 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => arvalid,
      O => arvalid_d1_i_1_n_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_d1_i_1_n_0,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_cdma_pulse_gen is
  port (
    s_axi_lite_aresetn_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ : out STD_LOGIC;
    sig_halt_cmplt_reg_reg : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\ : out STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\ : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_halt_cmplt : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    sig_to_edge_detect_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_cdma_pulse_gen : entity is "axi_cdma_pulse_gen";
end system_axi_cdma_0_0_axi_cdma_pulse_gen;

architecture STRUCTURE of system_axi_cdma_0_0_axi_cdma_pulse_gen is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 7 );
  signal sig_to_edge_detect_reg_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1\ : label is "soft_lutpair203";
begin
  Q(0) <= \^q\(0);
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => sig_to_edge_detect_reg_0,
      I1 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_to_edge_detect_reg,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0\,
      Q => sig_shift_reg(1),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0\,
      Q => sig_shift_reg(2),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(2),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0\,
      Q => sig_shift_reg(3),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(3),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0\,
      Q => sig_shift_reg(4),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(4),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0\,
      Q => sig_shift_reg(5),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(5),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0\,
      Q => sig_shift_reg(6),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => sig_shift_reg(6),
      I1 => sig_halt_cmplt,
      I2 => sig_to_edge_detect_reg_0,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0\,
      Q => sig_shift_reg(7),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(7),
      I1 => sig_to_edge_detect_reg_0,
      I2 => sig_halt_cmplt,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0\,
      Q => \^q\(0),
      R => sig_local_hw_reset_reg
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_lite_aresetn,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      I1 => \^q\(0),
      O => s_axi_lite_aresetn_0
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_cntlr2rst_halt_cmplt,
      I1 => sig_dm_s2mm_halt_cmplt,
      I2 => sig_dm_mm2s_halt_cmplt,
      I3 => sig_halt_cmplt_reg,
      I4 => sig_local_hw_reset_reg,
      I5 => \^q\(0),
      O => sig_halt_cmplt_reg_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt,
      Q => sig_to_edge_detect_reg_0,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_reg2rst_soft_reset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0\ : entity is "axi_cdma_pulse_gen";
end \system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0\ is
  signal \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_rst2reg_soft_reset_clr : STD_LOGIC;
  signal sig_shift_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_to_edge_detect_reg\ : STD_LOGIC;
begin
  sig_to_edge_detect_reg <= \^sig_to_edge_detect_reg\;
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\,
      Q => sig_shift_reg(1),
      R => sig_local_hw_reset_reg
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_shift_reg(1),
      I1 => Q(0),
      I2 => \^sig_to_edge_detect_reg\,
      O => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\
    );
\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0\,
      Q => sig_rst2reg_soft_reset_clr,
      R => sig_local_hw_reset_reg
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005450"
    )
        port map (
      I0 => \dmacr_i_reg[2]\,
      I1 => s_axi_lite_wdata(0),
      I2 => sig_reg2rst_soft_reset,
      I3 => E(0),
      I4 => sig_rst2reg_soft_reset_clr,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => \^sig_to_edge_detect_reg\,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1\ is
  port (
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_halt_request_reg : out STD_LOGIC;
    sig_local_hw_reset_reg : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    sig_halt_request_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1\ : entity is "axi_cdma_pulse_gen";
end \system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1\ is
  signal sig_pulse_out : STD_LOGIC;
begin
\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_pulse_trigger,
      Q => sig_pulse_out,
      R => sig_local_hw_reset_reg
    );
sig_halt_request_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => sig_halt_request_reg_0,
      I1 => sig_pulse_out,
      I2 => Q(0),
      I3 => sig_local_hw_reset_reg,
      O => sig_halt_request_reg
    );
sig_to_edge_detect_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_reg2rst_soft_reset,
      Q => sig_to_edge_detect_reg,
      R => sig_local_hw_reset_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_cdma_register is
  port (
    dma_keyhole_write : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    sig_reg2rst_soft_reset : out STD_LOGIC;
    idle : out STD_LOGIC;
    sig_dma_go_reg_0 : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 92 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]_0\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \GEN_DMACR_SIMPLE.dmacr_i_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ioc_irq_reg_0 : out STD_LOGIC;
    err_irq_reg_0 : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[31]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[30]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[29]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[28]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[27]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[26]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[14]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[14]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[12]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[12]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[6]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[6]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[5]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[5]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[4]_0\ : out STD_LOGIC;
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[4]_0\ : out STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdce_reg[7]\ : out STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdce_reg[7]_0\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    \sig_btt_register_reg[25]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    axi_cdma_tstvec : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_slverr_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_set_err : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    \sig_sa_register_lsb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_da_register_lsb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_cdma_register : entity is "axi_cdma_register";
end system_axi_cdma_0_0_axi_cdma_register;

architecture STRUCTURE of system_axi_cdma_0_0_axi_cdma_register is
  signal \^d\ : STD_LOGIC_VECTOR ( 92 downto 0 );
  signal \^gen_dmacr_simple.dmacr_i_reg[14]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dma_decerr_i_1_n_0 : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal dma_interr_i_1_n_0 : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_keyhole_write\ : STD_LOGIC;
  signal dma_slverr_i_1_n_0 : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_d1_i_1_n_0 : STD_LOGIC;
  signal \^idle\ : STD_LOGIC;
  signal introut0 : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal sig_btt_register_del : STD_LOGIC;
  signal sig_dma_go_i_1_n_0 : STD_LOGIC;
  signal \^sig_dma_go_reg_0\ : STD_LOGIC;
  signal \^sig_reg2rst_soft_reset\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of dma_interr_i_1 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of error_d1_i_1 : label is "soft_lutpair196";
begin
  D(92 downto 0) <= \^d\(92 downto 0);
  \GEN_DMACR_SIMPLE.dmacr_i_reg[14]_0\(1 downto 0) <= \^gen_dmacr_simple.dmacr_i_reg[14]_0\(1 downto 0);
  \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]_0\(62 downto 0) <= \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(62 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_keyhole_write <= \^dma_keyhole_write\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  idle <= \^idle\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  sig_dma_go_reg_0 <= \^sig_dma_go_reg_0\;
  sig_reg2rst_soft_reset <= \^sig_reg2rst_soft_reset\;
\DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_reg2rst_soft_reset\,
      I1 => sig_to_edge_detect_reg,
      O => sig_pulse_trigger
    );
\GEN_DMACR_SIMPLE.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(12),
      Q => \^gen_dmacr_simple.dmacr_i_reg[14]_0\(0),
      R => \out\
    );
\GEN_DMACR_SIMPLE.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(14),
      Q => \^gen_dmacr_simple.dmacr_i_reg[14]_0\(1),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(0),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(31),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(10),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(41),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(11),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(42),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(12),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(43),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(13),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(44),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(14),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(45),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(15),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(46),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(16),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(47),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(17),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(48),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(18),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(49),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(19),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(50),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(1),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(32),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(20),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(51),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(21),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(52),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(22),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(53),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(23),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(54),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(24),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(55),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(25),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(56),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(26),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(57),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(27),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(58),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(28),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(59),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(29),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(60),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(2),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(33),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(30),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(61),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(31),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(62),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(3),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(34),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(4),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(35),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(5),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(36),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(6),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(37),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(7),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(38),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(8),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(39),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(9),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(40),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(0),
      Q => \^d\(61),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(10),
      Q => \^d\(71),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(11),
      Q => \^d\(72),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(12),
      Q => \^d\(73),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(13),
      Q => \^d\(74),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(14),
      Q => \^d\(75),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(15),
      Q => \^d\(76),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(16),
      Q => \^d\(77),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(17),
      Q => \^d\(78),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(18),
      Q => \^d\(79),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(19),
      Q => \^d\(80),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(1),
      Q => \^d\(62),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(20),
      Q => \^d\(81),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(21),
      Q => \^d\(82),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(22),
      Q => \^d\(83),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(23),
      Q => \^d\(84),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(24),
      Q => \^d\(85),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(25),
      Q => \^d\(86),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(26),
      Q => \^d\(87),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(27),
      Q => \^d\(88),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(28),
      Q => \^d\(89),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(29),
      Q => \^d\(90),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(2),
      Q => \^d\(63),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(30),
      Q => \^d\(91),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(31),
      Q => \^d\(92),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(3),
      Q => \^d\(64),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(4),
      Q => \^d\(65),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(5),
      Q => \^d\(66),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(6),
      Q => \^d\(67),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(7),
      Q => \^d\(68),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(8),
      Q => \^d\(69),
      R => \out\
    );
\GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0),
      D => s_axi_lite_wdata(9),
      Q => \^d\(70),
      R => \out\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(43),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(5),
      I2 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(11),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(4),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[12]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(73),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(41),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[12]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(45),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(5),
      I2 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(13),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(4),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[14]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(75),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(43),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[14]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I1 => \^d\(62),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(4),
      I3 => \^d\(28),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce_reg[7]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(30),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      I2 => \^idle\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(1),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(87),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(55),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[26]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(88),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(56),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[27]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(89),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(57),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[28]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(90),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(58),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[29]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I1 => \^d\(63),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(4),
      I3 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(1),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0\,
      O => \GEN_SYNC_READ.axi2ip_rdce_reg[7]\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(31),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      I2 => \^sig_reg2rst_soft_reset\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(0),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(91),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(59),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[30]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(92),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(60),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[31]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(35),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(5),
      I2 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(3),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(4),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[4]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(65),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(33),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[4]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(36),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(5),
      I2 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(4),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[5]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(66),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(34),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[5]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(37),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(5),
      I2 => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(5),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(4),
      O => \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[6]_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^d\(67),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(3),
      I2 => \^d\(35),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(2),
      O => \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[6]_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \^d\(26)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dma_keyhole_write\,
      O => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(0)
    );
dma_decerr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => dma_slverr_reg_1(0),
      I1 => dma_slverr_reg_2(0),
      I2 => sig_sm_set_err,
      I3 => \^dma_decerr_reg_0\,
      O => dma_decerr_i_1_n_0
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_decerr_i_1_n_0,
      Q => \^dma_decerr_reg_0\,
      R => \out\
    );
dma_interr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cdma_tvect_out(0),
      I1 => \^dma_interr_reg_0\,
      O => dma_interr_i_1_n_0
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_interr_i_1_n_0,
      Q => \^dma_interr_reg_0\,
      R => \out\
    );
dma_slverr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => dma_slverr_reg_1(1),
      I1 => dma_slverr_reg_2(1),
      I2 => sig_sm_set_err,
      I3 => \^dma_slverr_reg_0\,
      O => dma_slverr_i_1_n_0
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => dma_slverr_i_1_n_0,
      Q => \^dma_slverr_reg_0\,
      R => \out\
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_0\,
      Q => \^sig_reg2rst_soft_reset\,
      R => '0'
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(4),
      Q => \^q\(0),
      R => \out\
    );
\dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(5),
      Q => \^dma_keyhole_write\,
      R => \out\
    );
\dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(6),
      Q => \^q\(1),
      R => \out\
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FDF00CC"
    )
        port map (
      I0 => s_axi_lite_wdata(14),
      I1 => error_d1_i_1_n_0,
      I2 => ioc_irq_reg_1,
      I3 => error_d1,
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => \out\
    );
error_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \^dma_decerr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      O => error_d1_i_1_n_0
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => error_d1_i_1_n_0,
      Q => error_d1,
      R => \out\
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => idle_reg_0,
      Q => \^idle\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_dmacr_simple.dmacr_i_reg[14]_0\(0),
      I1 => \^ioc_irq_reg_0\,
      I2 => \^gen_dmacr_simple.dmacr_i_reg[14]_0\(1),
      I3 => \^err_irq_reg_0\,
      O => introut0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => introut0,
      Q => cdma_introut,
      R => \out\
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_lite_wdata(12),
      I1 => ioc_irq_reg_1,
      I2 => axi_cdma_tstvec(1),
      I3 => \^ioc_irq_reg_0\,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => \^ioc_irq_reg_0\,
      R => \out\
    );
sig_btt_register_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_btt_register_reg[25]_0\(0),
      Q => sig_btt_register_del,
      R => \out\
    );
\sig_btt_register_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(0),
      Q => \^d\(0),
      R => \out\
    );
\sig_btt_register_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(10),
      Q => \^d\(10),
      R => \out\
    );
\sig_btt_register_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(11),
      Q => \^d\(11),
      R => \out\
    );
\sig_btt_register_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(12),
      Q => \^d\(12),
      R => \out\
    );
\sig_btt_register_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(13),
      Q => \^d\(13),
      R => \out\
    );
\sig_btt_register_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(14),
      Q => \^d\(14),
      R => \out\
    );
\sig_btt_register_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(15),
      Q => \^d\(15),
      R => \out\
    );
\sig_btt_register_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(16),
      Q => \^d\(16),
      R => \out\
    );
\sig_btt_register_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(17),
      Q => \^d\(17),
      R => \out\
    );
\sig_btt_register_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(18),
      Q => \^d\(18),
      R => \out\
    );
\sig_btt_register_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(19),
      Q => \^d\(19),
      R => \out\
    );
\sig_btt_register_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(1),
      Q => \^d\(1),
      R => \out\
    );
\sig_btt_register_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(20),
      Q => \^d\(20),
      R => \out\
    );
\sig_btt_register_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(21),
      Q => \^d\(21),
      R => \out\
    );
\sig_btt_register_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(22),
      Q => \^d\(22),
      R => \out\
    );
\sig_btt_register_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(23),
      Q => \^d\(23),
      R => \out\
    );
\sig_btt_register_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(24),
      Q => \^d\(24),
      R => \out\
    );
\sig_btt_register_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(25),
      Q => \^d\(25),
      R => \out\
    );
\sig_btt_register_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(2),
      Q => \^d\(2),
      R => \out\
    );
\sig_btt_register_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(3),
      Q => \^d\(3),
      R => \out\
    );
\sig_btt_register_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(4),
      Q => \^d\(4),
      R => \out\
    );
\sig_btt_register_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(5),
      Q => \^d\(5),
      R => \out\
    );
\sig_btt_register_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(6),
      Q => \^d\(6),
      R => \out\
    );
\sig_btt_register_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(7),
      Q => \^d\(7),
      R => \out\
    );
\sig_btt_register_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(8),
      Q => \^d\(8),
      R => \out\
    );
\sig_btt_register_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_btt_register_reg[25]_0\(0),
      D => s_axi_lite_wdata(9),
      Q => \^d\(9),
      R => \out\
    );
\sig_da_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(0),
      Q => \^d\(27),
      R => \out\
    );
\sig_da_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(10),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(9),
      R => \out\
    );
\sig_da_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(11),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(10),
      R => \out\
    );
\sig_da_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(12),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(11),
      R => \out\
    );
\sig_da_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(13),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(12),
      R => \out\
    );
\sig_da_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(14),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(13),
      R => \out\
    );
\sig_da_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(15),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(14),
      R => \out\
    );
\sig_da_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(16),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(15),
      R => \out\
    );
\sig_da_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(17),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(16),
      R => \out\
    );
\sig_da_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(18),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(17),
      R => \out\
    );
\sig_da_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(19),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(18),
      R => \out\
    );
\sig_da_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(1),
      Q => \^d\(28),
      R => \out\
    );
\sig_da_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(20),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(19),
      R => \out\
    );
\sig_da_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(21),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(20),
      R => \out\
    );
\sig_da_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(22),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(21),
      R => \out\
    );
\sig_da_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(23),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(22),
      R => \out\
    );
\sig_da_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(24),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(23),
      R => \out\
    );
\sig_da_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(25),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(24),
      R => \out\
    );
\sig_da_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(26),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(25),
      R => \out\
    );
\sig_da_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(27),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(26),
      R => \out\
    );
\sig_da_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(28),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(27),
      R => \out\
    );
\sig_da_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(29),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(28),
      R => \out\
    );
\sig_da_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(2),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(1),
      R => \out\
    );
\sig_da_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(30),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(29),
      R => \out\
    );
\sig_da_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(31),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(30),
      R => \out\
    );
\sig_da_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(3),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(2),
      R => \out\
    );
\sig_da_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(4),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(3),
      R => \out\
    );
\sig_da_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(5),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(4),
      R => \out\
    );
\sig_da_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(6),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(5),
      R => \out\
    );
\sig_da_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(7),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(6),
      R => \out\
    );
\sig_da_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(8),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(7),
      R => \out\
    );
\sig_da_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_da_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(9),
      Q => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]_0\(8),
      R => \out\
    );
sig_dma_go_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101110"
    )
        port map (
      I0 => axi_cdma_tstvec(0),
      I1 => \out\,
      I2 => \^sig_dma_go_reg_0\,
      I3 => \sig_btt_register_reg[25]_0\(0),
      I4 => sig_btt_register_del,
      O => sig_dma_go_i_1_n_0
    );
sig_dma_go_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_dma_go_i_1_n_0,
      Q => \^sig_dma_go_reg_0\,
      R => '0'
    );
\sig_sa_register_lsb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(0),
      Q => \^d\(29),
      R => \out\
    );
\sig_sa_register_lsb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(10),
      Q => \^d\(39),
      R => \out\
    );
\sig_sa_register_lsb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(11),
      Q => \^d\(40),
      R => \out\
    );
\sig_sa_register_lsb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(12),
      Q => \^d\(41),
      R => \out\
    );
\sig_sa_register_lsb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(13),
      Q => \^d\(42),
      R => \out\
    );
\sig_sa_register_lsb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(14),
      Q => \^d\(43),
      R => \out\
    );
\sig_sa_register_lsb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(15),
      Q => \^d\(44),
      R => \out\
    );
\sig_sa_register_lsb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(16),
      Q => \^d\(45),
      R => \out\
    );
\sig_sa_register_lsb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(17),
      Q => \^d\(46),
      R => \out\
    );
\sig_sa_register_lsb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(18),
      Q => \^d\(47),
      R => \out\
    );
\sig_sa_register_lsb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(19),
      Q => \^d\(48),
      R => \out\
    );
\sig_sa_register_lsb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(1),
      Q => \^d\(30),
      R => \out\
    );
\sig_sa_register_lsb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(20),
      Q => \^d\(49),
      R => \out\
    );
\sig_sa_register_lsb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(21),
      Q => \^d\(50),
      R => \out\
    );
\sig_sa_register_lsb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(22),
      Q => \^d\(51),
      R => \out\
    );
\sig_sa_register_lsb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(23),
      Q => \^d\(52),
      R => \out\
    );
\sig_sa_register_lsb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(24),
      Q => \^d\(53),
      R => \out\
    );
\sig_sa_register_lsb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(25),
      Q => \^d\(54),
      R => \out\
    );
\sig_sa_register_lsb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(26),
      Q => \^d\(55),
      R => \out\
    );
\sig_sa_register_lsb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(27),
      Q => \^d\(56),
      R => \out\
    );
\sig_sa_register_lsb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(28),
      Q => \^d\(57),
      R => \out\
    );
\sig_sa_register_lsb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(29),
      Q => \^d\(58),
      R => \out\
    );
\sig_sa_register_lsb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(2),
      Q => \^d\(31),
      R => \out\
    );
\sig_sa_register_lsb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(30),
      Q => \^d\(59),
      R => \out\
    );
\sig_sa_register_lsb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(31),
      Q => \^d\(60),
      R => \out\
    );
\sig_sa_register_lsb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(3),
      Q => \^d\(32),
      R => \out\
    );
\sig_sa_register_lsb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(4),
      Q => \^d\(33),
      R => \out\
    );
\sig_sa_register_lsb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(5),
      Q => \^d\(34),
      R => \out\
    );
\sig_sa_register_lsb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(6),
      Q => \^d\(35),
      R => \out\
    );
\sig_sa_register_lsb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(7),
      Q => \^d\(36),
      R => \out\
    );
\sig_sa_register_lsb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(8),
      Q => \^d\(37),
      R => \out\
    );
\sig_sa_register_lsb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_sa_register_lsb_reg[0]_0\(0),
      D => s_axi_lite_wdata(9),
      Q => \^d\(38),
      R => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_cdma_simple_cntlr is
  port (
    sig_sm_set_idle_reg_0 : out STD_LOGIC;
    sig_sm_clr_idle_reg_0 : out STD_LOGIC;
    axi_cdma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_set_err : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_s2mm_sts_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : out STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : out STD_LOGIC;
    sig_sm_clr_idle_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_mm2s_status_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_s2mm_status_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_cmd_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_state0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_sm_clr_idle_ns : in STD_LOGIC;
    sig_sm_pop_mm2s_sts_ns : in STD_LOGIC;
    sig_sm_pop_s2mm_sts_ns : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    idle : in STD_LOGIC;
    sig_mm2s2cntl_sts_tvalid : in STD_LOGIC;
    sig_s2mm2cntl_sts_tvalid : in STD_LOGIC;
    \FSM_onehot_sig_sm_state_reg[1]_0\ : in STD_LOGIC;
    sig_mm2s2cntl_cmd_tready : in STD_LOGIC;
    sig_s2mm2cntl_cmd_tready : in STD_LOGIC;
    \FSM_onehot_sig_sm_state_reg[1]_1\ : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    sig_dm_s2mm_halt : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_s2mm_status_reg_reg[6]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_cdma_simple_cntlr : entity is "axi_cdma_simple_cntlr";
end system_axi_cdma_0_0_axi_cdma_simple_cntlr;

architecture STRUCTURE of system_axi_cdma_0_0_axi_cdma_simple_cntlr is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_sig_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_cntl2s2mm_cmd_tvalid\ : STD_LOGIC;
  signal \^sig_cntlr2rst_halt_cmplt\ : STD_LOGIC;
  signal sig_halt_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_mm2s_status_reg_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_s2mm_status_reg_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_sm_clr_idle_reg_0\ : STD_LOGIC;
  signal \^sig_sm_pop_s2mm_sts_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_sm_set_err\ : STD_LOGIC;
  signal sig_sm_set_idle_ns : STD_LOGIC;
  signal \^sig_sm_set_idle_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_sm_state[4]_i_1\ : label is "soft_lutpair187";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[0]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[1]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[3]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_sm_state_reg[4]\ : label is "init:00000001,xfer_done:01000000,ld_dm_cmd:00000100,get_mm2s_status:00001000,get_s2mm_status:00010000,score_status:00100000,wait_for_go:00000010,error_trap:10000000";
  attribute SOFT_HLUTNM of \cdma_tvect_out[5]_INST_0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of sig_sm_set_idle_i_1 : label is "soft_lutpair188";
begin
  E(0) <= \^e\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_cntl2s2mm_cmd_tvalid <= \^sig_cntl2s2mm_cmd_tvalid\;
  sig_cntlr2rst_halt_cmplt <= \^sig_cntlr2rst_halt_cmplt\;
  \sig_mm2s_status_reg_reg[6]_0\(2 downto 0) <= \^sig_mm2s_status_reg_reg[6]_0\(2 downto 0);
  \sig_s2mm_status_reg_reg[6]_0\(2 downto 0) <= \^sig_s2mm_status_reg_reg[6]_0\(2 downto 0);
  sig_sm_clr_idle_reg_0 <= \^sig_sm_clr_idle_reg_0\;
  sig_sm_pop_s2mm_sts_reg_0(0) <= \^sig_sm_pop_s2mm_sts_reg_0\(0);
  sig_sm_set_err <= \^sig_sm_set_err\;
  sig_sm_set_idle_reg_0 <= \^sig_sm_set_idle_reg_0\;
\FSM_onehot_sig_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_sig_sm_state_reg[1]_0\,
      I3 => sig_mm2s2cntl_cmd_tready,
      I4 => sig_s2mm2cntl_cmd_tready,
      I5 => \FSM_onehot_sig_sm_state[1]_i_2_n_0\,
      O => \FSM_onehot_sig_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_sm_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^sig_mm2s_status_reg_reg[6]_0\(1),
      I1 => \^sig_s2mm_status_reg_reg[6]_0\(1),
      I2 => \^sig_s2mm_status_reg_reg[6]_0\(2),
      I3 => \^sig_mm2s_status_reg_reg[6]_0\(2),
      I4 => \^sig_sm_set_err\,
      I5 => \FSM_onehot_sig_sm_state_reg[1]_1\,
      O => \FSM_onehot_sig_sm_state[1]_i_2_n_0\
    );
\FSM_onehot_sig_sm_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => sig_mm2s2cntl_sts_tvalid,
      I1 => \^q\(1),
      I2 => \^sig_sm_clr_idle_reg_0\,
      O => \FSM_onehot_sig_sm_state[3]_i_1_n_0\
    );
\FSM_onehot_sig_sm_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_mm2s2cntl_sts_tvalid,
      I2 => sig_s2mm2cntl_sts_tvalid,
      I3 => \^q\(2),
      O => \FSM_onehot_sig_sm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      S => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_sm_state[1]_i_1_n_0\,
      Q => \^q\(0),
      R => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_sm_state[3]_i_1_n_0\,
      Q => \^q\(1),
      R => sig_sm_state0
    );
\FSM_onehot_sig_sm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_sm_state[4]_i_1_n_0\,
      Q => \^q\(2),
      R => sig_sm_state0
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[98]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cntl2s2mm_cmd_tvalid\,
      I1 => sig_s2mm2cntl_cmd_tready,
      O => sig_sm_ld_cmd_reg_0(0)
    );
\cdma_tvect_out[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^sig_sm_set_err\,
      I1 => \^sig_s2mm_status_reg_reg[6]_0\(1),
      I2 => \^sig_mm2s_status_reg_reg[6]_0\(1),
      O => cdma_tvect_out(0)
    );
\cdma_tvect_out[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^sig_sm_set_err\,
      I1 => \^sig_s2mm_status_reg_reg[6]_0\(2),
      I2 => \^sig_mm2s_status_reg_reg[6]_0\(2),
      O => cdma_tvect_out(1)
    );
\cdma_tvect_out[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^sig_sm_set_err\,
      I1 => \^sig_mm2s_status_reg_reg[6]_0\(0),
      I2 => \^sig_s2mm_status_reg_reg[6]_0\(0),
      I3 => sig_dm_mm2s_err,
      I4 => sig_data2all_tlast_error,
      I5 => sig_calc2dm_calc_err,
      O => cdma_tvect_out(2)
    );
idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^sig_sm_clr_idle_reg_0\,
      I1 => idle_reg,
      I2 => idle,
      I3 => \^sig_sm_set_idle_reg_0\,
      O => sig_sm_clr_idle_reg_1
    );
sig_halt_cmplt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_dm_s2mm_halt,
      I1 => \^sig_sm_set_idle_reg_0\,
      I2 => \^sig_cntlr2rst_halt_cmplt\,
      O => sig_halt_cmplt_reg_i_1_n_0
    );
sig_halt_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg_i_1_n_0,
      Q => \^sig_cntlr2rst_halt_cmplt\,
      R => \out\
    );
\sig_mm2s_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => \^sig_mm2s_status_reg_reg[6]_0\(0),
      R => SR(0)
    );
\sig_mm2s_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(1),
      Q => \^sig_mm2s_status_reg_reg[6]_0\(1),
      R => SR(0)
    );
\sig_mm2s_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(2),
      Q => \^sig_mm2s_status_reg_reg[6]_0\(2),
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(0),
      Q => \^sig_s2mm_status_reg_reg[6]_0\(0),
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(1),
      Q => \^sig_s2mm_status_reg_reg[6]_0\(1),
      R => SR(0)
    );
\sig_s2mm_status_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      D => \sig_s2mm_status_reg_reg[6]_1\(2),
      Q => \^sig_s2mm_status_reg_reg[6]_0\(2),
      R => SR(0)
    );
sig_sm_clr_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_clr_idle_ns,
      Q => \^sig_sm_clr_idle_reg_0\,
      R => sig_sm_state0
    );
sig_sm_ld_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_sm_clr_idle_reg_0\,
      Q => \^sig_cntl2s2mm_cmd_tvalid\,
      R => sig_sm_state0
    );
sig_sm_pop_mm2s_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_mm2s_sts_ns,
      Q => \^e\(0),
      R => sig_sm_state0
    );
sig_sm_pop_s2mm_sts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_s2mm_sts_ns,
      Q => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      R => sig_sm_state0
    );
sig_sm_set_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_sm_pop_s2mm_sts_reg_0\(0),
      Q => \^sig_sm_set_err\,
      R => sig_sm_state0
    );
sig_sm_set_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sm_set_err\,
      I1 => \FSM_onehot_sig_sm_state_reg_n_0_[0]\,
      O => sig_sm_set_idle_ns
    );
sig_sm_set_idle_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_set_idle_ns,
      Q => \^sig_sm_set_idle_reg_0\,
      S => sig_sm_state0
    );
sig_sm_set_ioc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_sm_set_err\,
      Q => axi_cdma_tstvec(0),
      R => sig_sm_state0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    sig_s2mm2cntl_cmd_tready : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\ : out STD_LOGIC_VECTOR ( 91 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 90 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end system_axi_cdma_0_0_axi_datamover_fifo;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_fifo is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal \sig_init_done_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair169";
begin
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(12),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(13),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(14),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(15),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(16),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(17),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(18),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(19),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(20),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(21),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(22),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(23),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(24),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(25),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(26),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => '1',
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(27),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(28),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(29),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(30),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(31),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(32),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(33),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(34),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(35),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(36),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(37),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(38),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(39),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(40),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(41),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(42),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(43),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(44),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(45),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(46),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(47),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(48),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(49),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(50),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(51),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(52),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(53),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(54),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(55),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(56),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(57),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(57),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(58),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(58),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(59),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(59),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(60),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(60),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(61),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(61),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(62),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(62),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(63),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(63),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(64),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(64),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(65),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(65),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(66),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(66),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(67),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(67),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(68),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(68),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(69),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(69),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(70),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(70),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(71),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(71),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(72),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(72),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(73),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(73),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(74),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(74),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(75),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(75),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(76),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(76),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(77),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(77),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(78),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(78),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(79),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(79),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(80),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(80),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(81),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(81),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(82),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(82),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(83),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(83),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(84),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(84),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(85),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(85),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(86),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(86),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(87),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(87),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(88),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(88),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(89),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(89),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(90),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(90),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(91),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      Q => sig_s2mm2cntl_cmd_tready,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_init_done_0,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_int_reg_n_reg
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => \^sig_init_done\,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => \sig_init_done_i_1__2_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_init_done_i_1__2_n_0\,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      Q => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_fifo_7 is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg : out STD_LOGIC;
    sig_sm_clr_idle_ns : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 93 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_sm_clr_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_clr_idle_reg_0 : in STD_LOGIC;
    sig_s2mm2cntl_cmd_tready : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 92 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_fifo_7 : entity is "axi_datamover_fifo";
end system_axi_cdma_0_0_axi_datamover_fifo_7;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_fifo_7 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal \sig_init_done_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair9";
begin
  E(0) <= \^e\(0);
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_cntl2s2mm_cmd_tvalid,
      O => \^e\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => Q(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(10),
      Q => Q(10),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(11),
      Q => Q(11),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(12),
      Q => Q(12),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(13),
      Q => Q(13),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(14),
      Q => Q(14),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(15),
      Q => Q(15),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(16),
      Q => Q(16),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(17),
      Q => Q(17),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(18),
      Q => Q(18),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(19),
      Q => Q(19),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(1),
      Q => Q(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(20),
      Q => Q(20),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(21),
      Q => Q(21),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(22),
      Q => Q(22),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(23),
      Q => Q(23),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(24),
      Q => Q(24),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(25),
      Q => Q(25),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(26),
      Q => Q(26),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(27),
      Q => Q(27),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(28),
      Q => Q(28),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(2),
      Q => Q(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => '1',
      Q => Q(29),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(29),
      Q => Q(30),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(30),
      Q => Q(31),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(31),
      Q => Q(32),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(32),
      Q => Q(33),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(33),
      Q => Q(34),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(3),
      Q => Q(3),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(34),
      Q => Q(35),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(35),
      Q => Q(36),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(36),
      Q => Q(37),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(37),
      Q => Q(38),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(38),
      Q => Q(39),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(39),
      Q => Q(40),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(40),
      Q => Q(41),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(41),
      Q => Q(42),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(42),
      Q => Q(43),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(43),
      Q => Q(44),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(4),
      Q => Q(4),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(44),
      Q => Q(45),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(45),
      Q => Q(46),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(46),
      Q => Q(47),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(47),
      Q => Q(48),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(48),
      Q => Q(49),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(49),
      Q => Q(50),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(50),
      Q => Q(51),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(51),
      Q => Q(52),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(52),
      Q => Q(53),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(53),
      Q => Q(54),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(5),
      Q => Q(5),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(54),
      Q => Q(55),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(55),
      Q => Q(56),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(56),
      Q => Q(57),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(57),
      Q => Q(58),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(58),
      Q => Q(59),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(59),
      Q => Q(60),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(60),
      Q => Q(61),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(61),
      Q => Q(62),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(62),
      Q => Q(63),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(63),
      Q => Q(64),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(6),
      Q => Q(6),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(64),
      Q => Q(65),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(65),
      Q => Q(66),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(66),
      Q => Q(67),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(67),
      Q => Q(68),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(68),
      Q => Q(69),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(69),
      Q => Q(70),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(70),
      Q => Q(71),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(71),
      Q => Q(72),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(72),
      Q => Q(73),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(73),
      Q => Q(74),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(7),
      Q => Q(7),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(74),
      Q => Q(75),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(75),
      Q => Q(76),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(76),
      Q => Q(77),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(77),
      Q => Q(78),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(78),
      Q => Q(79),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(79),
      Q => Q(80),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(80),
      Q => Q(81),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(81),
      Q => Q(82),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(82),
      Q => Q(83),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(83),
      Q => Q(84),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(8),
      Q => Q(8),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(84),
      Q => Q(85),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(85),
      Q => Q(86),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(86),
      Q => Q(87),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(87),
      Q => Q(88),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(88),
      Q => Q(89),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(89),
      Q => Q(90),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(90),
      Q => Q(91),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(91),
      Q => Q(92),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(92),
      Q => Q(93),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => D(9),
      Q => Q(9),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      Q => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_init_done_0,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => sig_cmd_stat_rst_int_reg_n_reg
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => \^sig_init_done\,
      I2 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      I3 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      O => \sig_init_done_i_1__0_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_init_done_i_1__0_n_0\,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      Q => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg\,
      R => '0'
    );
sig_sm_clr_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_sm_clr_idle_reg(0),
      I1 => sig_sm_clr_idle_reg_0,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I3 => sig_s2mm2cntl_cmd_tready,
      O => sig_sm_clr_idle_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_sm_pop_s2mm_sts_ns : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \system_axi_cdma_0_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_push_regfifo\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => sig_cntl2s2mm_sts_tready,
      I2 => \^sig_init_done\,
      I3 => sig_wsc2stat_status_valid,
      I4 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA8080"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_wsc2stat_status_valid,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I3 => sig_cntl2s2mm_sts_tready,
      I4 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
\sig_dbeat_cntr[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \sig_dbeat_cntr_reg[0]\(0),
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_sm_pop_s2mm_sts_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => Q(0),
      O => sig_sm_pop_s2mm_sts_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_fifo__parameterized0_6\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_sm_pop_mm2s_sts_ns : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_mm2s_sts_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized0_6\ : entity is "axi_datamover_fifo";
end \system_axi_cdma_0_0_axi_datamover_fifo__parameterized0_6\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized0_6\ is
  signal \USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_push_regfifo\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(0),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(0),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(1),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(1),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \USE_SINGLE_REG.sig_push_regfifo\,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(2),
      Q => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2),
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FFF8F8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\(0),
      I2 => \^sig_init_done\,
      I3 => sig_rsc2stat_status_valid,
      I4 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => SR(0)
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA8080"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => sig_rsc2stat_status_valid,
      I2 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I3 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\(0),
      I4 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_sm_pop_mm2s_sts_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => sig_sm_pop_mm2s_sts_reg(0),
      O => sig_sm_pop_mm2s_sts_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_mm2s_dre is
  port (
    sig_mm2s_axis_tvalid : out STD_LOGIC;
    sig_mm2s_axis_tlast : out STD_LOGIC;
    sig_flush_db1 : out STD_LOGIC;
    sig_input_accept21_out : out STD_LOGIC;
    sig_flush_db2_reg_0 : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_flush_db1_reg_0 : out STD_LOGIC;
    \sig_next_dre_dest_align_reg_reg[0]\ : out STD_LOGIC;
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_stream_rst_reg_n : in STD_LOGIC;
    sig_flush_db1_reg_1 : in STD_LOGIC;
    sig_rdc2dre_new_align : in STD_LOGIC;
    sig_flush_db2_reg_1 : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0\ : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ : in STD_LOGIC;
    m_axi_rready_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rdc2dre_use_autodest : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_mm2s_dre : entity is "axi_datamover_mm2s_dre";
end system_axi_cdma_0_0_axi_datamover_mm2s_dre;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_mm2s_dre is
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.s_case_i_32\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_MUXFARM_32.sig_shift_case_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_MUXFARM_32.sig_shift_case_reg0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\ : STD_LOGIC;
  signal \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\ : STD_LOGIC;
  signal \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\ : STD_LOGIC;
  signal \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\ : STD_LOGIC;
  signal \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in14_in : STD_LOGIC;
  signal sig_advance_pipe_data16_out : STD_LOGIC;
  signal \sig_delay_mux_bus[0]_14\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[0]_8\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[1]_16\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[1]_17\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_dre_tvalid_i0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_5_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_6_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_7_n_0 : STD_LOGIC;
  signal sig_dre_tvalid_i_i_8_n_0 : STD_LOGIC;
  signal sig_enable_input_rdy : STD_LOGIC;
  signal \sig_final_mux_bus[0]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[0]_13\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[1]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[1]_7\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[2]_10\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[2]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[3]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_final_mux_has_tlast : STD_LOGIC;
  signal \^sig_flush_db1\ : STD_LOGIC;
  signal sig_flush_db10 : STD_LOGIC;
  signal \^sig_flush_db1_reg_0\ : STD_LOGIC;
  signal sig_flush_db2 : STD_LOGIC;
  signal sig_flush_db2_i_1_n_0 : STD_LOGIC;
  signal \^sig_input_accept21_out\ : STD_LOGIC;
  signal \^sig_mm2s_axis_tvalid\ : STD_LOGIC;
  signal \^sig_next_dre_dest_align_reg_reg[0]\ : STD_LOGIC;
  signal \sig_pass_mux_bus[3]_15\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_tlast_out : STD_LOGIC;
  signal sig_tlast_out_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sig_tlast_out_i_2 : label is "soft_lutpair2";
begin
  \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0\(8 downto 0) <= \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8 downto 0);
  \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(8 downto 0) <= \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8 downto 0);
  \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\(8 downto 0) <= \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8 downto 0);
  \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0\(8 downto 0) <= \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8 downto 0);
  sig_flush_db1 <= \^sig_flush_db1\;
  sig_flush_db1_reg_0 <= \^sig_flush_db1_reg_0\;
  sig_input_accept21_out <= \^sig_input_accept21_out\;
  sig_mm2s_axis_tvalid <= \^sig_mm2s_axis_tvalid\;
  \sig_next_dre_dest_align_reg_reg[0]\ <= \^sig_next_dre_dest_align_reg_reg[0]\;
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      O => \sig_delay_mux_bus[0]_8\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      O => \sig_delay_mux_bus[0]_8\(1)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      O => \sig_delay_mux_bus[0]_8\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      O => \sig_delay_mux_bus[0]_8\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      O => \sig_delay_mux_bus[0]_8\(4)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      O => \sig_delay_mux_bus[0]_8\(5)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      O => \sig_delay_mux_bus[0]_8\(6)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      O => \sig_delay_mux_bus[0]_8\(7)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACF0AC00"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      O => \sig_delay_mux_bus[0]_14\(8)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\,
      I1 => sig_advance_pipe_data16_out,
      I2 => sig_stream_rst_reg_n,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0AA0088A00000"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => p_0_in14_in,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      O => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAC00AC0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      O => \sig_delay_mux_bus[0]_8\(9)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"131FD3DF"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I4 => p_0_in14_in,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(0),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(1),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(2),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(3),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(4),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(5),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(6),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(7),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_14\(8),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(8),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0\,
      D => \sig_delay_mux_bus[0]_8\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(9),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      O => \sig_delay_mux_bus[1]_17\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      O => \sig_delay_mux_bus[1]_17\(1)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      O => \sig_delay_mux_bus[1]_17\(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      O => \sig_delay_mux_bus[1]_17\(3)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      O => \sig_delay_mux_bus[1]_17\(4)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      O => \sig_delay_mux_bus[1]_17\(5)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      O => \sig_delay_mux_bus[1]_17\(6)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      O => \sig_delay_mux_bus[1]_17\(7)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      O => \sig_delay_mux_bus[1]_16\(8)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4700FFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => p_0_in14_in,
      I3 => sig_advance_pipe_data16_out,
      I4 => sig_stream_rst_reg_n,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => p_0_in14_in,
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      O => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      O => \sig_delay_mux_bus[1]_17\(9)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(0),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(1),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(2),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(3),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(4),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(5),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(6),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(7),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_16\(8),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(8),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0\,
      D => \sig_delay_mux_bus[1]_17\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(9),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => sig_advance_pipe_data16_out,
      I2 => sig_stream_rst_reg_n,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in14_in,
      I1 => sig_advance_pipe_data16_out,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(0),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(1),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(2),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(3),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(4),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(5),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(6),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(7),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => p_0_in14_in,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(8),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0\,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(9),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(8),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(9),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(9),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(0),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(1),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(2),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(3),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(4),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(5),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(6),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(7),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(9),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(9),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(0),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(1),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(2),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(3),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(4),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(5),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(6),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(7),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(8),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(9),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      R => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(0),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(1),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(2),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(3),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(4),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(5),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(6),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(7),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(8),
      Q => p_0_in14_in,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(9),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sig_next_dre_dest_align_reg_reg[0]\,
      I1 => Q(0),
      O => \GEN_MUXFARM_32.s_case_i_32\(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_input_accept21_out\,
      I1 => sig_rdc2dre_new_align,
      O => \GEN_MUXFARM_32.sig_shift_case_reg0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_flush_db2_reg_1,
      I1 => \^sig_flush_db1\,
      I2 => sig_enable_input_rdy,
      I3 => sig_flush_db2,
      I4 => sig_tlast_out_reg_0,
      O => \^sig_input_accept21_out\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1D1D1D1DDD1DDDD"
    )
        port map (
      I0 => \GEN_MUXFARM_32.sig_shift_case_reg_reg[0]_0\(0),
      I1 => sig_rdc2dre_use_autodest,
      I2 => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      I3 => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      I4 => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      I5 => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      O => \^sig_next_dre_dest_align_reg_reg[0]\
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_MUXFARM_32.sig_shift_case_reg0\,
      D => \GEN_MUXFARM_32.s_case_i_32\(0),
      Q => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      R => SR(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_MUXFARM_32.sig_shift_case_reg0\,
      D => D(0),
      Q => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      R => SR(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(0),
      O => \sig_final_mux_bus[0]_12\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(1),
      O => \sig_final_mux_bus[0]_12\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(2),
      O => \sig_final_mux_bus[0]_12\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(3),
      O => \sig_final_mux_bus[0]_12\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(4),
      O => \sig_final_mux_bus[0]_12\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(5),
      O => \sig_final_mux_bus[0]_12\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(6),
      O => \sig_final_mux_bus[0]_12\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(7),
      O => \sig_final_mux_bus[0]_12\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FDFFFFFFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(8),
      I4 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0\,
      I5 => sig_stream_rst_reg_n,
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(8),
      O => \sig_final_mux_bus[0]_13\(8)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_12\(0),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_12\(1),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(1),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_12\(2),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(2),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_12\(3),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(3),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_12\(4),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(4),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_12\(5),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(5),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_12\(6),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(6),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_12\(7),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(7),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0\,
      D => \sig_final_mux_bus[0]_13\(8),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(0),
      O => \sig_final_mux_bus[1]_6\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(1),
      O => \sig_final_mux_bus[1]_6\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(2),
      O => \sig_final_mux_bus[1]_6\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(3),
      O => \sig_final_mux_bus[1]_6\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(4),
      O => \sig_final_mux_bus[1]_6\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(5),
      O => \sig_final_mux_bus[1]_6\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(6),
      O => \sig_final_mux_bus[1]_6\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(7),
      O => \sig_final_mux_bus[1]_6\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \sig_final_mux_bus[1]_7\(8),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0\,
      I2 => sig_stream_rst_reg_n,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88A088AA8800880"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFAC00A"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(8),
      O => \sig_final_mux_bus[1]_7\(8)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(0),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(0),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(1),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(1),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(2),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(2),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(3),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(3),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(4),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(4),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(5),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(5),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(6),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(6),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_6\(7),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(7),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0\,
      D => \sig_final_mux_bus[1]_7\(8),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(0),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      O => \sig_final_mux_bus[2]_9\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      O => \sig_final_mux_bus[2]_9\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(2),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      O => \sig_final_mux_bus[2]_9\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      O => \sig_final_mux_bus[2]_9\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(4),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      O => \sig_final_mux_bus[2]_9\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(5),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      O => \sig_final_mux_bus[2]_9\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAF0FFCCAAF000"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      I2 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(6),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      O => \sig_final_mux_bus[2]_9\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(7),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      O => \sig_final_mux_bus[2]_9\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \sig_final_mux_bus[2]_10\(8),
      I1 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0\,
      I2 => sig_stream_rst_reg_n,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => \sig_final_mux_bus[2]_10\(8),
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      O => \sig_final_mux_bus[2]_10\(8)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_9\(0),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(0),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_9\(1),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(1),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_9\(2),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(2),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_9\(3),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(3),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_9\(4),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(4),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_9\(5),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(5),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_9\(6),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(6),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_9\(7),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(7),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0\,
      D => \sig_final_mux_bus[2]_10\(8),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(0),
      O => \sig_final_mux_bus[3]_11\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(1),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(1),
      O => \sig_final_mux_bus[3]_11\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(2),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(2),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(2),
      O => \sig_final_mux_bus[3]_11\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(3),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(3),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(3),
      O => \sig_final_mux_bus[3]_11\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(4),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(4),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(4),
      O => \sig_final_mux_bus[3]_11\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(5),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(5),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(5),
      O => \sig_final_mux_bus[3]_11\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(6),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(6),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(6),
      O => \sig_final_mux_bus[3]_11\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(7),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(7),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(7),
      O => \sig_final_mux_bus[3]_11\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0\,
      I1 => sig_dre_tvalid_i_i_5_n_0,
      I2 => sig_stream_rst_reg_n,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_advance_pipe_data16_out,
      I1 => sig_dre_tvalid_i_i_5_n_0,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEFA4450EE5044"
    )
        port map (
      I0 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I1 => p_0_in14_in,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      O => \sig_pass_mux_bus[3]_15\(8)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_11\(0),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(0),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_11\(1),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(1),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_11\(2),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(2),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_11\(3),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(3),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_11\(4),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(4),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_11\(5),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(5),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_11\(6),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(6),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_final_mux_bus[3]_11\(7),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(7),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0\,
      D => \sig_pass_mux_bus[3]_15\(8),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000020"
    )
        port map (
      I0 => m_axi_rready_0,
      I1 => sig_flush_db2,
      I2 => sig_enable_input_rdy,
      I3 => \^sig_flush_db1\,
      I4 => sig_flush_db2_reg_1,
      I5 => sig_data2addr_stop_req,
      O => m_axi_rready
    );
sig_dre_tvalid_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0\,
      I1 => sig_advance_pipe_data16_out,
      I2 => sig_stream_rst_reg_n,
      O => sig_tlast_out
    );
sig_dre_tvalid_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444404"
    )
        port map (
      I0 => sig_flush_db2_reg_1,
      I1 => sig_enable_input_rdy,
      I2 => sig_tlast_out_reg_0,
      I3 => sig_flush_db2,
      I4 => \^sig_flush_db1\,
      O => sig_advance_pipe_data16_out
    );
sig_dre_tvalid_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_5_n_0,
      I1 => sig_dre_tvalid_i_i_6_n_0,
      I2 => sig_dre_tvalid_i_i_7_n_0,
      O => sig_dre_tvalid_i0
    );
sig_dre_tvalid_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5353535300F00FFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(8),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(8),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(8),
      I4 => p_0_in14_in,
      I5 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      O => sig_dre_tvalid_i_i_5_n_0
    );
sig_dre_tvalid_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000FE"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(9),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I5 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(9),
      O => sig_dre_tvalid_i_i_6_n_0
    );
sig_dre_tvalid_i_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFAAAEA"
    )
        port map (
      I0 => sig_dre_tvalid_i_i_8_n_0,
      I1 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_5\(9),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I4 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_3\(9),
      O => sig_dre_tvalid_i_i_7_n_0
    );
sig_dre_tvalid_i_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFF0E0A0"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(9),
      I1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_4\(9),
      O => sig_dre_tvalid_i_i_8_n_0
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_advance_pipe_data16_out,
      D => sig_dre_tvalid_i0,
      Q => \^sig_mm2s_axis_tvalid\,
      R => sig_tlast_out
    );
sig_enable_input_rdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_stream_rst_reg_n,
      Q => sig_enable_input_rdy,
      R => '0'
    );
sig_flush_db1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => sig_flush_db2_reg_1,
      I1 => sig_flush_db2,
      I2 => sig_stream_rst_reg_n,
      O => sig_flush_db10
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_flush_db1_reg_1,
      Q => \^sig_flush_db1\,
      R => sig_flush_db10
    );
sig_flush_db2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_flush_db2,
      I1 => sig_flush_db2_reg_1,
      I2 => \^sig_flush_db1\,
      O => sig_flush_db2_i_1_n_0
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_flush_db2_i_1_n_0,
      Q => sig_flush_db2,
      R => sig_flush_db10
    );
sig_last_mmap_dbeat_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^sig_flush_db1\,
      I1 => sig_enable_input_rdy,
      I2 => sig_flush_db2,
      O => \^sig_flush_db1_reg_0\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0004"
    )
        port map (
      I0 => sig_flush_db2,
      I1 => sig_enable_input_rdy,
      I2 => \^sig_flush_db1\,
      I3 => sig_flush_db2_reg_1,
      I4 => sig_data2addr_stop_req,
      I5 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\,
      O => sig_flush_db2_reg_0
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFBAAAAAAAA"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => \^sig_mm2s_axis_tvalid\,
      I2 => sig_halt_reg,
      I3 => \sig_dbeat_cntr_reg[0]\,
      I4 => \sig_dbeat_cntr_reg[0]_0\,
      I5 => \^sig_flush_db1_reg_0\,
      O => sig_halt_reg_reg
    );
sig_tlast_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEEA"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_2\(9),
      I1 => sig_tlast_out_i_2_n_0,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_0\(9),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_1\(9),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I5 => sig_dre_tvalid_i_i_7_n_0,
      O => sig_final_mux_has_tlast
    );
sig_tlast_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MUXFARM_32.sig_shift_case_reg\(1),
      I1 => \GEN_MUXFARM_32.sig_shift_case_reg\(0),
      O => sig_tlast_out_i_2_n_0
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_advance_pipe_data16_out,
      D => sig_final_mux_has_tlast,
      Q => sig_mm2s_axis_tlast,
      R => sig_tlast_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_rd_status_cntl is
  port (
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_rd_status_cntl : entity is "axi_datamover_rd_status_cntl";
end system_axi_cdma_0_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_rd_status_cntl is
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_rd_sts_tag_reg0 : STD_LOGIC;
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_mmap_rst_reg_n,
      O => sig_rd_sts_tag_reg0
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => sig_rd_sts_tag_reg0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => \^sig_rsc2stat_status_valid\,
      R => sig_rd_sts_tag_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_rd_sts_tag_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_int_reg_n : out STD_LOGIC;
    sig_mmap_rst_reg_n : out STD_LOGIC;
    sig_stream_rst_reg_n : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst_reg_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_reset : entity is "axi_datamover_reset";
end system_axi_cdma_0_0_axi_datamover_reset;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_reset is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_cmd_stat_rst_int_reg_n\ : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_cmd_stat_rst_user_reg_n_cdc_from : signal is "true";
  signal \^sig_dm_s2mm_halt_cmplt\ : STD_LOGIC;
  signal \sig_halt_cmplt_i_2__0_n_0\ : STD_LOGIC;
  signal \^sig_mmap_rst_reg_n\ : STD_LOGIC;
  signal \^sig_stream_rst_reg_n\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_cmd_stat_rst_int_reg_n_reg : label is "no";
  attribute KEEP : string;
  attribute KEEP of sig_cmd_stat_rst_user_reg_n_cdc_from_reg : label is "yes";
  attribute equivalent_register_removal of sig_cmd_stat_rst_user_reg_n_cdc_from_reg : label is "no";
  attribute equivalent_register_removal of sig_mmap_rst_reg_n_reg : label is "no";
  attribute equivalent_register_removal of sig_stream_rst_reg_n_reg : label is "no";
begin
  SR(0) <= \^sr\(0);
  sig_cmd_stat_rst_int_reg_n <= \^sig_cmd_stat_rst_int_reg_n\;
  sig_dm_s2mm_halt_cmplt <= \^sig_dm_s2mm_halt_cmplt\;
  sig_mmap_rst_reg_n <= \^sig_mmap_rst_reg_n\;
  sig_stream_rst_reg_n <= \^sig_stream_rst_reg_n\;
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_mmap_rst_reg_n\,
      O => sig_mmap_rst_reg_n_reg_0(0)
    );
sig_cmd_stat_rst_int_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_cmd_stat_rst_int_reg_n\,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => sig_cmd_stat_rst_user_reg_n_cdc_from,
      R => '0'
    );
\sig_halt_cmplt_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_int_reg_n\,
      O => \^sr\(0)
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => sig_halt_cmplt_reg_0,
      I1 => sig_halt_reg_dly3,
      I2 => sig_halt_cmplt_reg_1,
      I3 => \^sig_dm_s2mm_halt_cmplt\,
      O => \sig_halt_cmplt_i_2__0_n_0\
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_halt_cmplt_i_2__0_n_0\,
      Q => \^sig_dm_s2mm_halt_cmplt\,
      R => \^sr\(0)
    );
sig_mmap_rst_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_mmap_rst_reg_n\,
      R => '0'
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_s_h_halt_reg,
      R => \^sr\(0)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_stream_rst_reg_n\,
      O => sig_stream_rst_reg_n_reg_0(0)
    );
sig_stream_rst_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_stream_rst_reg_n\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_reset_3 is
  port (
    sig_cmd_stat_rst_int_reg_n : out STD_LOGIC;
    sig_mmap_rst_reg_n : out STD_LOGIC;
    sig_stream_rst_reg_n : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst : out STD_LOGIC;
    sig_stream_rst_reg_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_reset_3 : entity is "axi_datamover_reset";
end system_axi_cdma_0_0_axi_datamover_reset_3;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_reset_3 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_cmd_stat_rst_int_reg_n\ : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_cmd_stat_rst_user_reg_n_cdc_from : signal is "true";
  signal \^sig_dm_mm2s_halt_cmplt\ : STD_LOGIC;
  signal sig_halt_cmplt_i_2_n_0 : STD_LOGIC;
  signal \^sig_mmap_rst_reg_n\ : STD_LOGIC;
  signal \^sig_stream_rst_reg_n\ : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_cmd_stat_rst_int_reg_n_reg : label is "no";
  attribute KEEP : string;
  attribute KEEP of sig_cmd_stat_rst_user_reg_n_cdc_from_reg : label is "yes";
  attribute equivalent_register_removal of sig_cmd_stat_rst_user_reg_n_cdc_from_reg : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of sig_mmap_reset_reg_i_1 : label is "soft_lutpair95";
  attribute equivalent_register_removal of sig_mmap_rst_reg_n_reg : label is "no";
  attribute equivalent_register_removal of sig_stream_rst_reg_n_reg : label is "no";
begin
  SR(0) <= \^sr\(0);
  sig_cmd_stat_rst_int_reg_n <= \^sig_cmd_stat_rst_int_reg_n\;
  sig_dm_mm2s_halt_cmplt <= \^sig_dm_mm2s_halt_cmplt\;
  sig_mmap_rst_reg_n <= \^sig_mmap_rst_reg_n\;
  sig_stream_rst_reg_n <= \^sig_stream_rst_reg_n\;
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_stream_rst_reg_n\,
      O => sig_stream_rst_reg_n_reg_0(0)
    );
sig_cmd_stat_rst_int_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_cmd_stat_rst_int_reg_n\,
      R => '0'
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => sig_cmd_stat_rst_user_reg_n_cdc_from,
      R => '0'
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_int_reg_n\,
      O => \^sr\(0)
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88800000"
    )
        port map (
      I0 => sig_halt_reg_dly3,
      I1 => sig_data2addr_stop_req,
      I2 => sig_addr2rsc_calc_error,
      I3 => sig_addr_reg_empty,
      I4 => sig_halt_cmplt_reg_0,
      I5 => \^sig_dm_mm2s_halt_cmplt\,
      O => sig_halt_cmplt_i_2_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_2_n_0,
      Q => \^sig_dm_mm2s_halt_cmplt\,
      R => \^sr\(0)
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^sig_mmap_rst_reg_n\,
      I1 => sig_init_done,
      I2 => sig_init_reg,
      I3 => sig_init_reg2,
      O => sig_mmap_rst_reg_n_reg_0
    );
sig_mmap_reset_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_mmap_rst_reg_n\,
      O => sig_mmap_rst
    );
sig_mmap_rst_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_mmap_rst_reg_n\,
      R => '0'
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^sr\(0)
    );
sig_stream_rst_reg_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_rst2dm_resetn,
      Q => \^sig_stream_rst_reg_n\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_stream_rst_reg_n : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_skid_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end system_axi_cdma_0_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_skid2mm_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_reset_reg : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_wlast,
      R => SR(0)
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => SR(0)
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400440044444444"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_stream_rst_reg_n,
      I2 => m_axi_wready,
      I3 => sig_m_valid_dup,
      I4 => sig_s_ready_dup,
      I5 => sig_m_valid_out_reg_0,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => sig_reset_reg,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8A00"
    )
        port map (
      I0 => sig_stream_rst_reg_n,
      I1 => sig_m_valid_out_reg_0,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup,
      I4 => sig_reset_reg,
      I5 => m_axi_wready,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(0),
      Q => m_axi_wstrb(0),
      R => SR(0)
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(1),
      Q => m_axi_wstrb(1),
      R => SR(0)
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(2),
      Q => m_axi_wstrb(2),
      R => SR(0)
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(3),
      Q => m_axi_wstrb(3),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(0),
      Q => Q(0),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(1),
      Q => Q(1),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(2),
      Q => Q(2),
      R => SR(0)
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(3),
      Q => Q(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_strb_gen2 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_xfer_strt_strb_ireg3_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_xfer_strt_strb_ireg3_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_strb_gen2 : entity is "axi_datamover_strb_gen2";
end system_axi_cdma_0_0_axi_datamover_strb_gen2;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_strb_gen2 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_4BIT_CASE.lsig_end_vect\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \GEN_4BIT_CASE.lsig_start_vect\ : label is "soft_lutpair96";
begin
\GEN_4BIT_CASE.lsig_end_vect\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFAF8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_xfer_strt_strb_ireg3_reg[3]\(0),
      I2 => \sig_xfer_strt_strb_ireg3_reg[3]_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[3]\(1),
      I4 => Q(1),
      O => D(1)
    );
\GEN_4BIT_CASE.lsig_start_vect\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_strb_gen2_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_xfer_strt_strb_ireg3_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_xfer_strt_strb_ireg3_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_strb_gen2_5 : entity is "axi_datamover_strb_gen2";
end system_axi_cdma_0_0_axi_datamover_strb_gen2_5;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_strb_gen2_5 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_4BIT_CASE.lsig_end_vect\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_4BIT_CASE.lsig_start_vect\ : label is "soft_lutpair10";
begin
\GEN_4BIT_CASE.lsig_end_vect\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFAF8F0"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_xfer_strt_strb_ireg3_reg[3]\(0),
      I2 => \sig_xfer_strt_strb_ireg3_reg[3]_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[3]\(1),
      I4 => Q(1),
      O => D(1)
    );
\GEN_4BIT_CASE.lsig_start_vect\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_cntr_incr_decr_addn_f is
  port (
    fifo_full_p1 : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_wdc_status_going_full_reg : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_mm2s_axis_tvalid : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_dbeat_cntr[7]_i_6_0\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end system_axi_cdma_0_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of system_axi_cdma_0_0_cntr_incr_decr_addn_f is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_dbeat_cntr[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
  signal \^sig_wdc_status_going_full_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair170";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
  sig_wdc_status_going_full_reg <= \^sig_wdc_status_going_full_reg\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40006800"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \^q\(0),
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6A5595"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => sig_mstr2data_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C96CC9C9C9C9C9C9"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => sig_mstr2data_cmd_valid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAB8001"
    )
        port map (
      I0 => \^sig_dqual_reg_empty_reg\,
      I1 => \^q\(0),
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1555"
    )
        port map (
      I0 => sig_dqual_reg_empty,
      I1 => \^sig_s_ready_out_reg\,
      I2 => sig_next_sequential_reg,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => \^sig_wdc_status_going_full_reg\,
      O => \^sig_dqual_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => sig_wdc_status_going_full,
      I1 => sig_next_calc_error_reg,
      I2 => \sig_dbeat_cntr_reg[0]\(0),
      I3 => \sig_dbeat_cntr_reg[0]\(1),
      I4 => \sig_dbeat_cntr_reg[0]\(2),
      O => \^sig_wdc_status_going_full_reg\
    );
\sig_dbeat_cntr[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA80000"
    )
        port map (
      I0 => sig_first_dbeat_reg,
      I1 => sig_mm2s_axis_tvalid,
      I2 => sig_first_dbeat_reg_0,
      I3 => sig_first_dbeat_reg_1,
      I4 => sig_first_dbeat_reg_2,
      I5 => \sig_dbeat_cntr[7]_i_8__0_n_0\,
      O => \^sig_s_ready_out_reg\
    );
\sig_dbeat_cntr[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBF33333333"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => sig_dqual_reg_full,
      I2 => \sig_dbeat_cntr_reg[0]\(2),
      I3 => \sig_dbeat_cntr_reg[0]\(1),
      I4 => \sig_dbeat_cntr[7]_i_6_0\,
      I5 => sig_last_mmap_dbeat_reg,
      O => \sig_dbeat_cntr[7]_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_cntr_incr_decr_addn_f_1 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_cntr_incr_decr_addn_f_1 : entity is "cntr_incr_decr_addn_f";
end system_axi_cdma_0_0_cntr_incr_decr_addn_f_1;

architecture STRUCTURE of system_axi_cdma_0_0_cntr_incr_decr_addn_f_1 is
  signal \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_2__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair168";
begin
  \INFERRED_GEN.cnt_i_reg[2]_0\ <= \^inferred_gen.cnt_i_reg[2]_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000150015000000"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => FIFO_Full_reg,
      I2 => FIFO_Full_reg_0,
      I3 => \^q\(1),
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      I5 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666666"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]_0\,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I4 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69CC6C6C6C6C6C6"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777788888818"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\,
      I1 => \^q\(1),
      I2 => FIFO_Full_reg_0,
      I3 => \INFERRED_GEN.cnt_i_reg[2]_1\,
      I4 => sig_addr_reg_empty_reg_0,
      I5 => \USE_SRL_FIFO.sig_rd_empty\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E888888"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]_0\,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I4 => sig_mstr2addr_cmd_valid,
      O => \INFERRED_GEN.cnt_i[2]_i_2__0_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => SR(0)
    );
\sig_addr_valid_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => sig_addr_reg_empty_reg_0,
      I2 => \INFERRED_GEN.cnt_i_reg[2]_1\,
      I3 => FIFO_Full_reg_0,
      O => \^inferred_gen.cnt_i_reg[2]_0\
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => FIFO_Full_reg_0,
      I1 => \INFERRED_GEN.cnt_i_reg[2]_1\,
      I2 => sig_addr_reg_empty_reg_0,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => sig_mmap_rst_reg_n,
      O => sig_addr_reg_empty_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_cntr_incr_decr_addn_f_11 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_cntr_incr_decr_addn_f_11 : entity is "cntr_incr_decr_addn_f";
end system_axi_cdma_0_0_cntr_incr_decr_addn_f_11;

architecture STRUCTURE of system_axi_cdma_0_0_cntr_incr_decr_addn_f_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_addr_valid_reg_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair8";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400510051000000"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => FIFO_Full_reg,
      I2 => sig_data2addr_stop_req,
      I3 => \^q\(1),
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      I5 => \^q\(0),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69666666"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I4 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C69CC6C6C6C6C6C6"
    )
        port map (
      I0 => \^sig_push_addr_reg1_out\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => sig_mstr2addr_cmd_valid,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F80018080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \USE_SRL_FIFO.sig_wr_fifo\,
      I2 => \^q\(1),
      I3 => sig_data2addr_stop_req,
      I4 => FIFO_Full_reg,
      I5 => \USE_SRL_FIFO.sig_rd_empty\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => sig_mmap_rst
    );
sig_addr_valid_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => FIFO_Full_reg,
      I2 => sig_data2addr_stop_req,
      O => \^sig_push_addr_reg1_out\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => FIFO_Full_reg,
      I2 => \USE_SRL_FIFO.sig_rd_empty\,
      I3 => sig_mmap_rst_reg_n,
      O => sig_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_cntr_incr_decr_addn_f_4 is
  port (
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    m_axi_rlast_0 : out STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_1\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_2\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_3\ : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ : in STD_LOGIC;
    sig_rdc2dre_new_align : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_cntr_incr_decr_addn_f_4 : entity is "cntr_incr_decr_addn_f";
end system_axi_cdma_0_0_cntr_incr_decr_addn_f_4;

architecture STRUCTURE of system_axi_cdma_0_0_cntr_incr_decr_addn_f_4 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_addr_posted_cntr_reg[1]\ : STD_LOGIC;
  signal \^sig_coelsc_cmd_cmplt_reg_reg\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_6_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_9_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_8 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_9 : label is "soft_lutpair85";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \sig_addr_posted_cntr_reg[1]\ <= \^sig_addr_posted_cntr_reg[1]\;
  sig_coelsc_cmd_cmplt_reg_reg <= \^sig_coelsc_cmd_cmplt_reg_reg\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008440"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \^q\(1),
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \USE_SRL_FIFO.sig_rd_empty\,
      O => fifo_full_p1
    );
\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF808080"
    )
        port map (
      I0 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\,
      I1 => m_axi_rlast,
      I2 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg\,
      I3 => \^sig_last_dbeat_reg\,
      I4 => \out\(3),
      I5 => sig_rdc2dre_new_align,
      O => m_axi_rlast_0
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40BFBF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => \^q\(0),
      I4 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4000BFBFFF4000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00036AAA"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_rd_empty\,
      I1 => \^q\(0),
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => \^q\(1),
      I4 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \USE_SRL_FIFO.sig_rd_empty\,
      S => sig_mmap_rst
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \^sig_last_dbeat_reg\,
      I3 => \out\(0),
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE100E1"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(0),
      I1 => \sig_dbeat_cntr_reg[7]\(1),
      I2 => \sig_dbeat_cntr_reg[7]\(2),
      I3 => \^sig_last_dbeat_reg\,
      I4 => \out\(1),
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE010000FE01"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\(1),
      I1 => \sig_dbeat_cntr_reg[7]\(0),
      I2 => \sig_dbeat_cntr_reg[7]\(2),
      I3 => \sig_dbeat_cntr_reg[7]\(3),
      I4 => \^sig_last_dbeat_reg\,
      I5 => \out\(2),
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444441"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(4),
      I2 => \sig_dbeat_cntr_reg[7]\(0),
      I3 => \sig_dbeat_cntr_reg[7]\(1),
      I4 => \sig_dbeat_cntr_reg[7]\(2),
      I5 => \sig_dbeat_cntr_reg[7]\(3),
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444144444444"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(5),
      I2 => \sig_dbeat_cntr_reg[7]\(4),
      I3 => \sig_dbeat_cntr_reg[7]\(3),
      I4 => \sig_dbeat_cntr_reg[7]\(2),
      I5 => \sig_dbeat_cntr_reg[5]\,
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(6),
      I2 => \sig_dbeat_cntr_reg[6]\,
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAEAAAFAAAFAA"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => \sig_dbeat_cntr[7]_i_4_n_0\,
      I2 => \^sig_coelsc_cmd_cmplt_reg_reg\,
      I3 => \sig_dbeat_cntr_reg[0]_0\,
      I4 => \sig_dbeat_cntr_reg[0]_1\,
      I5 => \sig_dbeat_cntr_reg[0]_2\,
      O => \^e\(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4144"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[7]\(7),
      I2 => \sig_dbeat_cntr_reg[7]\(6),
      I3 => \sig_dbeat_cntr_reg[6]\,
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000202"
    )
        port map (
      I0 => sig_dqual_reg_empty,
      I1 => sig_next_calc_error_reg,
      I2 => \USE_SRL_FIFO.sig_rd_empty\,
      I3 => sig_stat2rsc_status_ready,
      I4 => sig_rsc2stat_status_valid,
      I5 => sig_next_cmd_cmplt_reg_i_9_n_0,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg,
      I1 => sig_next_sequential_reg,
      I2 => sig_next_calc_error_reg,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => \sig_dbeat_cntr_reg[0]_3\,
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAFF0000CA000000"
    )
        port map (
      I0 => sig_last_dbeat_reg_0,
      I1 => sig_last_dbeat_reg_1,
      I2 => \^sig_last_dbeat_reg\,
      I3 => \^e\(0),
      I4 => sig_mmap_rst_reg_n,
      I5 => sig_dqual_reg_empty_reg,
      O => sig_mmap_rst_reg_n_reg_0
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_ld_new_cmd_reg,
      I2 => \^sig_last_dbeat_reg\,
      O => sig_mmap_rst_reg_n_reg
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => m_axi_rlast,
      I2 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg\,
      I3 => sig_mmap_rst_reg_n,
      O => SR(0)
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00002000"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]_0\,
      I1 => \^sig_coelsc_cmd_cmplt_reg_reg\,
      I2 => sig_dqual_reg_empty_reg,
      I3 => sig_next_sequential_reg,
      I4 => sig_next_cmd_cmplt_reg_i_6_n_0,
      I5 => sig_dqual_reg_empty,
      O => \^sig_last_dbeat_reg\
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]\,
      I1 => sig_next_calc_error_reg,
      I2 => \^sig_addr_posted_cntr_reg[1]\,
      I3 => sig_dqual_reg_full,
      I4 => m_axi_rvalid,
      O => \^sig_coelsc_cmd_cmplt_reg_reg\
    );
sig_next_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_9_n_0,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => \USE_SRL_FIFO.sig_rd_empty\,
      I4 => sig_next_calc_error_reg,
      O => sig_next_cmd_cmplt_reg_i_6_n_0
    );
sig_next_cmd_cmplt_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => \^sig_addr_posted_cntr_reg[1]\
    );
sig_next_cmd_cmplt_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => sig_next_cmd_cmplt_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000200020800"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(0),
      I5 => \^use_srl_fifo.sig_wr_fifo\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44BB4B4B4B4B4B4"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => sig_inhibit_rdy_n,
      I5 => m_axi_bvalid,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08F7FF00F70800"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F80FE017F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^use_srl_fifo.sig_wr_fifo\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => sig_push_coelsc_reg,
      I5 => \^q\(3),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7078F0F0F0F0F1F0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(0),
      I5 => \^use_srl_fifo.sig_wr_fifo\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => SR(0)
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_bvalid,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0_0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0_0\ : entity is "cntr_incr_decr_addn_f";
end \system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0_0\;

architecture STRUCTURE of \system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0_0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__3\ : label is "soft_lutpair181";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002002000200008"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => FIFO_Full_reg,
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I3 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^q\(3),
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE017F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \USE_SRL_FIFO.sig_wr_fifo\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7780FF00FF00FF01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => FIFO_Full_reg,
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => SR(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_dynshreg_f is
  port (
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_dynshreg_f : entity is "dynshreg_f";
end system_axi_cdma_0_0_dynshreg_f;

architecture STRUCTURE of system_axi_cdma_0_0_dynshreg_f is
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
  \out\(70 downto 0) <= \^out\(70 downto 0);
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(68),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(67),
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(66),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(65),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(64),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(63),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(62),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(61),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(60),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(59),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(58),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(57),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(56),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(55),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(54),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(53),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(52),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(51),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(50),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(49),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(48),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(47),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(46),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(45),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(44),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(43),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(42),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][80]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_reg_reg_0,
      I1 => sig_calc_error_reg_reg_1,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(69),
      Q => \^out\(70)
    );
\sig_addr_valid_reg_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(70),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_dynshreg_f_12 is
  port (
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_dynshreg_f_12 : entity is "dynshreg_f";
end system_axi_cdma_0_0_dynshreg_f_12;

architecture STRUCTURE of system_axi_cdma_0_0_dynshreg_f_12 is
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 70 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
  \out\(70 downto 0) <= \^out\(70 downto 0);
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(68),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => '1',
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(67),
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(66),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(65),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(64),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(63),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(62),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(61),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(60),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(59),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(58),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(57),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(56),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(55),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(54),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(53),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(52),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(51),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(50),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(49),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(48),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(47),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(46),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(45),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(44),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(43),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(42),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(41),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(40),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][80]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_reg_reg_0,
      I1 => sig_calc_error_reg_reg_1,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(69),
      Q => \^out\(70)
    );
sig_addr_valid_reg_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(70),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_dynshreg_f__parameterized0\ is
  port (
    m_axi_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ : in STD_LOGIC;
    sig_rdc2dre_new_align : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_next_dre_dest_align_reg_reg[1]\ : in STD_LOGIC;
    \sig_next_dre_dest_align_reg_reg[1]_0\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \sig_next_dre_dest_align_reg_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \system_axi_cdma_0_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \system_axi_cdma_0_0_dynshreg_f__parameterized0\ is
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC;
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 6 to 6 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \INFERRED_GEN.cnt_i_reg[0]\ <= \^inferred_gen.cnt_i_reg[0]\;
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
  \out\(19 downto 0) <= \^out\(19 downto 0);
\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000707070707070"
    )
        port map (
      I0 => \^out\(11),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\,
      I3 => m_axi_rlast,
      I4 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\,
      I5 => sig_rdc2dre_new_align,
      O => m_axi_rlast_0
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(20),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(10),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(9),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(8),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(7),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(6),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(5),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(4),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(19),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(3),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \sig_next_dre_dest_align_reg_reg[1]\,
      I1 => \sig_next_dre_dest_align_reg_reg[1]_0\,
      I2 => sig_mstr2data_cmd_valid,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(18),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(17),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(16),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(15),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(14),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(13),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(12),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_dre_dest_align_reg_reg[1]_1\(0),
      A1 => \sig_next_dre_dest_align_reg_reg[1]_1\(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(11),
      Q => \^out\(10)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222200A0"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => \^inferred_gen.cnt_i_reg[0]\,
      I2 => sig_first_dbeat_reg,
      I3 => sig_first_dbeat_reg_0,
      I4 => \sig_dbeat_cntr_reg[0]\,
      O => sig_mmap_rst_reg_n_reg
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^out\(0),
      I1 => sig_cmd_fifo_data_out(6),
      I2 => \^out\(2),
      I3 => \^out\(1),
      O => \^inferred_gen.cnt_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_dynshreg_f__parameterized1\ is
  port (
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \system_axi_cdma_0_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \system_axi_cdma_0_0_dynshreg_f__parameterized1\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair183";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => sig_wresp_sfifo_out(0),
      I1 => sig_wresp_sfifo_out(1),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I3 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      O => sig_coelsc_decerr_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F02"
    )
        port map (
      I0 => sig_wresp_sfifo_out(1),
      I1 => sig_wresp_sfifo_out(0),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      I3 => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1),
      O => sig_coelsc_slverr_reg0
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => m_axi_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => m_axi_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_dynshreg_f__parameterized2\ is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \system_axi_cdma_0_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \system_axi_cdma_0_0_dynshreg_f__parameterized2\ is
  signal \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^inferred_gen.cnt_i_reg[3]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_2__0\ : label is "soft_lutpair182";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
begin
  \INFERRED_GEN.cnt_i_reg[3]\ <= \^inferred_gen.cnt_i_reg[3]\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404444"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \^out\(1),
      I3 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      I4 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      O => \^inferred_gen.cnt_i_reg[3]\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\(0),
      I1 => \^out\(1),
      I2 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666669666"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]\,
      I1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I2 => sig_push_to_wsc,
      I3 => sig_inhibit_rdy_n,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => sig_tlast_err_stop,
      O => \INFERRED_GEN.cnt_i_reg[0]\(0)
    );
\INFERRED_GEN.cnt_i[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(0),
      I1 => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1),
      I2 => \^out\(1),
      I3 => sig_coelsc_reg_empty,
      O => \INFERRED_GEN.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(1),
      Q => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(1)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      A1 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1),
      A2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(2),
      A3 => '0',
      CE => \USE_SRL_FIFO.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A459A659A65"
    )
        port map (
      I0 => Q(1),
      I1 => \^inferred_gen.cnt_i_reg[3]\,
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7AE0851"
    )
        port map (
      I0 => Q(0),
      I1 => \USE_SRL_FIFO.sig_wr_fifo\,
      I2 => \^inferred_gen.cnt_i_reg[3]\,
      I3 => Q(1),
      I4 => Q(2),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFEFFDF0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \USE_SRL_FIFO.sig_wr_fifo\,
      I5 => \^inferred_gen.cnt_i_reg[3]\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BA45"
    )
        port map (
      I0 => Q(2),
      I1 => \^inferred_gen.cnt_i_reg[3]\,
      I2 => \USE_SRL_FIFO.sig_wr_fifo\,
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_dynshreg_f__parameterized3\ is
  port (
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    \sig_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \system_axi_cdma_0_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \system_axi_cdma_0_0_dynshreg_f__parameterized3\ is
  signal \^use_srl_fifo.sig_wr_fifo\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal \sig_last_dbeat_i_3__0_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair171";
begin
  \USE_SRL_FIFO.sig_wr_fifo\ <= \^use_srl_fifo.sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(15),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(6),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(5),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(4),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(3),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(2),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(1),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(14),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(0),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_next_calc_error_reg_reg,
      I1 => sig_next_calc_error_reg_reg_0,
      I2 => sig_mstr2data_cmd_valid,
      O => \^use_srl_fifo.sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(13),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(12),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(11),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(10),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(9),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(8),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^use_srl_fifo.sig_wr_fifo\,
      CLK => m_axi_aclk,
      D => sig_next_calc_error_reg_reg_1(7),
      Q => \out\(3)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_dbeat_cntr_reg[3]\,
      I2 => sig_cmd_fifo_data_out(6),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E22E"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[3]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC3AAAA"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \sig_dbeat_cntr_reg[3]\,
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E2E22E"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[3]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => D(3)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A088A088A088A0"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_first_dbeat,
      I2 => \sig_last_dbeat_i_3__0_n_0\,
      I3 => \sig_dbeat_cntr_reg[3]\,
      I4 => sig_first_dbeat_reg,
      I5 => sig_first_dbeat_reg_0,
      O => sig_mmap_rst_reg_n_reg
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BFF88888B008888"
    )
        port map (
      I0 => sig_last_dbeat_reg,
      I1 => \sig_dbeat_cntr_reg[3]\,
      I2 => \sig_last_dbeat_i_3__0_n_0\,
      I3 => E(0),
      I4 => sig_mmap_rst_reg_n,
      I5 => sig_last_dbeat_reg_0,
      O => sig_mmap_rst_reg_n_reg_0
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => sig_cmd_fifo_data_out(7),
      I2 => sig_cmd_fifo_data_out(9),
      I3 => sig_cmd_fifo_data_out(6),
      O => \sig_last_dbeat_i_3__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_cdma_reg_module is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awready : out STD_LOGIC;
    rdy : out STD_LOGIC;
    arready_i_reg : out STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    sig_reg2rst_soft_reset : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    idle : out STD_LOGIC;
    sig_dma_go_reg : out STD_LOGIC;
    sig_pulse_trigger : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 92 downto 0 );
    \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\ : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    awvalid_d10 : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    wr_data_cap0 : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]\ : in STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    axi_cdma_tstvec : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_to_edge_detect_reg : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cdma_tvect_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_slverr_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dma_slverr_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_set_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_cdma_reg_module : entity is "axi_cdma_reg_module";
end system_axi_cdma_0_0_axi_cdma_reg_module;

architecture STRUCTURE of system_axi_cdma_0_0_axi_cdma_reg_module is
  signal \^d\ : STD_LOGIC_VECTOR ( 92 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal I_AXI_LITE_n_21 : STD_LOGIC;
  signal I_AXI_LITE_n_22 : STD_LOGIC;
  signal I_AXI_LITE_n_3 : STD_LOGIC;
  signal I_AXI_LITE_n_4 : STD_LOGIC;
  signal I_AXI_LITE_n_5 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_102 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_167 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_168 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_169 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_170 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_171 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_172 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_173 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_174 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_175 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_176 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_177 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_178 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_179 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_180 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_181 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_182 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_183 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_184 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_185 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_186 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_187 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_188 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_6 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_7 : STD_LOGIC;
  signal I_REGISTER_BLOCK_n_8 : STD_LOGIC;
  signal axi2ip_rdce : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal dma_keyhole_read : STD_LOGIC;
  signal dma_keyhole_write : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sig_ip2axi_rddata__0_n_0\ : STD_LOGIC;
  signal \sig_ip2axi_rddata__1_n_0\ : STD_LOGIC;
  signal \sig_ip2axi_rddata__2_n_0\ : STD_LOGIC;
  signal \sig_ip2axi_rddata__3_n_0\ : STD_LOGIC;
  signal sig_ip2axi_rddata_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ip2axi_rddata : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sig_ip2axi_rddata__0\ : label is "soft_lutpair197";
begin
  D(92 downto 0) <= \^d\(92 downto 0);
  E(0) <= \^e\(0);
  \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]\(62 downto 0) <= \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(62 downto 0);
I_AXI_LITE: entity work.system_axi_cdma_0_0_axi_cdma_lite_if
     port map (
      D(64 downto 54) => \^d\(86 downto 76),
      D(53) => \^d\(74),
      D(52 downto 48) => \^d\(72 downto 68),
      D(47) => \^d\(64),
      D(46) => \^d\(61),
      D(45 downto 35) => \^d\(54 downto 44),
      D(34) => \^d\(42),
      D(33 downto 29) => \^d\(40 downto 36),
      D(28) => \^d\(32),
      D(27) => \^d\(29),
      D(26) => \^d\(27),
      D(25 downto 0) => \^d\(25 downto 0),
      E(0) => I_AXI_LITE_n_3,
      \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]_0\ => \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\,
      \GEN_SYNC_READ.axi2ip_rdce_reg[10]_0\(10 downto 0) => axi2ip_rdce(10 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\ => I_REGISTER_BLOCK_n_180,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1\ => I_REGISTER_BLOCK_n_179,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_2\ => I_REGISTER_BLOCK_n_169,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\ => I_REGISTER_BLOCK_n_178,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\ => I_REGISTER_BLOCK_n_177,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2\ => I_REGISTER_BLOCK_n_170,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ => I_REGISTER_BLOCK_n_188,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[26]_0\ => I_REGISTER_BLOCK_n_176,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[27]_0\ => I_REGISTER_BLOCK_n_175,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[28]_0\ => I_REGISTER_BLOCK_n_174,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[29]_0\ => I_REGISTER_BLOCK_n_173,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\ => I_REGISTER_BLOCK_n_187,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_0\ => I_REGISTER_BLOCK_n_172,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[30]_1\ => \sig_ip2axi_rddata__3_n_0\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\ => I_REGISTER_BLOCK_n_171,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(50 downto 34) => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(62 downto 46),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(33) => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(44),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(32 downto 28) => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(42 downto 38),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(27 downto 7) => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(34 downto 14),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(6) => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(12),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(5 downto 1) => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(10 downto 6),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(0) => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(2),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\ => I_REGISTER_BLOCK_n_186,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\ => I_REGISTER_BLOCK_n_185,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2\ => I_REGISTER_BLOCK_n_8,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\ => I_REGISTER_BLOCK_n_184,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1\ => I_REGISTER_BLOCK_n_183,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_2\ => I_REGISTER_BLOCK_n_6,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\ => I_REGISTER_BLOCK_n_182,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1\ => I_REGISTER_BLOCK_n_181,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_2\(1) => I_REGISTER_BLOCK_n_102,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_2\(0) => dma_keyhole_read,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_3\ => I_REGISTER_BLOCK_n_7,
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ => \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0\(0) => \^e\(0),
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\(0) => sig_axi2ip_wrce(10),
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[1]_0\ => I_AXI_LITE_n_5,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\(0) => I_AXI_LITE_n_22,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_1\ => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_0\(0) => I_AXI_LITE_n_21,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]_1\ => \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0\(0) => I_AXI_LITE_n_4,
      \GEN_SYNC_WRITE.rdy_reg_0\ => rdy,
      Q(1) => I_REGISTER_BLOCK_n_167,
      Q(0) => I_REGISTER_BLOCK_n_168,
      arready_i_reg_0 => arready_i_reg,
      awvalid_d10 => awvalid_d10,
      dma_keyhole_write => dma_keyhole_write,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      wr_data_cap0 => wr_data_cap0
    );
I_REGISTER_BLOCK: entity work.system_axi_cdma_0_0_axi_cdma_register
     port map (
      D(92 downto 0) => \^d\(92 downto 0),
      E(0) => \^e\(0),
      \GEN_DMACR_SIMPLE.dmacr_i_reg[14]_0\(1) => I_REGISTER_BLOCK_n_167,
      \GEN_DMACR_SIMPLE.dmacr_i_reg[14]_0\(0) => I_REGISTER_BLOCK_n_168,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[0]_0\(0) => I_AXI_LITE_n_3,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[12]_0\ => I_REGISTER_BLOCK_n_180,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[14]_0\ => I_REGISTER_BLOCK_n_178,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]_0\(62 downto 0) => \^gen_sg_addr_eql64.sig_da_register_msb_reg[31]\(62 downto 0),
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[4]_0\ => I_REGISTER_BLOCK_n_186,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[5]_0\ => I_REGISTER_BLOCK_n_184,
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[6]_0\ => I_REGISTER_BLOCK_n_182,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[0]_0\(0) => I_AXI_LITE_n_21,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[12]_0\ => I_REGISTER_BLOCK_n_179,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[14]_0\ => I_REGISTER_BLOCK_n_177,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[26]_0\ => I_REGISTER_BLOCK_n_176,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[27]_0\ => I_REGISTER_BLOCK_n_175,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[28]_0\ => I_REGISTER_BLOCK_n_174,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[29]_0\ => I_REGISTER_BLOCK_n_173,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[30]_0\ => I_REGISTER_BLOCK_n_172,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[31]_0\ => I_REGISTER_BLOCK_n_171,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[4]_0\ => I_REGISTER_BLOCK_n_185,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[5]_0\ => I_REGISTER_BLOCK_n_183,
      \GEN_SG_ADDR_EQL64.sig_sa_register_msb_reg[6]_0\ => I_REGISTER_BLOCK_n_181,
      \GEN_SYNC_READ.axi2ip_rdce_reg[7]\ => I_REGISTER_BLOCK_n_187,
      \GEN_SYNC_READ.axi2ip_rdce_reg[7]_0\ => I_REGISTER_BLOCK_n_188,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(5 downto 2) => axi2ip_rdce(9 downto 6),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\(1 downto 0) => axi2ip_rdce(1 downto 0),
      Q(1) => I_REGISTER_BLOCK_n_102,
      Q(0) => dma_keyhole_read,
      axi_cdma_tstvec(1 downto 0) => axi_cdma_tstvec(1 downto 0),
      cdma_introut => cdma_introut,
      cdma_tvect_out(0) => cdma_tvect_out(0),
      dma_decerr_reg_0 => I_REGISTER_BLOCK_n_7,
      dma_interr_reg_0 => I_REGISTER_BLOCK_n_8,
      dma_keyhole_write => dma_keyhole_write,
      dma_slverr_reg_0 => I_REGISTER_BLOCK_n_6,
      dma_slverr_reg_1(1 downto 0) => dma_slverr_reg(1 downto 0),
      dma_slverr_reg_2(1 downto 0) => dma_slverr_reg_0(1 downto 0),
      \dmacr_i_reg[2]_0\ => \dmacr_i_reg[2]\,
      err_irq_reg_0 => I_REGISTER_BLOCK_n_170,
      idle => idle,
      idle_reg_0 => idle_reg,
      ioc_irq_reg_0 => I_REGISTER_BLOCK_n_169,
      ioc_irq_reg_1 => I_AXI_LITE_n_5,
      m_axi_aclk => m_axi_aclk,
      \out\ => \out\,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      \sig_btt_register_reg[25]_0\(0) => sig_axi2ip_wrce(10),
      \sig_da_register_lsb_reg[0]_0\(0) => I_AXI_LITE_n_4,
      sig_dma_go_reg_0 => sig_dma_go_reg,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      \sig_sa_register_lsb_reg[0]_0\(0) => I_AXI_LITE_n_22,
      sig_sm_set_err => sig_sm_set_err,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
sig_ip2axi_rddata: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => axi2ip_rdce(0),
      I1 => axi2ip_rdce(1),
      I2 => axi2ip_rdce(2),
      I3 => axi2ip_rdce(3),
      I4 => axi2ip_rdce(4),
      O => sig_ip2axi_rddata_n_0
    );
\sig_ip2axi_rddata__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => axi2ip_rdce(0),
      I1 => axi2ip_rdce(1),
      I2 => axi2ip_rdce(2),
      I3 => axi2ip_rdce(3),
      I4 => axi2ip_rdce(4),
      O => \sig_ip2axi_rddata__0_n_0\
    );
\sig_ip2axi_rddata__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => axi2ip_rdce(5),
      I1 => axi2ip_rdce(6),
      I2 => axi2ip_rdce(7),
      I3 => axi2ip_rdce(8),
      I4 => axi2ip_rdce(9),
      I5 => axi2ip_rdce(10),
      O => \sig_ip2axi_rddata__1_n_0\
    );
\sig_ip2axi_rddata__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE8"
    )
        port map (
      I0 => axi2ip_rdce(5),
      I1 => axi2ip_rdce(6),
      I2 => axi2ip_rdce(7),
      I3 => axi2ip_rdce(8),
      I4 => axi2ip_rdce(9),
      I5 => axi2ip_rdce(10),
      O => \sig_ip2axi_rddata__2_n_0\
    );
\sig_ip2axi_rddata__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => sig_ip2axi_rddata_n_0,
      I1 => \sig_ip2axi_rddata__0_n_0\,
      I2 => \sig_ip2axi_rddata__1_n_0\,
      I3 => \sig_ip2axi_rddata__2_n_0\,
      O => \sig_ip2axi_rddata__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_cdma_reset is
  port (
    \out\ : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0\ : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0\ : out STD_LOGIC;
    sig_to_edge_detect_reg : out STD_LOGIC;
    sig_dm_s2mm_halt : out STD_LOGIC;
    awvalid_d10 : out STD_LOGIC;
    wr_data_cap0 : out STD_LOGIC;
    \s_axi_lite_awaddr[4]\ : out STD_LOGIC;
    \s_axi_lite_awaddr[4]_0\ : out STD_LOGIC;
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1\ : out STD_LOGIC;
    sig_halt_request_reg_0 : out STD_LOGIC;
    sig_halt_request_reg_1 : out STD_LOGIC;
    sig_rst2dm_resetn : out STD_LOGIC;
    sig_sm_state0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_reg2rst_soft_reset : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    sig_pulse_trigger : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_bvalid : in STD_LOGIC;
    rdy : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_h_halt_reg : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_cntlr2rst_halt_cmplt : in STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : in STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : in STD_LOGIC;
    axi_cdma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_cdma_reset : entity is "axi_cdma_reset";
end system_axi_cdma_0_0_axi_cdma_reset;

architecture STRUCTURE of system_axi_cdma_0_0_axi_cdma_reset is
  signal \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\ : STD_LOGIC;
  signal \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\ : STD_LOGIC;
  signal \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\ : STD_LOGIC;
  signal I_SOFT_RST_POS_EDGE_DTCT_n_1 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_0 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_2 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_3 : STD_LOGIC;
  signal I_SOFT_RST_PULSEGEN_n_5 : STD_LOGIC;
  signal sig_axi_por2rst : STD_LOGIC;
  signal sig_axi_por2rst_out : STD_LOGIC;
  signal sig_axi_por2rst_out_i_2_n_0 : STD_LOGIC;
  signal sig_axi_por_reg1 : STD_LOGIC;
  signal sig_axi_por_reg2 : STD_LOGIC;
  signal sig_axi_por_reg3 : STD_LOGIC;
  signal sig_axi_por_reg4 : STD_LOGIC;
  signal sig_axi_por_reg5 : STD_LOGIC;
  signal sig_axi_por_reg6 : STD_LOGIC;
  signal sig_axi_por_reg7 : STD_LOGIC;
  signal sig_axi_por_reg8 : STD_LOGIC;
  signal sig_axilite_por_reg1 : STD_LOGIC;
  signal sig_axilite_por_reg2 : STD_LOGIC;
  signal sig_axilite_por_reg3 : STD_LOGIC;
  signal sig_axilite_por_reg4 : STD_LOGIC;
  signal sig_axilite_por_reg5 : STD_LOGIC;
  signal sig_axilite_por_reg6 : STD_LOGIC;
  signal sig_axilite_por_reg7 : STD_LOGIC;
  signal sig_axilite_por_reg8 : STD_LOGIC;
  signal sig_composite_cntlr_reset : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_composite_cntlr_reset : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_composite_cntlr_reset : signal is "no";
  signal sig_composite_reg_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_reg_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_reg_reset : signal is "no";
  signal sig_composite_sg_reset_n : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sg_reset_n : signal is "true";
  attribute equivalent_register_removal of sig_composite_sg_reset_n : signal is "no";
  signal sig_composite_sgcntlr_reset : STD_LOGIC;
  attribute RTL_KEEP of sig_composite_sgcntlr_reset : signal is "true";
  attribute equivalent_register_removal of sig_composite_sgcntlr_reset : signal is "no";
  signal \^sig_dm_s2mm_halt\ : STD_LOGIC;
  signal sig_dm_soft_reset_n : STD_LOGIC;
  signal sig_halt_cmplt : STD_LOGIC;
  signal sig_lite_bside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_bside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_bside_hw_reset_reg : signal is "no";
  signal sig_lite_cside_hw_reset_reg : STD_LOGIC;
  attribute RTL_KEEP of sig_lite_cside_hw_reset_reg : signal is "true";
  attribute equivalent_register_removal of sig_lite_cside_hw_reset_reg : signal is "no";
  signal sig_local_hw_reset_reg : STD_LOGIC;
  signal sig_local_hw_reset_reg0 : STD_LOGIC;
  signal sig_soft_reset : STD_LOGIC;
  signal sig_to_edge_detect_reg_0 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\ : label is "no";
  attribute KEEP of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of sig_cmd_stat_rst_int_reg_n_i_1 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of sig_s_h_halt_reg_i_1 : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \sig_s_h_halt_reg_i_1__0\ : label is "soft_lutpair205";
begin
  \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0\ <= sig_composite_cntlr_reset;
  \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0\ <= sig_composite_reg_reset;
  \out\ <= sig_lite_bside_hw_reset_reg;
  sig_dm_s2mm_halt <= \^sig_dm_s2mm_halt\;
\GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_cntlr_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_reg_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_0,
      Q => sig_composite_sg_reset_n,
      R => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_2,
      Q => sig_composite_sgcntlr_reset,
      S => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\,
      Q => sig_dm_soft_reset_n,
      R => sig_axi_por2rst_out
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\,
      I1 => sig_axilite_por_reg8,
      I2 => sig_axilite_por_reg1,
      I3 => sig_axilite_por_reg6,
      I4 => sig_axilite_por_reg7,
      I5 => s_axi_lite_aresetn,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_axilite_por_reg4,
      I1 => sig_axilite_por_reg5,
      I2 => sig_axilite_por_reg2,
      I3 => sig_axilite_por_reg3,
      O => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0\
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\,
      Q => sig_lite_bside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0\,
      Q => sig_lite_cside_hw_reset_reg,
      R => '0'
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      O => sig_local_hw_reset_reg0
    );
\GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_local_hw_reset_reg0,
      Q => sig_local_hw_reset_reg,
      S => sig_axi_por2rst_out
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => s_axi_lite_bvalid,
      O => awvalid_d10
    );
\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_lite_awaddr(2),
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(1),
      I3 => s_axi_lite_awaddr(0),
      I4 => sig_lite_bside_hw_reset_reg,
      I5 => rdy,
      O => \s_axi_lite_awaddr[4]\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => s_axi_lite_awaddr(2),
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(1),
      I4 => sig_lite_bside_hw_reset_reg,
      I5 => rdy,
      O => \s_axi_lite_awaddr[4]_0\
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_lite_bside_hw_reset_reg,
      I1 => rdy,
      O => wr_data_cap0
    );
I_SOFT_RST_CLR_PULSE: entity work.\system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0\
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1]_0\ => I_SOFT_RST_PULSEGEN_n_5,
      E(0) => E(0),
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg\ => \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1\,
      Q(0) => sig_soft_reset,
      \dmacr_i_reg[2]\ => sig_composite_reg_reset,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg_0
    );
I_SOFT_RST_POS_EDGE_DTCT: entity work.\system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1\
     port map (
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      sig_halt_request_reg => I_SOFT_RST_POS_EDGE_DTCT_n_1,
      sig_halt_request_reg_0 => \^sig_dm_s2mm_halt\,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_pulse_trigger => sig_pulse_trigger,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg
    );
I_SOFT_RST_PULSEGEN: entity work.system_axi_cdma_0_0_axi_cdma_pulse_gen
     port map (
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_0\ => I_SOFT_RST_PULSEGEN_n_2,
      \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8]_1\ => I_SOFT_RST_PULSEGEN_n_5,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\ => \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg1\,
      Q(0) => sig_soft_reset,
      m_axi_aclk => m_axi_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_aresetn_0 => I_SOFT_RST_PULSEGEN_n_0,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_halt_cmplt => sig_halt_cmplt,
      sig_halt_cmplt_reg => \^sig_dm_s2mm_halt\,
      sig_halt_cmplt_reg_reg => I_SOFT_RST_PULSEGEN_n_3,
      sig_local_hw_reset_reg => sig_local_hw_reset_reg,
      sig_to_edge_detect_reg => sig_to_edge_detect_reg_0
    );
sig_axi_por2rst_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => sig_axi_por_reg7,
      I1 => sig_axi_por_reg6,
      I2 => sig_axi_por_reg1,
      I3 => sig_axi_por_reg8,
      I4 => sig_axi_por2rst_out_i_2_n_0,
      O => sig_axi_por2rst
    );
sig_axi_por2rst_out_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_axi_por_reg4,
      I1 => sig_axi_por_reg5,
      I2 => sig_axi_por_reg2,
      I3 => sig_axi_por_reg3,
      O => sig_axi_por2rst_out_i_2_n_0
    );
sig_axi_por2rst_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por2rst,
      Q => sig_axi_por2rst_out,
      R => '0'
    );
sig_axi_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '1',
      Q => sig_axi_por_reg1,
      R => '0'
    );
sig_axi_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg1,
      Q => sig_axi_por_reg2,
      R => '0'
    );
sig_axi_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg2,
      Q => sig_axi_por_reg3,
      R => '0'
    );
sig_axi_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg3,
      Q => sig_axi_por_reg4,
      R => '0'
    );
sig_axi_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg4,
      Q => sig_axi_por_reg5,
      R => '0'
    );
sig_axi_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg5,
      Q => sig_axi_por_reg6,
      R => '0'
    );
sig_axi_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg6,
      Q => sig_axi_por_reg7,
      R => '0'
    );
sig_axi_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_axi_por_reg7,
      Q => sig_axi_por_reg8,
      R => '0'
    );
sig_axilite_por_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => sig_axilite_por_reg1,
      R => '0'
    );
sig_axilite_por_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg1,
      Q => sig_axilite_por_reg2,
      R => '0'
    );
sig_axilite_por_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg2,
      Q => sig_axilite_por_reg3,
      R => '0'
    );
sig_axilite_por_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg3,
      Q => sig_axilite_por_reg4,
      R => '0'
    );
sig_axilite_por_reg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg4,
      Q => sig_axilite_por_reg5,
      R => '0'
    );
sig_axilite_por_reg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg5,
      Q => sig_axilite_por_reg6,
      R => '0'
    );
sig_axilite_por_reg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg6,
      Q => sig_axilite_por_reg7,
      R => '0'
    );
sig_axilite_por_reg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_axilite_por_reg7,
      Q => sig_axilite_por_reg8,
      R => '0'
    );
sig_cmd_stat_rst_int_reg_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_lite_aresetn,
      I1 => sig_dm_soft_reset_n,
      O => sig_rst2dm_resetn
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_PULSEGEN_n_3,
      Q => sig_halt_cmplt,
      R => '0'
    );
sig_halt_request_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => I_SOFT_RST_POS_EDGE_DTCT_n_1,
      Q => \^sig_dm_s2mm_halt\,
      R => '0'
    );
\sig_mm2s_status_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_composite_cntlr_reset,
      I1 => axi_cdma_tstvec(0),
      O => SR(0)
    );
sig_s_h_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dm_s2mm_halt\,
      I1 => sig_s_h_halt_reg,
      O => sig_halt_request_reg_0
    );
\sig_s_h_halt_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dm_s2mm_halt\,
      I1 => sig_rst2all_stop_request,
      O => sig_halt_request_reg_1
    );
sig_sm_set_ioc_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_dm_s2mm_halt\,
      I1 => sig_composite_cntlr_reset,
      O => sig_sm_state0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    sig_s2mm2cntl_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    sig_sm_pop_s2mm_sts_ns : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\ : out STD_LOGIC_VECTOR ( 91 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 90 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end system_axi_cdma_0_0_axi_datamover_cmd_status;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_3 : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\system_axi_cdma_0_0_axi_datamover_fifo__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      \sig_dbeat_cntr_reg[0]\(0) => \sig_dbeat_cntr_reg[0]\(0),
      sig_init_done => sig_init_done_0,
      sig_init_done_reg_0 => I_CMD_FIFO_n_3,
      sig_sm_pop_s2mm_sts_ns => sig_sm_pop_s2mm_sts_ns,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.system_axi_cdma_0_0_axi_datamover_fifo
     port map (
      D(90 downto 0) => D(90 downto 0),
      E(0) => E(0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]_0\(91 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(91 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_aclk => m_axi_aclk,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cmd_stat_rst_int_reg_n_reg => I_CMD_FIFO_n_3,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_s2mm2cntl_cmd_tready => sig_s2mm2cntl_cmd_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_cmd_status_2 is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    sig_sm_pop_mm2s_sts_ns : out STD_LOGIC;
    sig_sm_clr_idle_ns : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 93 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_mm2s_sts_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_clr_idle_reg : in STD_LOGIC;
    sig_s2mm2cntl_cmd_tready : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_cmd_status_2 : entity is "axi_datamover_cmd_status";
end system_axi_cdma_0_0_axi_datamover_cmd_status_2;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_cmd_status_2 is
  signal I_CMD_FIFO_n_3 : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\system_axi_cdma_0_0_axi_datamover_fifo__parameterized0_6\
     port map (
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_1\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\(0) => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\(0),
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_init_done => sig_init_done_0,
      sig_init_done_reg_0 => I_CMD_FIFO_n_3,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sm_pop_mm2s_sts_ns => sig_sm_pop_mm2s_sts_ns,
      sig_sm_pop_mm2s_sts_reg(0) => sig_sm_pop_mm2s_sts_reg(1)
    );
I_CMD_FIFO: entity work.system_axi_cdma_0_0_axi_datamover_fifo_7
     port map (
      D(92 downto 0) => D(92 downto 0),
      E(0) => E(0),
      Q(93 downto 0) => Q(93 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\,
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cmd_stat_rst_int_reg_n_reg => I_CMD_FIFO_n_3,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_s2mm2cntl_cmd_tready => sig_s2mm2cntl_cmd_tready,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg(0) => sig_sm_pop_mm2s_sts_reg(0),
      sig_sm_clr_idle_reg_0 => sig_sm_clr_idle_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_pcc is
  port (
    sig_init_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 69 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_halt_reg_reg_0 : out STD_LOGIC;
    sig_input_reg_empty_reg_0 : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_btt_cntr_im0_reg[15]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_im0_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_im0_reg[25]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_btt_cntr_im0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_mstr2data_sequential : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg : out STD_LOGIC;
    \sig_input_dsa_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_sm_ld_cmd_reg : out STD_LOGIC;
    \sig_addr_cntr_incr_ireg2_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 93 downto 0 );
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_xfer_reg_empty_reg_0 : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_pcc : entity is "axi_datamover_pcc";
end system_axi_cdma_0_0_axi_datamover_pcc;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_pcc is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_4BIT_CASE.lsig_end_vect\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \GEN_4BIT_CASE.lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in3_in : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_addr_cntr_incr_ireg2_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_addr_cntr_lsh_im0[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[9]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1_i_5_n_0 : STD_LOGIC;
  signal \^sig_btt_cntr_im0_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_2_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal \sig_cmd2data_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_reg\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal \^sig_input_reg_empty_reg_0\ : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal \sig_ld_xfer_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal \sig_ld_xfer_reg_tmp_i_1__0_n_0\ : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal \^sig_sm_halt_reg_reg_0\ : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \sig_strbgen_bytes_ireg2[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair39";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][70]_srl4_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][71]_srl4_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][72]_srl4_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][73]_srl4_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][74]_srl4_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][75]_srl4_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][76]_srl4_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][77]_srl4_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][78]_srl4_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][79]_srl4_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][81]_srl4_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][82]_srl4_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][83]_srl4_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][84]_srl4_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][85]_srl4_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][86]_srl4_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair36";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_im01_carry_i_8 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_ld_xfer_reg_i_1__0\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1\ : label is "soft_lutpair29";
begin
  E(0) <= \^e\(0);
  \in\(69 downto 0) <= \^in\(69 downto 0);
  \sig_addr_cntr_incr_ireg2_reg[6]_0\(6 downto 0) <= \^sig_addr_cntr_incr_ireg2_reg[6]_0\(6 downto 0);
  \sig_btt_cntr_im0_reg[6]_0\(6 downto 0) <= \^sig_btt_cntr_im0_reg[6]_0\(6 downto 0);
  sig_init_reg <= \^sig_init_reg\;
  sig_input_reg_empty_reg_0 <= \^sig_input_reg_empty_reg_0\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
  sig_sm_halt_reg_reg_0 <= \^sig_sm_halt_reg_reg_0\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF40FF40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I4 => \^e\(0),
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => \^e\(0),
      I4 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I2 => sig_sm_ld_calc3_reg,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D08005D0008"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_inhibit_rdy_n_0,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => sig_xfer_reg_empty_reg_0,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => sig_addr_cntr_im0_msh_reg(13),
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(12),
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => sig_addr_cntr_im0_msh_reg(8),
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max\,
      Q => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg\,
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max\,
      Q => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg\,
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(62),
      I1 => \^e\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      O => \p_0_in__1\(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(72),
      O => \p_0_in__1\(10)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => \^e\(0),
      I4 => Q(73),
      O => \p_0_in__1\(11)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I4 => \^e\(0),
      I5 => Q(74),
      O => \p_0_in__1\(12)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(75),
      O => \p_0_in__1\(13)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(76),
      O => \p_0_in__1\(14)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg\,
      I4 => \^e\(0),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(77),
      O => \p_0_in__1\(15)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I2 => \^e\(0),
      I3 => Q(63),
      O => \p_0_in__1\(1)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF780078"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I3 => \^e\(0),
      I4 => Q(64),
      O => \p_0_in__1\(2)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F8000007F80"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I4 => \^e\(0),
      I5 => Q(65),
      O => \p_0_in__1\(3)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(66),
      O => \p_0_in__1\(4)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(67),
      O => \p_0_in__1\(5)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \^e\(0),
      I4 => Q(68),
      O => \p_0_in__1\(6)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I4 => \^e\(0),
      I5 => Q(69),
      O => \p_0_in__1\(7)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(70),
      O => \p_0_in__1\(8)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(71),
      O => \p_0_in__1\(9)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__1\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(78),
      I1 => \^e\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      O => \p_0_in__2\(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(88),
      O => \p_0_in__2\(10)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(89),
      O => \p_0_in__2\(11)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I3 => \^e\(0),
      I4 => Q(90),
      O => \p_0_in__2\(12)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I4 => \^e\(0),
      I5 => Q(91),
      O => \p_0_in__2\(13)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\,
      I2 => \^e\(0),
      I3 => Q(92),
      O => \p_0_in__2\(14)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg\,
      I4 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg\,
      I5 => \^e\(0),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I3 => \^e\(0),
      I4 => Q(93),
      O => \p_0_in__2\(15)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I2 => \^e\(0),
      I3 => Q(79),
      O => \p_0_in__2\(1)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF780078"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I3 => \^e\(0),
      I4 => Q(80),
      O => \p_0_in__2\(2)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F8000007F80"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I4 => \^e\(0),
      I5 => Q(81),
      O => \p_0_in__2\(3)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(82),
      O => \p_0_in__2\(4)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(83),
      O => \p_0_in__2\(5)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(84),
      O => \p_0_in__2\(6)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \^e\(0),
      I4 => Q(85),
      O => \p_0_in__2\(7)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I4 => \^e\(0),
      I5 => Q(86),
      O => \p_0_in__2\(8)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(87),
      O => \p_0_in__2\(9)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      R => \^sig_init_reg\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1_n_0\,
      D => \p_0_in__2\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      R => \^sig_init_reg\
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFCAAA"
    )
        port map (
      I0 => \^sig_mstr2data_sequential\,
      I1 => sig_xfer_strt_strb_ireg3(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_len_eq_0_ireg3,
      I4 => sig_xfer_end_strb_ireg3(2),
      O => \sig_input_dsa_reg_reg[1]_0\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFCAAA"
    )
        port map (
      I0 => \^sig_mstr2data_sequential\,
      I1 => sig_xfer_strt_strb_ireg3(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_len_eq_0_ireg3,
      I4 => sig_xfer_end_strb_ireg3(1),
      O => \sig_input_dsa_reg_reg[1]_0\(5)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFCAAA"
    )
        port map (
      I0 => \^sig_mstr2data_sequential\,
      I1 => sig_xfer_strt_strb_ireg3(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_len_eq_0_ireg3,
      I4 => sig_xfer_end_strb_ireg3(0),
      O => \sig_input_dsa_reg_reg[1]_0\(4)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \sig_input_dsa_reg_reg[1]_0\(3)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \sig_input_dsa_reg_reg[1]_0\(2)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \sig_input_dsa_reg_reg[1]_0\(1)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \sig_input_dsa_reg_reg[1]_0\(0)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \^in\(67)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \^in\(66)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \^in\(65)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \^in\(64)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(63),
      O => \^in\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(62),
      O => \^in\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(61),
      O => \^in\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(60),
      O => \^in\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(59),
      O => \^in\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(58),
      O => \^in\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(57),
      O => \^in\(57)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(56),
      O => \^in\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(55),
      O => \^in\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(54),
      O => \^in\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(53),
      O => \^in\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(52),
      O => \^in\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(51),
      O => \^in\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(50),
      O => \^in\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(49),
      O => \^in\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(48),
      O => \^in\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(47),
      O => \^in\(47)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(46),
      O => \^in\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(45),
      O => \^in\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(44),
      O => \^in\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(43),
      O => \^in\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(42),
      O => \^in\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(41),
      O => \^in\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(40),
      O => \^in\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(39),
      O => \^in\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(38),
      O => \^in\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(37),
      O => \^in\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(36),
      O => \^in\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(35),
      O => \^in\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(34),
      O => \^in\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(33),
      O => \^in\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(32),
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(69),
      I1 => \^sig_mstr2data_sequential\,
      O => \sig_input_dsa_reg_reg[1]_0\(10)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFF1FFF1FFF1F"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_no_btt_residue_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_brst_cnt_eq_one_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^sig_mstr2data_sequential\,
      O => \sig_input_dsa_reg_reg[1]_0\(9)
    );
\INFERRED_GEN.data_reg[3][80]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(68),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_input_eof_reg_reg_n_0,
      O => \sig_input_dsa_reg_reg[1]_0\(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFAFAFA"
    )
        port map (
      I0 => \^sig_mstr2data_sequential\,
      I1 => sig_xfer_strt_strb_ireg3(3),
      I2 => sig_xfer_end_strb_ireg3(3),
      I3 => sig_first_xfer_im0,
      I4 => sig_xfer_len_eq_0_ireg3,
      O => \sig_input_dsa_reg_reg[1]_0\(7)
    );
I_STRT_STRB_GEN: entity work.system_axi_cdma_0_0_axi_datamover_strb_gen2_5
     port map (
      D(1) => \GEN_4BIT_CASE.lsig_end_vect\(3),
      D(0) => \GEN_4BIT_CASE.lsig_start_vect\(0),
      Q(1 downto 0) => sig_strbgen_addr_ireg2(1 downto 0),
      \sig_xfer_strt_strb_ireg3_reg[3]\(1) => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      \sig_xfer_strt_strb_ireg3_reg[3]\(0) => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      \sig_xfer_strt_strb_ireg3_reg[3]_0\ => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0\,
      I1 => sig_cntl2s2mm_cmd_tvalid,
      I2 => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      O => sig_sm_ld_cmd_reg
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_calc_error_pushed,
      I2 => sig_calc_error_reg_reg_0,
      I3 => \^sig_sm_halt_reg_reg_0\,
      I4 => \^sig_input_reg_empty_reg_0\,
      O => \I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A088AA88AA88"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_calc_error_reg_reg_0,
      I4 => \^sig_sm_halt_reg_reg_0\,
      I5 => \^sig_input_reg_empty_reg_0\,
      O => sig_cmd_stat_rst_int_reg_n_reg
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(46),
      I1 => \^e\(0),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      O => \p_0_in__0\(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      I3 => sig_addr_cntr_im0_msh_reg(9),
      I4 => \^e\(0),
      I5 => Q(56),
      O => \p_0_in__0\(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[10]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(57),
      O => \p_0_in__0\(11)
    );
\sig_addr_cntr_im0_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => \^e\(0),
      I4 => Q(58),
      O => \p_0_in__0\(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => sig_addr_cntr_im0_msh_reg(11),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(12),
      I4 => \^e\(0),
      I5 => Q(59),
      O => \p_0_in__0\(13)
    );
\sig_addr_cntr_im0_msh[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => \^e\(0),
      I4 => Q(60),
      O => \p_0_in__0\(14)
    );
\sig_addr_cntr_im0_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \^e\(0),
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => p_1_in3_in,
      O => \sig_addr_cntr_im0_msh[15]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => sig_addr_cntr_im0_msh_reg(13),
      I2 => \sig_addr_cntr_im0_msh[15]_i_3_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(14),
      I4 => \^e\(0),
      I5 => Q(61),
      O => \p_0_in__0\(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => sig_addr_cntr_im0_msh_reg(10),
      I2 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(8),
      I4 => sig_addr_cntr_im0_msh_reg(9),
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[15]_i_3_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => \^e\(0),
      I3 => Q(47),
      O => \p_0_in__0\(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF780078"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(2),
      I3 => \^e\(0),
      I4 => Q(48),
      O => \p_0_in__0\(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F8000007F80"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      I4 => \^e\(0),
      I5 => Q(49),
      O => \p_0_in__0\(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(50),
      O => \p_0_in__0\(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \sig_addr_cntr_im0_msh[5]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(51),
      O => \p_0_in__0\(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[5]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => Q(52),
      O => \p_0_in__0\(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => \^e\(0),
      I4 => Q(53),
      O => \p_0_in__0\(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(7),
      I4 => \^e\(0),
      I5 => Q(54),
      O => \p_0_in__0\(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => sig_addr_cntr_im0_msh_reg(3),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(2),
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      I3 => \^e\(0),
      I4 => Q(55),
      O => \p_0_in__0\(9)
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => \p_0_in__0\(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(0),
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(1),
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(2),
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(3),
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(4),
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(5),
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_addr_aligned_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      Q => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      Q => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      Q => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      Q => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      Q => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => \sig_addr_cntr_lsh_im0[0]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => \sig_addr_cntr_lsh_im0[10]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => \sig_addr_cntr_lsh_im0[11]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => \sig_addr_cntr_lsh_im0[12]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => \sig_addr_cntr_lsh_im0[13]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(44),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => \sig_addr_cntr_lsh_im0[14]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^e\(0),
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(45),
      I1 => \^e\(0),
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => \sig_addr_cntr_lsh_im0[15]_i_2_n_0\
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => \sig_addr_cntr_lsh_im0[1]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => \sig_addr_cntr_lsh_im0[2]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => \sig_addr_cntr_lsh_im0[3]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => \sig_addr_cntr_lsh_im0[4]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => \sig_addr_cntr_lsh_im0[5]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => \sig_addr_cntr_lsh_im0[6]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => \sig_addr_cntr_lsh_im0[7]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => \sig_addr_cntr_lsh_im0[8]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => \^e\(0),
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => \sig_addr_cntr_lsh_im0[9]_i_1_n_0\
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[0]_i_1_n_0\,
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[10]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[11]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[12]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[13]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[14]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[15]_i_2_n_0\,
      Q => p_1_in3_in,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[1]_i_1_n_0\,
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[2]_i_1_n_0\,
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[3]_i_1_n_0\,
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[4]_i_1_n_0\,
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[5]_i_1_n_0\,
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[6]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[7]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[8]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \sig_addr_cntr_lsh_im0[9]_i_1_n_0\,
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(57),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(58),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(59),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(60),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(61),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(62),
      Q => sig_addr_cntr_lsh_kh(32),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(63),
      Q => sig_addr_cntr_lsh_kh(33),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(64),
      Q => sig_addr_cntr_lsh_kh(34),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(65),
      Q => sig_addr_cntr_lsh_kh(35),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(66),
      Q => sig_addr_cntr_lsh_kh(36),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(67),
      Q => sig_addr_cntr_lsh_kh(37),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(68),
      Q => sig_addr_cntr_lsh_kh(38),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(69),
      Q => sig_addr_cntr_lsh_kh(39),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(70),
      Q => sig_addr_cntr_lsh_kh(40),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(71),
      Q => sig_addr_cntr_lsh_kh(41),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(72),
      Q => sig_addr_cntr_lsh_kh(42),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(73),
      Q => sig_addr_cntr_lsh_kh(43),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(74),
      Q => sig_addr_cntr_lsh_kh(44),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(75),
      Q => sig_addr_cntr_lsh_kh(45),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(76),
      Q => sig_addr_cntr_lsh_kh(46),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(77),
      Q => sig_addr_cntr_lsh_kh(47),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(78),
      Q => sig_addr_cntr_lsh_kh(48),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(79),
      Q => sig_addr_cntr_lsh_kh(49),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(80),
      Q => sig_addr_cntr_lsh_kh(50),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(81),
      Q => sig_addr_cntr_lsh_kh(51),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(82),
      Q => sig_addr_cntr_lsh_kh(52),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(83),
      Q => sig_addr_cntr_lsh_kh(53),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(84),
      Q => sig_addr_cntr_lsh_kh(54),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(85),
      Q => sig_addr_cntr_lsh_kh(55),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(86),
      Q => sig_addr_cntr_lsh_kh(56),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(87),
      Q => sig_addr_cntr_lsh_kh(57),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(88),
      Q => sig_addr_cntr_lsh_kh(58),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(89),
      Q => sig_addr_cntr_lsh_kh(59),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(90),
      Q => sig_addr_cntr_lsh_kh(60),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(91),
      Q => sig_addr_cntr_lsh_kh(61),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(92),
      Q => sig_addr_cntr_lsh_kh(62),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(93),
      Q => sig_addr_cntr_lsh_kh(63),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_init_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      I4 => \^sig_btt_cntr_im0_reg[6]_0\(0),
      O => sig_adjusted_addr_incr_im1(0)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55566665AAA"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\,
      I1 => \^sig_btt_cntr_im0_reg[6]_0\(1),
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_adjusted_addr_incr_im1(1)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA400000"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \^sig_btt_cntr_im0_reg[6]_0\(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_adjusted_addr_incr_ireg2[1]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666AAA"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      O => sig_adjusted_addr_incr_im1(2)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => \^sig_btt_cntr_im0_reg[6]_0\(3),
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(3)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888000"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(4),
      I3 => \^sig_btt_cntr_im0_reg[6]_0\(4),
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      O => sig_adjusted_addr_incr_im1(4)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15BFEA40EA40EA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(5),
      I3 => \^sig_btt_cntr_im0_reg[6]_0\(5),
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      O => sig_adjusted_addr_incr_im1(5)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA400000"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => \^sig_btt_cntr_im0_reg[6]_0\(3),
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I4 => \^sig_btt_cntr_im0_reg[6]_0\(6),
      I5 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_init_reg\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_2_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I4 => \^sig_btt_cntr_im0_reg[6]_0\(6),
      I5 => sig_brst_cnt_eq_zero_ireg1_i_3_n_0,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_2_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_brst_cnt_eq_zero_ireg1_i_4_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I5 => sig_brst_cnt_eq_zero_ireg1_i_5_n_0,
      O => sig_brst_cnt_eq_zero_ireg1_i_3_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_4_n_0
    );
sig_brst_cnt_eq_zero_ireg1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => sig_brst_cnt_eq_zero_ireg1_i_5_n_0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => \^e\(0),
      I2 => Q(15),
      O => \sig_btt_cntr_im0_reg[15]_0\(7)
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => \^e\(0),
      I2 => Q(14),
      O => \sig_btt_cntr_im0_reg[15]_0\(6)
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => \^e\(0),
      I2 => Q(13),
      O => \sig_btt_cntr_im0_reg[15]_0\(5)
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \^e\(0),
      I2 => Q(12),
      O => \sig_btt_cntr_im0_reg[15]_0\(4)
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => \^e\(0),
      I2 => Q(11),
      O => \sig_btt_cntr_im0_reg[15]_0\(3)
    );
\sig_btt_cntr_im0[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \^e\(0),
      I2 => Q(10),
      O => \sig_btt_cntr_im0_reg[15]_0\(2)
    );
\sig_btt_cntr_im0[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => \^e\(0),
      I2 => Q(9),
      O => \sig_btt_cntr_im0_reg[15]_0\(1)
    );
\sig_btt_cntr_im0[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => \^e\(0),
      I2 => Q(8),
      O => \sig_btt_cntr_im0_reg[15]_0\(0)
    );
\sig_btt_cntr_im0[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => \^e\(0),
      I2 => Q(23),
      O => \sig_btt_cntr_im0_reg[23]_0\(7)
    );
\sig_btt_cntr_im0[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \^e\(0),
      I2 => Q(22),
      O => \sig_btt_cntr_im0_reg[23]_0\(6)
    );
\sig_btt_cntr_im0[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => \^e\(0),
      I2 => Q(21),
      O => \sig_btt_cntr_im0_reg[23]_0\(5)
    );
\sig_btt_cntr_im0[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => \^e\(0),
      I2 => Q(20),
      O => \sig_btt_cntr_im0_reg[23]_0\(4)
    );
\sig_btt_cntr_im0[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => \^e\(0),
      I2 => Q(19),
      O => \sig_btt_cntr_im0_reg[23]_0\(3)
    );
\sig_btt_cntr_im0[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I1 => \^e\(0),
      I2 => Q(18),
      O => \sig_btt_cntr_im0_reg[23]_0\(2)
    );
\sig_btt_cntr_im0[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => \^e\(0),
      I2 => Q(17),
      O => \sig_btt_cntr_im0_reg[23]_0\(1)
    );
\sig_btt_cntr_im0[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => \^e\(0),
      I2 => Q(16),
      O => \sig_btt_cntr_im0_reg[23]_0\(0)
    );
\sig_btt_cntr_im0[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => \^e\(0),
      I2 => Q(25),
      O => \sig_btt_cntr_im0_reg[25]_0\(1)
    );
\sig_btt_cntr_im0[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I1 => \^e\(0),
      I2 => Q(24),
      O => \sig_btt_cntr_im0_reg[25]_0\(0)
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => \^e\(0),
      I2 => Q(7),
      O => S(0)
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(0),
      Q => \^sig_btt_cntr_im0_reg[6]_0\(0),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(10),
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(11),
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(12),
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(13),
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(14),
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(15),
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(16),
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(17),
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(18),
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(19),
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(1),
      Q => \^sig_btt_cntr_im0_reg[6]_0\(1),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(20),
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(21),
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(22),
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(23),
      Q => \sig_btt_cntr_im0_reg_n_0_[23]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(24),
      Q => \sig_btt_cntr_im0_reg_n_0_[24]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(25),
      Q => \sig_btt_cntr_im0_reg_n_0_[25]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(2),
      Q => \^sig_btt_cntr_im0_reg[6]_0\(2),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(3),
      Q => \^sig_btt_cntr_im0_reg[6]_0\(3),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(4),
      Q => \^sig_btt_cntr_im0_reg[6]_0\(4),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(5),
      Q => \^sig_btt_cntr_im0_reg[6]_0\(5),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(6),
      Q => \^sig_btt_cntr_im0_reg[6]_0\(6),
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(7),
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(8),
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1_n_0\,
      D => \out\(9),
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_addr_aligned_im0,
      I2 => sig_brst_cnt_eq_zero_im0,
      I3 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"015402A85402A801"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \^sig_btt_cntr_im0_reg[6]_0\(2),
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \^sig_btt_cntr_im0_reg[6]_0\(0),
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(5),
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \^sig_btt_cntr_im0_reg[6]_0\(4),
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7 downto 4) => B"0000",
      DI(3) => sig_addr_aligned_im0,
      DI(2) => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,
      DI(1) => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,
      DI(0) => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,
      S(2) => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,
      S(1) => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,
      S(0) => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10017C37"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I4 => \^sig_btt_cntr_im0_reg[6]_0\(5),
      O => sig_btt_lt_b2mbaa_im01_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101103737377C"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => \^sig_btt_cntr_im0_reg[6]_0\(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(0),
      I1 => \^sig_btt_cntr_im0_reg[6]_0\(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_btt_lt_b2mbaa_im01_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(5),
      I1 => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \^sig_btt_cntr_im0_reg[6]_0\(4),
      O => sig_btt_lt_b2mbaa_im01_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"015402A85402A801"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \^sig_btt_cntr_im0_reg[6]_0\(2),
      O => sig_btt_lt_b2mbaa_im01_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \^sig_btt_cntr_im0_reg[6]_0\(0),
      O => sig_btt_lt_b2mbaa_im01_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa_im01_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_im01_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_init_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_init_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(69),
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => \^sig_init_reg\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_2_n_0,
      I1 => sig_calc_error_reg_i_3_n_0,
      I2 => sig_calc_error_reg_i_4_n_0,
      I3 => sig_calc_error_reg_i_5_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => sig_calc_error_reg_i_2_n_0
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => sig_btt_is_zero,
      Q => \^in\(69),
      R => \^sig_init_reg\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_cmd2addr_valid_reg_0,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
\sig_cmd2data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => sig_cmd2data_valid_reg_0,
      O => \sig_cmd2data_valid_i_1__0_n_0\
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2data_valid_i_1__0_n_0\,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_cmd2dre_valid_reg_n_0,
      I2 => sig_first_xfer_im0,
      I3 => sig_sm_ld_calc3_reg,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => \^e\(0),
      I2 => sig_first_xfer_im0,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \^sig_init_reg\,
      I2 => sig_sm_pop_input_reg,
      O => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^in\(69),
      I1 => \^sig_input_reg_empty_reg_0\,
      I2 => \^sig_sm_halt_reg_reg_0\,
      I3 => sig_calc_error_reg_reg_0,
      O => \^e\(0)
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(26),
      Q => \^in\(68),
      R => sig_input_cache_type_reg0
    );
\sig_input_dsa_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(27),
      Q => \sig_input_dsa_reg_reg[1]_0\(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_dsa_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(28),
      Q => \sig_input_dsa_reg_reg[1]_0\(12),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => Q(29),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      D => '0',
      Q => \^sig_input_reg_empty_reg_0\,
      S => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_last_addr_offset_im2__0\(1)
    );
\sig_ld_xfer_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => \sig_ld_xfer_reg_i_1__0_n_0\
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_xfer_reg_i_1__0_n_0\,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
\sig_ld_xfer_reg_tmp_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => \sig_ld_xfer_reg_tmp_i_1__0_n_0\
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_xfer_reg_tmp_i_1__0_n_0\,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_mmap_rst,
      Q => \^sig_init_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sig_btt_cntr_im0_reg[6]_0\(2),
      I1 => \^sig_btt_cntr_im0_reg[6]_0\(3),
      I2 => \^sig_btt_cntr_im0_reg[6]_0\(0),
      I3 => \^sig_btt_cntr_im0_reg[6]_0\(1),
      I4 => \^sig_btt_cntr_im0_reg[6]_0\(5),
      I5 => \^sig_btt_cntr_im0_reg[6]_0\(4),
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_init_reg\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => \^e\(0),
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(6),
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(5),
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(4),
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(3),
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(2),
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(1),
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^sig_addr_cntr_incr_ireg2_reg[6]_0\(0),
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in3_in,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 0),
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => \^sig_init_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => \^sig_init_reg\
    );
\sig_sm_halt_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_calc_error_pushed,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => \^sig_sm_halt_reg_reg_0\,
      S => \^sig_init_reg\
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_init_reg\
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_init_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_init_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_init_reg\
    );
\sig_strbgen_bytes_ireg2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_strbgen_bytes_ireg2(2),
      I1 => \^sig_init_reg\,
      O => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_addr_cntr_incr_ireg2[3]_i_1_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[6]_i_1_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[4]_i_1_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[5]_i_1_n_0\,
      O => sig_strbgen_bytes_ireg2(2)
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[1]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_last_addr_offset_im2__0\(1),
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_init_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010110"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_init_reg\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAE"
    )
        port map (
      I0 => \^sig_init_reg\,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FEF0"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(1),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \GEN_4BIT_CASE.lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_strt_strb_ireg3[1]_i_1__0_n_0\,
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_init_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \GEN_4BIT_CASE.lsig_end_vect\(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_init_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_pcc__parameterized0\ is
  port (
    sig_mstr2addr_burst : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_sequential : out STD_LOGIC;
    sig_cmd_stat_rst_int_reg_n_reg : out STD_LOGIC;
    sig_calc_error_reg_reg_1 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 91 downto 0 );
    sig_cmd_stat_rst_int_reg_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    \FSM_onehot_sig_sm_state[1]_i_2\ : in STD_LOGIC;
    sig_dm_mm2s_err : in STD_LOGIC;
    \FSM_onehot_sig_sm_state[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state[1]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done : in STD_LOGIC;
    sig_xfer_reg_empty_reg_0 : in STD_LOGIC;
    sig_s2mm2cntl_cmd_tready : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_pcc__parameterized0\ : entity is "axi_datamover_pcc";
end \system_axi_cdma_0_0_axi_datamover_pcc__parameterized0\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_pcc__parameterized0\ is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_4BIT_CASE.lsig_end_vect\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \GEN_4BIT_CASE.lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in3_in : STD_LOGIC;
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1__0_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1__0_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1__0_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1__0_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1__0_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\ : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01_carry_n_7 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_calc_error_pushed : STD_LOGIC;
  signal \sig_calc_error_pushed_i_1__0_n_0\ : STD_LOGIC;
  signal sig_calc_error_reg0 : STD_LOGIC;
  signal sig_calc_error_reg_i_2_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \sig_cmd2addr_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal \sig_cmd2dre_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_cmd2dre_valid_reg_n_0 : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal \sig_first_xfer_im0_i_1__0_n_0\ : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal \sig_last_addr_offset_im2__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sig_mstr2addr_burst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_sequential\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal \sig_parent_done_i_1__0_n_0\ : STD_LOGIC;
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg : STD_LOGIC;
  signal sig_sm_ld_calc1_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_strbgen_bytes_ireg2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \sig_strbgen_bytes_ireg2[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal \sig_xfer_reg_empty_i_1__0_n_0\ : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1__0\ : label is "soft_lutpair124";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][1]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][70]_srl4_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][71]_srl4_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][72]_srl4_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][73]_srl4_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][74]_srl4_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][75]_srl4_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][76]_srl4_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][77]_srl4_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][78]_srl4_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][79]_srl4_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][81]_srl4_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][82]_srl4_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][83]_srl4_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][84]_srl4_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][85]_srl4_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][86]_srl4_i_2__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[0]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[1]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[7]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[3]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[4]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[6]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[0]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[10]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[11]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[12]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[13]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[14]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[15]_i_2__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[1]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[2]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[3]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[4]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[5]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[6]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[7]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[8]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_addr_cntr_lsh_im0[9]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[0]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[1]_i_2__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[2]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[3]_i_2__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[4]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_adjusted_addr_incr_ireg2[5]_i_2__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sig_btt_eq_b2mbaa_ireg1_i_3__0\ : label is "soft_lutpair121";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_im01_carry : label is 11;
  attribute SOFT_HLUTNM of \sig_btt_lt_b2mbaa_im01_carry_i_8__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[1]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_calc_error_pushed_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of sig_last_addr_offset_im2 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair117";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of sig_sm_ld_calc1_reg_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_sm_pop_input_reg_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[1]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[3]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sig_xfer_reg_empty_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[2]_i_1__0\ : label is "soft_lutpair115";
begin
  sig_calc_error_reg_reg_0 <= \^sig_calc_error_reg_reg_0\;
  sig_mstr2addr_burst(0) <= \^sig_mstr2addr_burst\(0);
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2data_sequential <= \^sig_mstr2data_sequential\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF40FF40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I4 => sig_calc_error_reg0,
      I5 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I2 => sig_sm_ld_calc3_reg,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5D5D08005D0008"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => \^sig_mstr2addr_cmd_valid\,
      I4 => sig_cmd2dre_valid_reg_n_0,
      I5 => sig_xfer_reg_empty_reg_0,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_sm_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => \FSM_onehot_sig_sm_state[1]_i_2\,
      I2 => sig_dm_mm2s_err,
      I3 => \FSM_onehot_sig_sm_state[1]_i_2_0\(0),
      I4 => \FSM_onehot_sig_sm_state[1]_i_2_1\(0),
      O => sig_calc_error_reg_reg_1
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => sig_addr_cntr_im0_msh_reg(13),
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I4 => sig_addr_cntr_im0_msh_reg(12),
      I5 => sig_addr_cntr_im0_msh_reg(14),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => sig_addr_cntr_im0_msh_reg(8),
      I5 => sig_addr_cntr_im0_msh_reg(9),
      O => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max\,
      Q => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg\,
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\,
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      O => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max\,
      Q => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg\,
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(60),
      I1 => sig_calc_error_reg0,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      O => \p_0_in__4\(0)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(70),
      O => \p_0_in__4\(10)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I3 => sig_calc_error_reg0,
      I4 => Q(71),
      O => \p_0_in__4\(11)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I4 => sig_calc_error_reg0,
      I5 => Q(72),
      O => \p_0_in__4\(12)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I5 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(73),
      O => \p_0_in__4\(13)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[13]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(74),
      O => \p_0_in__4\(14)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[14]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg\,
      I4 => sig_calc_error_reg0,
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(75),
      O => \p_0_in__4\(15)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I2 => sig_calc_error_reg0,
      I3 => Q(61),
      O => \p_0_in__4\(1)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF780078"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I3 => sig_calc_error_reg0,
      I4 => Q(62),
      O => \p_0_in__4\(2)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F8000007F80"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I4 => sig_calc_error_reg0,
      I5 => Q(63),
      O => \p_0_in__4\(3)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(64),
      O => \p_0_in__4\(4)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(65),
      O => \p_0_in__4\(5)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => sig_calc_error_reg0,
      I4 => Q(66),
      O => \p_0_in__4\(6)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I4 => sig_calc_error_reg0,
      I5 => Q(67),
      O => \p_0_in__4\(7)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(68),
      O => \p_0_in__4\(8)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(69),
      O => \p_0_in__4\(9)
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I3 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[7]_i_2__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      O => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[9]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__4\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(76),
      I1 => sig_calc_error_reg0,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      O => \p_0_in__5\(0)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(86),
      O => \p_0_in__5\(10)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[10]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(87),
      O => \p_0_in__5\(11)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I3 => sig_calc_error_reg0,
      I4 => Q(88),
      O => \p_0_in__5\(12)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I4 => sig_calc_error_reg0,
      I5 => Q(89),
      O => \p_0_in__5\(13)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(90),
      O => \p_0_in__5\(14)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => sig_predict_addr_lsh_ireg3(15),
      I2 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg\,
      I4 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg\,
      I5 => sig_calc_error_reg0,
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I3 => sig_calc_error_reg0,
      I4 => Q(91),
      O => \p_0_in__5\(15)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[13]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_3__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I2 => sig_calc_error_reg0,
      I3 => Q(77),
      O => \p_0_in__5\(1)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF780078"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I3 => sig_calc_error_reg0,
      I4 => Q(78),
      O => \p_0_in__5\(2)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F8000007F80"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I4 => sig_calc_error_reg0,
      I5 => Q(79),
      O => \p_0_in__5\(3)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(80),
      O => \p_0_in__5\(4)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(81),
      O => \p_0_in__5\(5)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[5]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(82),
      O => \p_0_in__5\(6)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I3 => sig_calc_error_reg0,
      I4 => Q(83),
      O => \p_0_in__5\(7)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I4 => sig_calc_error_reg0,
      I5 => Q(84),
      O => \p_0_in__5\(8)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I4 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I5 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(85),
      O => \p_0_in__5\(9)
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I2 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0\,
      I3 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[9]_i_2__0_n_0\
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(0),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(10),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(11),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(12),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(13),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(14),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(15),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(1),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(2),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(3),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(4),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(5),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(6),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(7),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(8),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      R => sig_init_reg
    );
\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[15]_i_1__0_n_0\,
      D => \p_0_in__5\(9),
      Q => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      R => sig_init_reg
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \in\(6)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \in\(5)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \in\(4)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      O => \in\(3)
    );
\INFERRED_GEN.data_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => \^sig_mstr2data_sequential\,
      O => \in\(13)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => \in\(2)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      O => \in\(1)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      O => \in\(0)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(15),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(63),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(63)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(14),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(62),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(62)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(13),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(61),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(61)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(12),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(60),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(60)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(11),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(59),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(59)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(10),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(58),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(58)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(9),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(57),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(57)
    );
\INFERRED_GEN.data_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFF1FFF1FFF1F"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_brst_cnt_eq_zero_ireg1,
      I3 => sig_no_btt_residue_ireg1,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_brst_cnt_eq_one_ireg1,
      O => \^sig_mstr2data_sequential\
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(8),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(56),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(56)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(7),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(55),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(55)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(6),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(54),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(54)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(5),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(53),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(53)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(4),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(52),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(52)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(3),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(51),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(51)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(2),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(50),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(50)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(1),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(49),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(49)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg\(0),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(48),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(48)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(15),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(47),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(47)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^sig_mstr2data_sequential\,
      O => \in\(12)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(14),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(46),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(46)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(13),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(45),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(45)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(12),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(44),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(44)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(11),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(43),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(43)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(10),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(42),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(42)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(9),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(41),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(41)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(8),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(40),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(40)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(7),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(39),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(39)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(6),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(38),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(38)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(5),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(37),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(37)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(4),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(36),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(36)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(3),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(35),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(35)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(2),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(34),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(34)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(1),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(33),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(33)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg\(0),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(32),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(32)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(31)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(30)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(29)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(28)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(27)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCFAFAFA"
    )
        port map (
      I0 => \^sig_mstr2data_sequential\,
      I1 => sig_xfer_strt_strb_ireg3(3),
      I2 => sig_xfer_end_strb_ireg3(3),
      I3 => sig_first_xfer_im0,
      I4 => sig_xfer_len_eq_0_ireg3,
      O => \in\(11)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(26)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(25)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(24)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(23)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(22)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(21)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(20)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(19)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(18)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(17)
    );
\INFERRED_GEN.data_reg[3][6]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFCAAA"
    )
        port map (
      I0 => \^sig_mstr2data_sequential\,
      I1 => sig_xfer_strt_strb_ireg3(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_len_eq_0_ireg3,
      I4 => sig_xfer_end_strb_ireg3(2),
      O => \in\(10)
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(16)
    );
\INFERRED_GEN.data_reg[3][71]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(15)
    );
\INFERRED_GEN.data_reg[3][72]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(14)
    );
\INFERRED_GEN.data_reg[3][73]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(13)
    );
\INFERRED_GEN.data_reg[3][74]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(12)
    );
\INFERRED_GEN.data_reg[3][75]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(11)
    );
\INFERRED_GEN.data_reg[3][76]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(10)
    );
\INFERRED_GEN.data_reg[3][77]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(9)
    );
\INFERRED_GEN.data_reg[3][78]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(8)
    );
\INFERRED_GEN.data_reg[3][79]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(7)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFCAAA"
    )
        port map (
      I0 => \^sig_mstr2data_sequential\,
      I1 => sig_xfer_strt_strb_ireg3(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_len_eq_0_ireg3,
      I4 => sig_xfer_end_strb_ireg3(1),
      O => \in\(9)
    );
\INFERRED_GEN.data_reg[3][80]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(6)
    );
\INFERRED_GEN.data_reg[3][81]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(5)
    );
\INFERRED_GEN.data_reg[3][82]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(4)
    );
\INFERRED_GEN.data_reg[3][83]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(3)
    );
\INFERRED_GEN.data_reg[3][84]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(2)
    );
\INFERRED_GEN.data_reg[3][85]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(1)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^sig_mstr2addr_burst\(0),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(0)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFCAAA"
    )
        port map (
      I0 => \^sig_mstr2data_sequential\,
      I1 => sig_xfer_strt_strb_ireg3(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_xfer_len_eq_0_ireg3,
      I4 => sig_xfer_end_strb_ireg3(0),
      O => \in\(8)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \in\(7)
    );
I_STRT_STRB_GEN: entity work.system_axi_cdma_0_0_axi_datamover_strb_gen2
     port map (
      D(1) => \GEN_4BIT_CASE.lsig_end_vect\(3),
      D(0) => \GEN_4BIT_CASE.lsig_start_vect\(0),
      Q(1 downto 0) => sig_strbgen_addr_ireg2(1 downto 0),
      \sig_xfer_strt_strb_ireg3_reg[3]\(1) => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      \sig_xfer_strt_strb_ireg3_reg[3]\(0) => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      \sig_xfer_strt_strb_ireg3_reg[3]_0\ => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0\,
      I1 => sig_s2mm2cntl_cmd_tready,
      I2 => sig_cntl2s2mm_cmd_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_calc_error_pushed,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_sm_halt_reg,
      I4 => sig_input_reg_empty,
      O => \I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A088AA88AA88"
    )
        port map (
      I0 => sig_cmd_stat_rst_int_reg_n,
      I1 => E(0),
      I2 => sig_calc_error_pushed,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => sig_sm_halt_reg,
      I5 => sig_input_reg_empty,
      O => sig_cmd_stat_rst_int_reg_n_reg
    );
\sig_addr_aligned_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(44),
      I1 => sig_calc_error_reg0,
      I2 => sig_addr_cntr_im0_msh_reg(0),
      O => \p_0_in__3\(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \sig_addr_cntr_im0_msh[10]_i_2__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      I3 => sig_addr_cntr_im0_msh_reg(9),
      I4 => sig_calc_error_reg0,
      I5 => Q(54),
      O => \p_0_in__3\(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      O => \sig_addr_cntr_im0_msh[10]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(55),
      O => \p_0_in__3\(11)
    );
\sig_addr_cntr_im0_msh[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(11),
      I3 => sig_calc_error_reg0,
      I4 => Q(56),
      O => \p_0_in__3\(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => sig_addr_cntr_im0_msh_reg(11),
      I2 => \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(12),
      I4 => sig_calc_error_reg0,
      I5 => Q(57),
      O => \p_0_in__3\(13)
    );
\sig_addr_cntr_im0_msh[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => sig_calc_error_reg0,
      I4 => Q(58),
      O => \p_0_in__3\(14)
    );
\sig_addr_cntr_im0_msh[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => sig_calc_error_reg0,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => p_1_in3_in,
      O => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => sig_addr_cntr_im0_msh_reg(13),
      I2 => \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(14),
      I4 => sig_calc_error_reg0,
      I5 => Q(59),
      O => \p_0_in__3\(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => sig_addr_cntr_im0_msh_reg(10),
      I2 => \sig_addr_cntr_im0_msh[10]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(8),
      I4 => sig_addr_cntr_im0_msh_reg(9),
      I5 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[15]_i_3__0_n_0\
    );
\sig_addr_cntr_im0_msh[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_calc_error_reg0,
      I3 => Q(45),
      O => \p_0_in__3\(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF780078"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(2),
      I3 => sig_calc_error_reg0,
      I4 => Q(46),
      O => \p_0_in__3\(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F8000007F80"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      I4 => sig_calc_error_reg0,
      I5 => Q(47),
      O => \p_0_in__3\(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(48),
      O => \p_0_in__3\(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      O => \sig_addr_cntr_im0_msh[4]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(49),
      O => \p_0_in__3\(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(0),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[5]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I2 => sig_calc_error_reg0,
      I3 => Q(50),
      O => \p_0_in__3\(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => sig_calc_error_reg0,
      I4 => Q(51),
      O => \p_0_in__3\(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6AAA00006AAA"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(7),
      I4 => sig_calc_error_reg0,
      I5 => Q(52),
      O => \p_0_in__3\(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => sig_addr_cntr_im0_msh_reg(3),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(2),
      I5 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[8]_i_2__0_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6A006A"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \sig_addr_cntr_im0_msh[10]_i_2__0_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(8),
      I3 => sig_calc_error_reg0,
      I4 => Q(53),
      O => \p_0_in__3\(9)
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => sig_init_reg
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1__0_n_0\,
      D => \p_0_in__3\(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_addr_aligned_ireg1,
      O => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\,
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(38),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(39),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(40),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(41),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(42),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_calc_error_reg0,
      I1 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      O => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\
    );
\sig_addr_cntr_lsh_im0[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(43),
      I1 => sig_calc_error_reg0,
      I2 => sig_predict_addr_lsh_ireg3(15),
      O => p_1_in(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(32),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(33),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(34),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(35),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(36),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(37),
      I1 => sig_calc_error_reg0,
      I2 => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(15),
      Q => p_1_in3_in,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => p_1_in(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(0),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(10),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(11),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(12),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(13),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(14),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(15),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(16),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(17),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(18),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(19),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(1),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(20),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(21),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(22),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(23),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(24),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(25),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(26),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(27),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(28),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(57),
      Q => sig_addr_cntr_lsh_kh(29),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(2),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(58),
      Q => sig_addr_cntr_lsh_kh(30),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(59),
      Q => sig_addr_cntr_lsh_kh(31),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(60),
      Q => sig_addr_cntr_lsh_kh(32),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(61),
      Q => sig_addr_cntr_lsh_kh(33),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(62),
      Q => sig_addr_cntr_lsh_kh(34),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(63),
      Q => sig_addr_cntr_lsh_kh(35),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(64),
      Q => sig_addr_cntr_lsh_kh(36),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(65),
      Q => sig_addr_cntr_lsh_kh(37),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(66),
      Q => sig_addr_cntr_lsh_kh(38),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(67),
      Q => sig_addr_cntr_lsh_kh(39),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(3),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(68),
      Q => sig_addr_cntr_lsh_kh(40),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(69),
      Q => sig_addr_cntr_lsh_kh(41),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(70),
      Q => sig_addr_cntr_lsh_kh(42),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(71),
      Q => sig_addr_cntr_lsh_kh(43),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(72),
      Q => sig_addr_cntr_lsh_kh(44),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(73),
      Q => sig_addr_cntr_lsh_kh(45),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(74),
      Q => sig_addr_cntr_lsh_kh(46),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(75),
      Q => sig_addr_cntr_lsh_kh(47),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(76),
      Q => sig_addr_cntr_lsh_kh(48),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(77),
      Q => sig_addr_cntr_lsh_kh(49),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(4),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(78),
      Q => sig_addr_cntr_lsh_kh(50),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(79),
      Q => sig_addr_cntr_lsh_kh(51),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(80),
      Q => sig_addr_cntr_lsh_kh(52),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(81),
      Q => sig_addr_cntr_lsh_kh(53),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(82),
      Q => sig_addr_cntr_lsh_kh(54),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(83),
      Q => sig_addr_cntr_lsh_kh(55),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(84),
      Q => sig_addr_cntr_lsh_kh(56),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(85),
      Q => sig_addr_cntr_lsh_kh(57),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(86),
      Q => sig_addr_cntr_lsh_kh(58),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(87),
      Q => sig_addr_cntr_lsh_kh(59),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(5),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(88),
      Q => sig_addr_cntr_lsh_kh(60),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(89),
      Q => sig_addr_cntr_lsh_kh(61),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(90),
      Q => sig_addr_cntr_lsh_kh(62),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(91),
      Q => sig_addr_cntr_lsh_kh(63),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(6),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(7),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(8),
      R => sig_init_reg
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(9),
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_adjusted_addr_incr_im1(0)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55566665AAA"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => sig_first_xfer_im0,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_mbaa_addr_cntr_slice_im0(1),
      O => sig_adjusted_addr_incr_im1(1)
    );
\sig_adjusted_addr_incr_ireg2[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA400000"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_adjusted_addr_incr_ireg2[1]_i_2__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56666AAA"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      O => sig_adjusted_addr_incr_im1(2)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0\,
      O => sig_adjusted_addr_incr_im1(3)
    );
\sig_adjusted_addr_incr_ireg2[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888000"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(4),
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0\,
      O => sig_adjusted_addr_incr_im1(4)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15BFEA40EA40EA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(5),
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      O => sig_adjusted_addr_incr_im1(5)
    );
\sig_adjusted_addr_incr_ireg2[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA400000"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0\,
      O => \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_brst_cnt_eq_one_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I5 => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => sig_init_reg
    );
\sig_brst_cnt_eq_zero_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I5 => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\,
      O => sig_brst_cnt_eq_zero_im0
    );
\sig_brst_cnt_eq_zero_ireg1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I5 => \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0\
    );
\sig_brst_cnt_eq_zero_ireg1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => \sig_brst_cnt_eq_zero_ireg1_i_5__0_n_0\
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => sig_init_reg
    );
\sig_btt_cntr_im0[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(15),
      O => \sig_btt_cntr_im0[15]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(14),
      O => \sig_btt_cntr_im0[15]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(13),
      O => \sig_btt_cntr_im0[15]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(12),
      O => \sig_btt_cntr_im0[15]_i_5__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(11),
      O => \sig_btt_cntr_im0[15]_i_6__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(10),
      O => \sig_btt_cntr_im0[15]_i_7__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(9),
      O => \sig_btt_cntr_im0[15]_i_8__0_n_0\
    );
\sig_btt_cntr_im0[15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(8),
      O => \sig_btt_cntr_im0[15]_i_9__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(23),
      O => \sig_btt_cntr_im0[23]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(22),
      O => \sig_btt_cntr_im0[23]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(21),
      O => \sig_btt_cntr_im0[23]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(20),
      O => \sig_btt_cntr_im0[23]_i_5__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(19),
      O => \sig_btt_cntr_im0[23]_i_6__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(18),
      O => \sig_btt_cntr_im0[23]_i_7__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(17),
      O => \sig_btt_cntr_im0[23]_i_8__0_n_0\
    );
\sig_btt_cntr_im0[23]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(16),
      O => \sig_btt_cntr_im0[23]_i_9__0_n_0\
    );
\sig_btt_cntr_im0[25]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^sig_calc_error_reg_reg_0\,
      O => \sig_btt_cntr_im0[25]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[25]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(25),
      O => \sig_btt_cntr_im0[25]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[25]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(24),
      O => \sig_btt_cntr_im0[25]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_calc_error_reg0,
      I3 => Q(6),
      O => \sig_btt_cntr_im0[7]_i_10__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_calc_error_reg0,
      I3 => Q(5),
      O => \sig_btt_cntr_im0[7]_i_11__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I2 => sig_calc_error_reg0,
      I3 => Q(4),
      O => \sig_btt_cntr_im0[7]_i_12__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_calc_error_reg0,
      I3 => Q(3),
      O => \sig_btt_cntr_im0[7]_i_13__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I2 => sig_calc_error_reg0,
      I3 => Q(2),
      O => \sig_btt_cntr_im0[7]_i_14__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_calc_error_reg0,
      I3 => Q(1),
      O => \sig_btt_cntr_im0[7]_i_15__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_calc_error_reg0,
      I3 => Q(0),
      O => \sig_btt_cntr_im0[7]_i_16__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => sig_calc_error_reg0,
      O => \sig_btt_cntr_im0[7]_i_2__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => sig_calc_error_reg0,
      O => \sig_btt_cntr_im0[7]_i_3__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => sig_calc_error_reg0,
      O => \sig_btt_cntr_im0[7]_i_4__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => sig_calc_error_reg0,
      O => \sig_btt_cntr_im0[7]_i_5__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => sig_calc_error_reg0,
      O => \sig_btt_cntr_im0[7]_i_6__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => sig_calc_error_reg0,
      O => \sig_btt_cntr_im0[7]_i_7__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => sig_calc_error_reg0,
      O => \sig_btt_cntr_im0[7]_i_8__0_n_0\
    );
\sig_btt_cntr_im0[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_calc_error_reg0,
      I2 => Q(7),
      O => \sig_btt_cntr_im0[7]_i_9__0_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1__0_n_15\,
      S(7) => \sig_btt_cntr_im0[15]_i_2__0_n_0\,
      S(6) => \sig_btt_cntr_im0[15]_i_3__0_n_0\,
      S(5) => \sig_btt_cntr_im0[15]_i_4__0_n_0\,
      S(4) => \sig_btt_cntr_im0[15]_i_5__0_n_0\,
      S(3) => \sig_btt_cntr_im0[15]_i_6__0_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_7__0_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_8__0_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_9__0_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1__0_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[23]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[23]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[23]_i_1__0_n_15\,
      S(7) => \sig_btt_cntr_im0[23]_i_2__0_n_0\,
      S(6) => \sig_btt_cntr_im0[23]_i_3__0_n_0\,
      S(5) => \sig_btt_cntr_im0[23]_i_4__0_n_0\,
      S(4) => \sig_btt_cntr_im0[23]_i_5__0_n_0\,
      S(3) => \sig_btt_cntr_im0[23]_i_6__0_n_0\,
      S(2) => \sig_btt_cntr_im0[23]_i_7__0_n_0\,
      S(1) => \sig_btt_cntr_im0[23]_i_8__0_n_0\,
      S(0) => \sig_btt_cntr_im0[23]_i_9__0_n_0\
    );
\sig_btt_cntr_im0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1__0_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[24]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_1__0_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[25]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[25]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[23]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_im0_reg[25]_i_1__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_im0_reg[25]_i_1__0_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_im0_reg[25]_i_1__0_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_im0_reg[25]_i_1__0_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[25]_i_1__0_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr_im0[25]_i_3__0_n_0\,
      S(0) => \sig_btt_cntr_im0[25]_i_4__0_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1__0_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2__0_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_2__0_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_3__0_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_4__0_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_5__0_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_6__0_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_7__0_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_8__0_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1__0_n_15\,
      S(7) => \sig_btt_cntr_im0[7]_i_9__0_n_0\,
      S(6) => \sig_btt_cntr_im0[7]_i_10__0_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_11__0_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_12__0_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_13__0_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_14__0_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_15__0_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_16__0_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1__0_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => sig_init_reg
    );
\sig_btt_eq_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\,
      I1 => sig_addr_aligned_im0,
      I2 => sig_brst_cnt_eq_zero_im0,
      I3 => \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\,
      I4 => \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\,
      O => sig_btt_eq_b2mbaa_im0
    );
\sig_btt_eq_b2mbaa_ireg1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"015402A85402A801"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0\
    );
\sig_btt_eq_b2mbaa_ireg1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0\
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => sig_init_reg
    );
sig_btt_lt_b2mbaa_im01_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_sig_btt_lt_b2mbaa_im01_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => sig_btt_lt_b2mbaa_im01,
      CO(2) => sig_btt_lt_b2mbaa_im01_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa_im01_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa_im01_carry_n_7,
      DI(7 downto 4) => B"0000",
      DI(3) => sig_addr_aligned_im0,
      DI(2) => \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\,
      DI(1) => \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\,
      DI(0) => \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\,
      S(2) => \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\,
      S(1) => \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\,
      S(0) => \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10017C37"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(5),
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101103737377C"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1370"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_mbaa_addr_cntr_slice_im0(3),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      I5 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41821824"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_mbaa_addr_cntr_slice_im0(5),
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"015402A85402A801"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0\
    );
\sig_btt_lt_b2mbaa_im01_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0\
    );
\sig_btt_lt_b2mbaa_ireg1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_im01,
      I1 => sig_brst_cnt_eq_zero_im0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_bytes_to_mbaa_im0(1)
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(1),
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => sig_init_reg
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => sig_init_reg
    );
\sig_calc_error_pushed_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_calc_error_pushed,
      O => \sig_calc_error_pushed_i_1__0_n_0\
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_calc_error_pushed_i_1__0_n_0\,
      Q => sig_calc_error_pushed,
      R => sig_init_reg
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_2_n_0,
      I1 => sig_calc_error_reg_i_3_n_0,
      I2 => sig_calc_error_reg_i_4_n_0,
      I3 => sig_calc_error_reg_i_5_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => sig_calc_error_reg_i_2_n_0
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => sig_btt_is_zero,
      Q => \^sig_calc_error_reg_reg_0\,
      R => sig_init_reg
    );
\sig_cmd2addr_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_calc3_reg,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => sig_cmd2addr_valid_reg_0,
      O => \sig_cmd2addr_valid_i_1__0_n_0\
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2addr_valid_i_1__0_n_0\,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_calc3_reg,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_cmd2data_valid_reg_0,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
\sig_cmd2dre_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_cmd2dre_valid_reg_n_0,
      I2 => sig_first_xfer_im0,
      I3 => sig_sm_ld_calc3_reg,
      O => \sig_cmd2dre_valid_i_1__0_n_0\
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_cmd2dre_valid_i_1__0_n_0\,
      Q => sig_cmd2dre_valid_reg_n_0,
      R => '0'
    );
\sig_first_xfer_im0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_calc_error_reg0,
      I2 => sig_first_xfer_im0,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      O => \sig_first_xfer_im0_i_1__0_n_0\
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_first_xfer_im0_i_1__0_n_0\,
      Q => sig_first_xfer_im0,
      R => '0'
    );
\sig_input_burst_type_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_init_reg,
      I2 => sig_sm_pop_input_reg,
      O => sig_input_cache_type_reg0
    );
\sig_input_burst_type_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_input_reg_empty,
      I2 => sig_sm_halt_reg,
      I3 => sig_cmd2mstr_cmd_valid,
      O => sig_calc_error_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(26),
      Q => \^sig_mstr2addr_burst\(0),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => Q(27),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_calc_error_reg0,
      D => '0',
      Q => sig_input_reg_empty,
      S => sig_input_cache_type_reg0
    );
sig_last_addr_offset_im2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_last_addr_offset_im2__0\(1)
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_ld_xfer_reg,
      I3 => sig_xfer_reg_empty,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
\sig_no_btt_residue_ireg1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc1_reg,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => sig_init_reg
    );
\sig_parent_done_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001510"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^sig_mstr2data_sequential\,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => sig_calc_error_reg0,
      O => \sig_parent_done_i_1__0_n_0\
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_parent_done_i_1__0_n_0\,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[0]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[10]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[11]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[12]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[13]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[14]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in3_in,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[1]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[3]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[4]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[5]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[6]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[7]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7\,
      DI(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[6]\,
      DI(5 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 0),
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_addr_cntr_lsh_im0_reg_n_0_[7]\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[8]\,
      R => sig_init_reg
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3_reg_n_0_[9]\,
      R => sig_init_reg
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_calc_error_pushed,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => sig_init_reg
    );
sig_sm_ld_calc1_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_parent_done,
      I2 => sig_calc_error_pushed,
      I3 => sig_calc_error_reg0,
      I4 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      O => sig_sm_ld_calc1_reg_ns
    );
sig_sm_ld_calc1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg_ns,
      Q => sig_sm_ld_calc1_reg,
      R => sig_init_reg
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc1_reg,
      Q => sig_sm_ld_calc2_reg,
      R => sig_init_reg
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_calc3_reg,
      R => sig_init_reg
    );
\sig_sm_pop_input_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => sig_parent_done,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => sig_init_reg
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => sig_init_reg
    );
\sig_strbgen_bytes_ireg2[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_strbgen_bytes_ireg2(2),
      I1 => sig_init_reg,
      O => \sig_strbgen_bytes_ireg2[1]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sig_sm_ld_calc2_reg,
      I1 => \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0\,
      I2 => \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0\,
      I3 => \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0\,
      I4 => \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0\,
      I5 => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      O => sig_strbgen_bytes_ireg2(2)
    );
\sig_strbgen_bytes_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0\,
      I1 => sig_sm_ld_calc2_reg,
      I2 => sig_strbgen_bytes_ireg2(2),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => \sig_strbgen_bytes_ireg2[1]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => \sig_strbgen_bytes_ireg2[1]_i_1__0_n_0\
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[2]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_last_addr_offset_im2__0\(1),
      Q => sig_xfer_end_strb_ireg3(2),
      R => sig_init_reg
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => sig_init_reg
    );
\sig_xfer_len_eq_0_ireg3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001010110"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => sig_init_reg
    );
\sig_xfer_reg_empty_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAE"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0\,
      O => \sig_xfer_reg_empty_i_1__0_n_0\
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_xfer_reg_empty_i_1__0_n_0\,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_strt_strb_ireg3[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FEF0"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => sig_strbgen_addr_ireg2(1),
      O => sig_xfer_strt_strb_im2(2)
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \GEN_4BIT_CASE.lsig_start_vect\(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_strt_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_strt_strb_ireg3(1),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => sig_init_reg
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \GEN_4BIT_CASE.lsig_end_vect\(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => sig_init_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_srl_fifo_rbu_f is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    FIFO_Full_reg_2 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end system_axi_cdma_0_0_srl_fifo_rbu_f;

architecture STRUCTURE of system_axi_cdma_0_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_cdma_0_0_cntr_incr_decr_addn_f_1
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      FIFO_Full_reg_0 => FIFO_Full_reg_2,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_addr_reg_empty_reg_0 => sig_addr_reg_empty_reg_0,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
DYNSHREG_F_I: entity work.system_axi_cdma_0_0_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(69 downto 0) => \in\(69 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_1 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]\,
      I1 => \^fifo_full_reg_0\,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_srl_fifo_rbu_f_10 is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_srl_fifo_rbu_f_10 : entity is "srl_fifo_rbu_f";
end system_axi_cdma_0_0_srl_fifo_rbu_f_10;

architecture STRUCTURE of system_axi_cdma_0_0_srl_fifo_rbu_f_10 is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_cdma_0_0_cntr_incr_decr_addn_f_11
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
DYNSHREG_F_I: entity work.system_axi_cdma_0_0_dynshreg_f_12
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(69 downto 0) => \in\(69 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_1 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_mmap_rst
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]\,
      I1 => \^fifo_full_reg_0\,
      O => sig_inhibit_rdy_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    m_axi_rlast_0 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    m_axi_rlast_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ : in STD_LOGIC;
    sig_rdc2dre_new_align : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_1\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_3\ : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_6 : STD_LOGIC;
  signal DYNSHREG_F_I_n_22 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 22 downto 7 );
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_cdma_0_0_cntr_incr_decr_addn_f_4
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_6,
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rlast_0 => m_axi_rlast_1,
      m_axi_rvalid => m_axi_rvalid,
      \out\(3) => sig_cmd_fifo_data_out(22),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(9 downto 7),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]_0\,
      \sig_dbeat_cntr_reg[0]_1\ => \sig_dbeat_cntr_reg[0]_1\,
      \sig_dbeat_cntr_reg[0]_2\ => \sig_dbeat_cntr_reg[0]_2\,
      \sig_dbeat_cntr_reg[0]_3\ => \sig_dbeat_cntr_reg[0]_3\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      \sig_dbeat_cntr_reg[7]\(7 downto 0) => Q(7 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_1 => DYNSHREG_F_I_n_22,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rdc2dre_new_align => sig_rdc2dre_new_align,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
DYNSHREG_F_I: entity work.\system_axi_cdma_0_0_dynshreg_f__parameterized0\
     port map (
      D(0) => D(0),
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => DYNSHREG_F_I_n_22,
      Q(0) => Q(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(20 downto 0) => \in\(20 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rlast_0 => m_axi_rlast_0,
      \out\(19 downto 12) => \out\(15 downto 8),
      \out\(11) => sig_cmd_fifo_data_out(22),
      \out\(10 downto 3) => \out\(7 downto 0),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(9 downto 7),
      \sig_dbeat_cntr_reg[0]\ => \^sig_last_dbeat_reg\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      \sig_next_dre_dest_align_reg_reg[1]\ => \^fifo_full_reg_0\,
      \sig_next_dre_dest_align_reg_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \sig_next_dre_dest_align_reg_reg[1]_1\(1) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      \sig_next_dre_dest_align_reg_reg[1]_1\(0) => CNTR_INCR_DECR_ADDN_F_I_n_6,
      sig_rdc2dre_new_align => sig_rdc2dre_new_align
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_bready_0 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      m_axi_bvalid => m_axi_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
DYNSHREG_F_I: entity work.\system_axi_cdma_0_0_dynshreg_f__parameterized1\
     port map (
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_aclk => m_axi_aclk,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => SR(0)
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_bready_0,
      O => m_axi_bready
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB44444444BBBB"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_wr_fifo\,
      I1 => \out\,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9A9EA6AA9A9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => \out\,
      I5 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE7FFF0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \out\,
      I5 => \USE_SRL_FIFO.sig_wr_fifo\,
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F0F0F0F0F0F04B"
    )
        port map (
      I0 => \USE_SRL_FIFO.sig_wr_fifo\,
      I1 => \out\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal DYNSHREG_F_I_n_9 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[3]\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[3]\ <= \^inferred_gen.cnt_i_reg[3]\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0_0\
     port map (
      D(0) => addr_i_p1(0),
      FIFO_Full_reg => DYNSHREG_F_I_n_9,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[1]_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \^inferred_gen.cnt_i_reg[3]\,
      Q(3) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty
    );
DYNSHREG_F_I: entity work.\system_axi_cdma_0_0_dynshreg_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(3) => \USE_SRL_FIFO.sig_rd_empty\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[0]\(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \^inferred_gen.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => DYNSHREG_F_I_n_9,
      Q(3 downto 0) => Q(3 downto 0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_status_going_full_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mm2s_axis_tvalid : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_first_dbeat_reg_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_dbeat_cntr[7]_i_6\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_dqual_reg_empty_reg\ : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_dqual_reg_empty_reg <= \^sig_dqual_reg_empty_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_cdma_0_0_cntr_incr_decr_addn_f
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => sig_last_dbeat_reg,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(2) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      fifo_full_p1 => fifo_full_p1,
      m_axi_aclk => m_axi_aclk,
      \sig_dbeat_cntr[7]_i_6_0\ => \sig_dbeat_cntr[7]_i_6\,
      \sig_dbeat_cntr_reg[0]\(2 downto 0) => \sig_dbeat_cntr_reg[0]\(2 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_dqual_reg_empty_reg\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_2,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_3,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mm2s_axis_tvalid => sig_mm2s_axis_tvalid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_s_ready_out_reg => \^sig_s_ready_out_reg\,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wdc_status_going_full_reg => sig_wdc_status_going_full_reg
    );
DYNSHREG_F_I: entity work.\system_axi_cdma_0_0_dynshreg_f__parameterized3\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      m_axi_aclk => m_axi_aclk,
      \out\(11 downto 0) => \out\(11 downto 0),
      \sig_dbeat_cntr_reg[3]\ => \^sig_dqual_reg_empty_reg\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \^sig_s_ready_out_reg\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_next_calc_error_reg_reg_1(15 downto 0) => sig_next_calc_error_reg_reg(15 downto 0),
      sig_next_calc_error_reg_reg_2(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      sig_next_calc_error_reg_reg_2(0) => CNTR_INCR_DECR_ADDN_F_I_n_4
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_srl_fifo_f is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_srl_fifo_f : entity is "srl_fifo_f";
end system_axi_cdma_0_0_srl_fifo_f;

architecture STRUCTURE of system_axi_cdma_0_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.system_axi_cdma_0_0_srl_fifo_rbu_f
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      FIFO_Full_reg_2 => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      SR(0) => SR(0),
      \in\(69 downto 0) => \in\(69 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_addr_reg_empty_reg_0 => sig_addr_reg_empty_reg_0,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_srl_fifo_f_9 is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_srl_fifo_f_9 : entity is "srl_fifo_f";
end system_axi_cdma_0_0_srl_fifo_f_9;

architecture STRUCTURE of system_axi_cdma_0_0_srl_fifo_f_9 is
begin
I_SRL_FIFO_RBU_F: entity work.system_axi_cdma_0_0_srl_fifo_rbu_f_10
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \in\(69 downto 0) => \in\(69 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    m_axi_rlast_0 : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    m_axi_rlast_1 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ : in STD_LOGIC;
    sig_rdc2dre_new_align : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_1\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_3\ : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \system_axi_cdma_0_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \system_axi_cdma_0_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(20 downto 0) => \in\(20 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rlast_0 => m_axi_rlast_0,
      m_axi_rlast_1 => m_axi_rlast_1,
      m_axi_rvalid => m_axi_rvalid,
      \out\(15 downto 0) => \out\(15 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]_0\,
      \sig_dbeat_cntr_reg[0]_1\ => \sig_dbeat_cntr_reg[0]_1\,
      \sig_dbeat_cntr_reg[0]_2\ => \sig_dbeat_cntr_reg[0]_2\,
      \sig_dbeat_cntr_reg[0]_3\ => \sig_dbeat_cntr_reg[0]_3\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_1 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rdc2dre_new_align => sig_rdc2dre_new_align,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_srl_fifo_f__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_bready_0 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \system_axi_cdma_0_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \system_axi_cdma_0_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => m_axi_bready_0,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_push_to_wsc : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \system_axi_cdma_0_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \system_axi_cdma_0_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_status_going_full_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mm2s_axis_tvalid : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_first_dbeat_reg_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_dbeat_cntr[7]_i_6\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \system_axi_cdma_0_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \system_axi_cdma_0_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      \out\(11 downto 0) => \out\(11 downto 0),
      \sig_dbeat_cntr[7]_i_6\ => \sig_dbeat_cntr[7]_i_6\,
      \sig_dbeat_cntr_reg[0]\(2 downto 0) => \sig_dbeat_cntr_reg[0]\(2 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_2,
      sig_first_dbeat_reg_3 => sig_first_dbeat_reg_3,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mm2s_axis_tvalid => sig_mm2s_axis_tvalid,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg(15 downto 0) => sig_next_calc_error_reg_reg(15 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wdc_status_going_full_reg => sig_wdc_status_going_full_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \system_axi_cdma_0_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized1\ is
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.system_axi_cdma_0_0_srl_fifo_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      FIFO_Full_reg_1 => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => sig_push_addr_reg1_out,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(69 downto 0) => \in\(69 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sig_addr_reg_empty_reg => sig_addr_reg_empty_reg,
      sig_addr_reg_empty_reg_0 => sig_addr_reg_empty_reg_0,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_fifo__parameterized1_8\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_1 : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 70 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized1_8\ : entity is "axi_datamover_fifo";
end \system_axi_cdma_0_0_axi_datamover_fifo__parameterized1_8\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized1_8\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \sig_init_done_i_1__4_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.system_axi_cdma_0_0_srl_fifo_f_9
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \in\(69 downto 0) => \in\(69 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(70 downto 0) => \out\(70 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_1,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_mmap_rst
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done,
      I2 => sig_init_reg,
      I3 => \^sig_init_reg2\,
      O => \sig_init_done_i_1__4_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_init_done_i_1__4_n_0\,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => sig_mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]\ : out STD_LOGIC;
    m_axi_rlast_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_push_dqual_reg16_out : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    m_axi_rlast_1 : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ : in STD_LOGIC;
    sig_rdc2dre_new_align : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_1\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_3\ : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_last_dbeat_reg : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \system_axi_cdma_0_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_cdma_0_0_srl_fifo_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => SR(0),
      \in\(20 downto 0) => \in\(20 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rlast_0 => m_axi_rlast_0,
      m_axi_rlast_1 => m_axi_rlast_1,
      m_axi_rvalid => m_axi_rvalid,
      \out\(15 downto 0) => \out\(15 downto 0),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[1]\ => \sig_addr_posted_cntr_reg[1]\,
      sig_coelsc_cmd_cmplt_reg_reg => sig_coelsc_cmd_cmplt_reg_reg,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]_0\,
      \sig_dbeat_cntr_reg[0]_1\ => \sig_dbeat_cntr_reg[0]_1\,
      \sig_dbeat_cntr_reg[0]_2\ => \sig_dbeat_cntr_reg[0]_2\,
      \sig_dbeat_cntr_reg[0]_3\ => \sig_dbeat_cntr_reg[0]_3\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_last_dbeat_reg => sig_push_dqual_reg16_out,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_1 => sig_mmap_rst_reg_n_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_rdc2dre_new_align => sig_rdc2dre_new_align,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_mmap_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_fifo__parameterized3\ is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bready : out STD_LOGIC;
    sig_coelsc_decerr_reg0 : out STD_LOGIC;
    sig_coelsc_slverr_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_bready_0 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \system_axi_cdma_0_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized3\ is
  signal \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
  signal \sig_init_done_i_1__3_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__7\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair185";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_cdma_0_0_srl_fifo_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => m_axi_bready_0,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_2,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => SR(0)
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done_2,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => \sig_init_done_i_1__3_n_0\
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_mmap_rst_reg_n_reg
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done_0,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_mmap_rst_reg_n_reg_0
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_init_done_1,
      I2 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I3 => \^sig_init_reg_reg_0\,
      O => sig_mmap_rst_reg_n_reg_1
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_init_done_i_1__3_n_0\,
      Q => sig_init_done_2,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      S => SR(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => SR(0),
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_fifo__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \system_axi_cdma_0_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized4\ is
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_cdma_0_0_srl_fifo_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => sig_push_coelsc_reg,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_fifo__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_dqual_reg_empty_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_wdc_status_going_full_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_first_dbeat_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mm2s_axis_tvalid : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_first_dbeat_reg_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_dbeat_cntr[7]_i_6\ : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \system_axi_cdma_0_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_cdma_0_0_srl_fifo_f__parameterized3\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => \INFERRED_GEN.cnt_i_reg[2]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      \out\(11 downto 0) => \out\(11 downto 0),
      \sig_dbeat_cntr[7]_i_6\ => \sig_dbeat_cntr[7]_i_6\,
      \sig_dbeat_cntr_reg[0]\(2 downto 0) => \sig_dbeat_cntr_reg[0]\(2 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_2,
      sig_first_dbeat_reg_3 => sig_first_dbeat_reg_3,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mm2s_axis_tvalid => sig_mm2s_axis_tvalid,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg(15 downto 0) => sig_next_calc_error_reg_reg(15 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wdc_status_going_full_reg => sig_wdc_status_going_full_reg
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => SR(0)
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end system_axi_cdma_0_0_axi_datamover_addr_cntl;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 82 downto 4 );
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\system_axi_cdma_0_0_axi_datamover_fifo__parameterized1_8\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^sig_addr_reg_empty\,
      \in\(69 downto 0) => \in\(69 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(70) => sig_aq_fifo_data_out(82),
      \out\(69) => sig_aq_fifo_data_out(79),
      \out\(68) => sig_aq_fifo_data_out(77),
      \out\(67 downto 0) => sig_aq_fifo_data_out(71 downto 4),
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_arready,
      I2 => \^sig_addr2rsc_calc_error\,
      I3 => sig_mmap_rst_reg_n,
      O => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      Q => m_axi_arvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(82),
      Q => \^sig_addr2rsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_araddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_araddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_araddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_araddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_araddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_araddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_araddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_araddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_araddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_araddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_araddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_araddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_araddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_araddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_araddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_araddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_araddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_araddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_araddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_araddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_araddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_araddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_araddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_araddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_araddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_araddr(32),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_araddr(33),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_araddr(34),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_araddr(35),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_araddr(36),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(41),
      Q => m_axi_araddr(37),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(42),
      Q => m_axi_araddr(38),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(43),
      Q => m_axi_araddr(39),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_araddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(44),
      Q => m_axi_araddr(40),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_araddr(41),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(46),
      Q => m_axi_araddr(42),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_araddr(43),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(48),
      Q => m_axi_araddr(44),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(49),
      Q => m_axi_araddr(45),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => m_axi_araddr(46),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(51),
      Q => m_axi_araddr(47),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(52),
      Q => m_axi_araddr(48),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(53),
      Q => m_axi_araddr(49),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_araddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(54),
      Q => m_axi_araddr(50),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(55),
      Q => m_axi_araddr(51),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(56),
      Q => m_axi_araddr(52),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(57),
      Q => m_axi_araddr(53),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(58),
      Q => m_axi_araddr(54),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(59),
      Q => m_axi_araddr(55),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(60),
      Q => m_axi_araddr(56),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(61),
      Q => m_axi_araddr(57),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(62),
      Q => m_axi_araddr(58),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(63),
      Q => m_axi_araddr(59),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_araddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(64),
      Q => m_axi_araddr(60),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(65),
      Q => m_axi_araddr(61),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(66),
      Q => m_axi_araddr(62),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(67),
      Q => m_axi_araddr(63),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_araddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_araddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_araddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_araddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(79),
      Q => m_axi_arburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(68),
      Q => m_axi_arlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(69),
      Q => m_axi_arlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(70),
      Q => m_axi_arlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(71),
      Q => m_axi_arlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(77),
      Q => m_axi_arsize(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 69 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \system_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \system_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0\ is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\ : STD_LOGIC;
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 82 downto 4 );
  signal sig_next_addr_reg0 : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\system_axi_cdma_0_0_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      FIFO_Full_reg_1 => \^sig_addr_reg_empty\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      SR(0) => SR(0),
      \in\(69 downto 0) => \in\(69 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(70) => sig_aq_fifo_data_out(82),
      \out\(69) => sig_aq_fifo_data_out(79),
      \out\(68) => sig_aq_fifo_data_out(77),
      \out\(67 downto 0) => sig_aq_fifo_data_out(71 downto 4),
      sig_addr_reg_empty_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      sig_addr_reg_empty_reg_0 => sig_addr_reg_empty_reg_0,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg_1 => sig_inhibit_rdy_n_reg,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => sig_next_addr_reg0
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => sig_addr_reg_full,
      R => sig_next_addr_reg0
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_awready,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_mmap_rst_reg_n,
      O => sig_next_addr_reg0
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_6\,
      Q => m_axi_awvalid,
      R => sig_next_addr_reg0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(82),
      Q => \^sig_addr2wsc_calc_error\,
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_awaddr(0),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_awaddr(10),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_awaddr(11),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_awaddr(12),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_awaddr(13),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_awaddr(14),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_awaddr(15),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_awaddr(16),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_awaddr(17),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_awaddr(18),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_awaddr(19),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_awaddr(1),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_awaddr(20),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_awaddr(21),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_awaddr(22),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_awaddr(23),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_awaddr(24),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_awaddr(25),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_awaddr(26),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_awaddr(27),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_awaddr(28),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_awaddr(29),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_awaddr(2),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_awaddr(30),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_awaddr(31),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_awaddr(32),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_awaddr(33),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_awaddr(34),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_awaddr(35),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_awaddr(36),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(41),
      Q => m_axi_awaddr(37),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(42),
      Q => m_axi_awaddr(38),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(43),
      Q => m_axi_awaddr(39),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_awaddr(3),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(44),
      Q => m_axi_awaddr(40),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_awaddr(41),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(46),
      Q => m_axi_awaddr(42),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_awaddr(43),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(48),
      Q => m_axi_awaddr(44),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(49),
      Q => m_axi_awaddr(45),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => m_axi_awaddr(46),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(51),
      Q => m_axi_awaddr(47),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(52),
      Q => m_axi_awaddr(48),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(53),
      Q => m_axi_awaddr(49),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_awaddr(4),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(54),
      Q => m_axi_awaddr(50),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(55),
      Q => m_axi_awaddr(51),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(56),
      Q => m_axi_awaddr(52),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(57),
      Q => m_axi_awaddr(53),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(58),
      Q => m_axi_awaddr(54),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(59),
      Q => m_axi_awaddr(55),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(60),
      Q => m_axi_awaddr(56),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(61),
      Q => m_axi_awaddr(57),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(62),
      Q => m_axi_awaddr(58),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(63),
      Q => m_axi_awaddr(59),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_awaddr(5),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(64),
      Q => m_axi_awaddr(60),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(65),
      Q => m_axi_awaddr(61),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(66),
      Q => m_axi_awaddr(62),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(67),
      Q => m_axi_awaddr(63),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_awaddr(6),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_awaddr(7),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_awaddr(8),
      R => sig_next_addr_reg0
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_awaddr(9),
      R => sig_next_addr_reg0
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(79),
      Q => m_axi_awburst(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(68),
      Q => m_axi_awlen(0),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(69),
      Q => m_axi_awlen(1),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(70),
      Q => m_axi_awlen(2),
      R => sig_next_addr_reg0
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(71),
      Q => m_axi_awlen(3),
      R => sig_next_addr_reg0
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(77),
      Q => m_axi_awsize(0),
      R => sig_next_addr_reg0
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_rdc2dre_new_align : out STD_LOGIC;
    sig_rdc2dre_use_autodest : out STD_LOGIC;
    sig_coelsc_cmd_cmplt_reg_reg_0 : out STD_LOGIC;
    sig_stream_rst_reg_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid_0 : out STD_LOGIC;
    sig_rdc2sf_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst_reg_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst_reg_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst_reg_n_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_tlast_enables : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_first_dbeat_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_halt_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dqual_reg_full_reg_0 : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_next_dre_dest_align_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_eof_reg_reg_0 : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : in STD_LOGIC;
    sig_stream_rst_reg_n : in STD_LOGIC;
    sig_flush_db1 : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_input_accept21_out : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\ : in STD_LOGIC;
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_rst2all_stop_request : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_rddata_cntl : entity is "axi_datamover_rddata_cntl";
end system_axi_cdma_0_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_rvalid_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 30 downto 14 );
  signal \^sig_coelsc_cmd_cmplt_reg_reg_0\ : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal \^sig_dqual_reg_full_reg_0\ : STD_LOGIC;
  signal sig_first_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg_reg_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg16_out : STD_LOGIC;
  signal sig_rdc2dre_dest_align : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_rdc2dre_new_align\ : STD_LOGIC;
  signal sig_rdc2dre_src_align : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_rdc2dre_use_autodest\ : STD_LOGIC;
  signal \^sig_rdc2sf_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sig_coelsc_cmd_cmplt_reg_i_3 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_6__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_8\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_3 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_4 : label is "soft_lutpair86";
begin
  Q(0) <= \^q\(0);
  m_axi_rvalid_0 <= \^m_axi_rvalid_0\;
  sig_coelsc_cmd_cmplt_reg_reg_0 <= \^sig_coelsc_cmd_cmplt_reg_reg_0\;
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_dqual_reg_full_reg_0 <= \^sig_dqual_reg_full_reg_0\;
  sig_rdc2dre_new_align <= \^sig_rdc2dre_new_align\;
  sig_rdc2dre_use_autodest <= \^sig_rdc2dre_use_autodest\;
  sig_rdc2sf_wstrb(3 downto 0) <= \^sig_rdc2sf_wstrb\(3 downto 0);
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\system_axi_cdma_0_0_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\ => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      SR(0) => sig_clr_dqual_reg,
      \in\(20 downto 0) => \in\(20 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rlast_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      m_axi_rlast_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      m_axi_rvalid => m_axi_rvalid,
      \out\(15 downto 8) => sig_cmd_fifo_data_out(30 downto 23),
      \out\(7 downto 0) => sig_cmd_fifo_data_out(21 downto 14),
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_addr_posted_cntr_reg[1]\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      sig_coelsc_cmd_cmplt_reg_reg => \^sig_coelsc_cmd_cmplt_reg_reg_0\,
      \sig_dbeat_cntr_reg[0]\ => \^sig_data2rsc_valid\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]_0\,
      \sig_dbeat_cntr_reg[0]_1\ => \sig_dbeat_cntr[7]_i_5_n_0\,
      \sig_dbeat_cntr_reg[0]_2\ => \sig_dbeat_cntr[7]_i_6__0_n_0\,
      \sig_dbeat_cntr_reg[0]_3\ => \sig_dbeat_cntr[7]_i_8_n_0\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr[7]_i_7_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg_n_0,
      sig_first_dbeat_reg_0 => sig_first_dbeat_i_2_n_0,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_2_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\,
      sig_mmap_rst_reg_n_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      sig_mmap_rst_reg_n_reg_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg16_out => sig_push_dqual_reg16_out,
      sig_rdc2dre_new_align => \^sig_rdc2dre_new_align\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAA2AA00000000"
    )
        port map (
      I0 => \^sig_rdc2dre_use_autodest\,
      I1 => \sig_dbeat_cntr_reg[0]_0\,
      I2 => \^sig_coelsc_cmd_cmplt_reg_reg_0\,
      I3 => m_axi_rlast,
      I4 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\,
      I5 => sig_mmap_rst_reg_n,
      O => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_i_2_n_0\
    );
\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => \^sig_rdc2dre_use_autodest\,
      R => '0'
    );
\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sig_next_sequential_reg,
      I1 => sig_next_eof_reg,
      I2 => sig_next_cmd_cmplt_reg,
      O => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align0\
    );
\GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_36\,
      Q => \^sig_rdc2dre_new_align\,
      R => sig_mmap_rst
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEAFBFB"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_strt_strb_reg(0),
      I3 => sig_next_last_strb_reg(0),
      I4 => sig_last_dbeat_reg_n_0,
      O => \^sig_rdc2sf_wstrb\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF10FF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      I1 => \^m_axi_rvalid_0\,
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\,
      I3 => sig_stream_rst_reg_n,
      I4 => sig_flush_db1,
      O => sig_stream_rst_reg_n_reg_0(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AA888AA8AAA8A"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_next_strt_strb_reg(0),
      I4 => sig_next_last_strb_reg(0),
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_halt_reg_reg_0(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004150404"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_strt_strb_reg(1),
      I3 => sig_next_last_strb_reg(1),
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0\,
      O => sig_tlast_enables(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F22"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_next_strt_strb_reg(0),
      I3 => sig_first_dbeat_reg_n_0,
      I4 => \^sig_data2addr_stop_req\,
      O => \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_4_n_0\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBEAFBFB"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_strt_strb_reg(1),
      I3 => sig_next_last_strb_reg(1),
      I4 => sig_last_dbeat_reg_n_0,
      O => \^sig_rdc2sf_wstrb\(1)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF10FF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      I1 => \^m_axi_rvalid_0\,
      I2 => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\,
      I3 => sig_stream_rst_reg_n,
      I4 => sig_flush_db1,
      O => sig_stream_rst_reg_n_reg_1(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AA888AA8AAA8A"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_next_strt_strb_reg(1),
      I4 => sig_next_last_strb_reg(1),
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_halt_reg_reg_1(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5545544455455545"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0\,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_next_strt_strb_reg(1),
      I4 => sig_next_last_strb_reg(1),
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_tlast_enables(1)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F22"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_next_strt_strb_reg(1),
      I3 => sig_first_dbeat_reg_n_0,
      I4 => \^sig_data2addr_stop_req\,
      O => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0\
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEFEF"
    )
        port map (
      I0 => \^sig_rdc2sf_wstrb\(3),
      I1 => \^sig_rdc2sf_wstrb\(2),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\,
      I3 => sig_next_eof_reg,
      I4 => m_axi_rlast,
      O => \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_5_n_0\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDCCFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(2),
      I3 => sig_first_dbeat_reg_n_0,
      I4 => sig_next_strt_strb_reg(2),
      O => \^sig_rdc2sf_wstrb\(2)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF01FF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      I1 => \^m_axi_rvalid_0\,
      I2 => \^sig_rdc2sf_wstrb\(2),
      I3 => sig_stream_rst_reg_n,
      I4 => sig_flush_db1,
      O => sig_stream_rst_reg_n_reg_2(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A80AAAA8A8A"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => sig_next_strt_strb_reg(2),
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_next_last_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      I5 => sig_last_dbeat_reg_n_0,
      O => E(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => \^sig_rdc2sf_wstrb\(3),
      I1 => \^sig_rdc2sf_wstrb\(2),
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\,
      I3 => sig_next_eof_reg,
      I4 => m_axi_rlast,
      O => sig_tlast_enables(2)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFFFDFFFF"
    )
        port map (
      I0 => m_axi_rvalid,
      I1 => \^sig_data2rsc_valid\,
      I2 => sig_next_calc_error_reg,
      I3 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      I4 => sig_dqual_reg_full,
      I5 => \^sig_data2addr_stop_req\,
      O => \^m_axi_rvalid_0\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088888880"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_dqual_reg_full,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_next_calc_error_reg,
      O => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCCFDFD"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_next_last_strb_reg(3),
      I3 => sig_next_strt_strb_reg(3),
      I4 => sig_first_dbeat_reg_n_0,
      O => \^sig_rdc2sf_wstrb\(3)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF01FF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      I1 => \^m_axi_rvalid_0\,
      I2 => \^sig_rdc2sf_wstrb\(3),
      I3 => sig_stream_rst_reg_n,
      I4 => sig_flush_db1,
      O => sig_stream_rst_reg_n_reg(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA280AAAAA2A2"
    )
        port map (
      I0 => sig_input_accept21_out,
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_next_strt_strb_reg(3),
      I3 => sig_next_last_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      I5 => sig_last_dbeat_reg_n_0,
      O => sig_first_dbeat_reg_0(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD8FFDD"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_next_strt_strb_reg(3),
      I2 => sig_next_last_strb_reg(3),
      I3 => \^sig_data2addr_stop_req\,
      I4 => sig_last_dbeat_reg_n_0,
      I5 => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\,
      O => sig_tlast_enables(3)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => sig_next_eof_reg,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0\,
      O => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_5_n_0\,
      I1 => \^q\(0),
      I2 => \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\,
      O => D(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A656A656A656A6A6"
    )
        port map (
      I0 => sig_rdc2dre_src_align(1),
      I1 => sig_rdc2dre_dest_align(1),
      I2 => \^sig_rdc2dre_use_autodest\,
      I3 => \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_0\(0),
      I4 => \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_1\(0),
      I5 => \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_2\(0),
      O => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_5_n_0\
    );
m_axi_rready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAA8"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_next_calc_error_reg,
      I5 => \^sig_data2rsc_valid\,
      O => \^sig_dqual_reg_full_reg_0\
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE7F00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_2_n_0\
    );
\sig_addr_posted_cntr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC2BCCC"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[1]_i_1__1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8EAAA"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg_reg_n_0,
      O => \sig_addr_posted_cntr[2]_i_1__1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[0]_i_1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_2_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_mmap_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1__1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_mmap_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_mmap_rst
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000000FFFFFFFF"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\,
      I3 => sig_rsc2data_ready,
      I4 => \^sig_data2rsc_valid\,
      I5 => sig_mmap_rst_reg_n,
      O => sig_coelsc_tag_reg0
    );
sig_coelsc_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\,
      O => sig_push_coelsc_reg
    );
sig_coelsc_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg,
      I1 => m_axi_rlast,
      I2 => sig_next_calc_error_reg,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rresp(1),
      I2 => m_axi_rvalid,
      I3 => \^sig_data2rsc_decerr\,
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_tag_reg0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rresp(1),
      I2 => m_axi_rvalid,
      I3 => sig_data2rsc_slverr,
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_tag_reg0
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_dbeat_cntr(1),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[7]_i_5_n_0\
    );
\sig_dbeat_cntr[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[7]_i_6__0_n_0\
    );
\sig_dbeat_cntr[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(0),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_7_n_0\
    );
\sig_dbeat_cntr[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => sig_stat2rsc_status_ready,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_dbeat_cntr[7]_i_8_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_34\,
      Q => sig_dbeat_cntr(0),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_33\,
      Q => sig_dbeat_cntr(1),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_32\,
      Q => sig_dbeat_cntr(2),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_31\,
      Q => sig_dbeat_cntr(3),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_30\,
      Q => sig_dbeat_cntr(4),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_29\,
      Q => sig_dbeat_cntr(5),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_28\,
      Q => sig_dbeat_cntr(6),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_27\,
      Q => sig_dbeat_cntr(7),
      R => sig_mmap_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => '1',
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_first_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD00D0"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_6__0_n_0\,
      I1 => \sig_dbeat_cntr[7]_i_5_n_0\,
      I2 => sig_last_mmap_dbeat_reg_reg_0,
      I3 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      I4 => \^sig_data2addr_stop_req\,
      I5 => \^sig_coelsc_cmd_cmplt_reg_reg_0\,
      O => sig_first_dbeat_i_2_n_0
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_flush_db1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FFFFFF04FF0000"
    )
        port map (
      I0 => sig_next_eof_reg,
      I1 => m_axi_rlast,
      I2 => sig_next_sequential_reg,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4_n_0\,
      I4 => sig_input_accept21_out,
      I5 => sig_flush_db1,
      O => sig_next_eof_reg_reg_0
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_next_calc_error_reg,
      O => \sig_addr_posted_cntr_reg[2]_0\
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => sig_mmap_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => sig_mmap_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => sig_halt_reg_dly3,
      R => sig_mmap_rst
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_rst2all_stop_request,
      I1 => \^sig_data2addr_stop_req\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_data2addr_stop_req\,
      R => sig_mmap_rst
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080008000"
    )
        port map (
      I0 => sig_last_dbeat_i_4_n_0,
      I1 => \^sig_dqual_reg_full_reg_0\,
      I2 => m_axi_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      I5 => sig_last_mmap_dbeat_reg_reg_0,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => \sig_dbeat_cntr[7]_i_5_n_0\,
      O => sig_last_dbeat_i_4_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_35\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000808080008000"
    )
        port map (
      I0 => m_axi_rlast,
      I1 => \^sig_dqual_reg_full_reg_0\,
      I2 => m_axi_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      I5 => sig_last_mmap_dbeat_reg_reg_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg_reg_n_0,
      R => sig_mmap_rst
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_dre_dest_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(29),
      Q => \sig_next_dre_dest_align_reg_reg[0]_0\(0),
      R => sig_clr_dqual_reg
    );
\sig_next_dre_dest_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_rdc2dre_dest_align(1),
      R => sig_clr_dqual_reg
    );
\sig_next_dre_src_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(27),
      Q => \^q\(0),
      R => sig_clr_dqual_reg
    );
\sig_next_dre_src_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_rdc2dre_src_align(1),
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_eof_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_last_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_last_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_last_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_last_strb_reg(3),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(14),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg16_out,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_wr_status_cntl is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg : out STD_LOGIC;
    sig_mmap_rst_reg_n_reg_0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[1]_0\ : out STD_LOGIC;
    sig_halt_reg_reg_1 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_mmap_rst_reg_n : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_s_h_halt_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end system_axi_cdma_0_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_wr_status_cntl is
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_coelsc_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_6 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_halt_reg_dly2\ : STD_LOGIC;
  signal \USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal sig_coelsc_tag_reg0 : STD_LOGIC;
  signal sig_halt_cmplt_i_4_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_halt_reg_reg_0\ : STD_LOGIC;
  signal \^sig_halt_reg_reg_1\ : STD_LOGIC;
  signal sig_init_done_1 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_wdc_statcnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_2 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of sig_halt_reg_i_1 : label is "soft_lutpair186";
begin
  \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0) <= \^gen_omit_indet_btt.sig_coelsc_slverr_reg_reg_0\(2 downto 0);
  sig_halt_reg_reg_0 <= \^sig_halt_reg_reg_0\;
  sig_halt_reg_reg_1 <= \^sig_halt_reg_reg_1\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
FIFO_Full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_halt_reg_reg_0\,
      I1 => FIFO_Full_reg_0,
      O => \^sig_halt_reg_reg_1\
    );
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\system_axi_cdma_0_0_axi_datamover_fifo__parameterized4\
     port map (
      D(2) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\,
      D(1) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      D(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\,
      E(0) => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg_0\(0) => \^gen_omit_indet_btt.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(3 downto 0) => sig_wdc_statcnt_reg(3 downto 0),
      SR(0) => SR(0),
      \USE_SRL_FIFO.sig_wr_fifo\ => \USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(1) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(2),
      \out\(0) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done_1,
      sig_init_done_reg_0 => I_WRESP_STATUS_FIFO_n_3,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^gen_omit_indet_btt.sig_coelsc_slverr_reg_reg_0\(1),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => sig_mmap_rst_reg_n,
      O => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_2\,
      Q => \^gen_omit_indet_btt.sig_coelsc_slverr_reg_reg_0\(0),
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12\,
      Q => sig_coelsc_reg_empty,
      S => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => sig_coelsc_tag_reg0
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => \^gen_omit_indet_btt.sig_coelsc_slverr_reg_reg_0\(2),
      R => sig_coelsc_tag_reg0
    );
I_WRESP_STATUS_FIFO: entity work.\system_axi_cdma_0_0_axi_datamover_fifo__parameterized3\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_4,
      D(1) => I_WRESP_STATUS_FIFO_n_5,
      D(0) => I_WRESP_STATUS_FIFO_n_6,
      E(0) => I_WRESP_STATUS_FIFO_n_7,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out\(2),
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1 downto 0) => \^gen_omit_indet_btt.sig_coelsc_slverr_reg_reg_0\(2 downto 1),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \USE_SRL_FIFO.sig_rd_empty\,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bready_0 => \^sig_halt_reg_reg_0\,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => \out\,
      sig_coelsc_decerr_reg0 => sig_coelsc_decerr_reg0,
      sig_coelsc_slverr_reg0 => sig_coelsc_slverr_reg0,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => sig_mmap_rst_reg_n_reg,
      sig_mmap_rst_reg_n_reg_0 => sig_mmap_rst_reg_n_reg_0,
      sig_mmap_rst_reg_n_reg_1 => I_WRESP_STATUS_FIFO_n_3,
      sig_push_coelsc_reg => sig_push_coelsc_reg
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_6,
      Q => sig_addr_posted_cntr_reg(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => sig_addr_posted_cntr_reg(2),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => I_WRESP_STATUS_FIFO_n_7,
      D => I_WRESP_STATUS_FIFO_n_4,
      Q => sig_addr_posted_cntr_reg(3),
      R => SR(0)
    );
\sig_halt_cmplt_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFBFFFEFFFF"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(1),
      I1 => sig_addr_posted_cntr_reg(0),
      I2 => sig_halt_cmplt_i_4_n_0,
      I3 => \^sig_halt_reg_reg_1\,
      I4 => sig_addr_reg_empty,
      I5 => sig_addr2wsc_calc_error,
      O => \sig_addr_posted_cntr_reg[1]_0\
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(2),
      I1 => sig_addr_posted_cntr_reg(3),
      O => sig_halt_cmplt_i_4_n_0
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^sig_halt_reg_reg_0\,
      Q => sig_halt_reg_dly1,
      R => SR(0)
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \I_WR_DATA_CNTL/sig_halt_reg_dly2\,
      R => SR(0)
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \I_WR_DATA_CNTL/sig_halt_reg_dly2\,
      Q => sig_halt_reg_dly3,
      R => SR(0)
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_s_h_halt_reg,
      I1 => \^sig_halt_reg_reg_0\,
      O => sig_halt_reg_i_1_n_0
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_halt_reg_i_1_n_0,
      Q => \^sig_halt_reg_reg_0\,
      R => SR(0)
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt_reg(0),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7\,
      Q => sig_wdc_statcnt_reg(1),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      Q => sig_wdc_statcnt_reg(2),
      R => SR(0)
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5\,
      Q => sig_wdc_statcnt_reg(3),
      R => SR(0)
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(2),
      I1 => sig_wdc_statcnt_reg(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_wrdata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_done : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_1 : out STD_LOGIC;
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ : out STD_LOGIC;
    \USE_SRL_FIFO.sig_wr_fifo\ : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    sig_last_dbeat_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_dbeat_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_mmap_rst_reg_n : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_data2wsc_last_err_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_mm2s_axis_tvalid : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    sig_mm2s_axis_tlast : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end system_axi_cdma_0_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4_n_0\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_clr_dqual_reg : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 14 );
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_7__0_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal \sig_last_dbeat_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_last_dbeat_i_4__0_n_0\ : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg_1\ : STD_LOGIC;
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \sig_ld_new_cmd_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal sig_push_to_wsc0 : STD_LOGIC;
  signal sig_push_to_wsc_i_2_n_0 : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][6]_srl6_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0_i_3 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of sig_data2wsc_cmd_cmplt_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of sig_data2wsc_last_err_i_1 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_5__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_7__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_4__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[3]_i_1\ : label is "soft_lutpair180";
begin
  \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ <= \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\;
  sig_last_mmap_dbeat_reg_reg_1 <= \^sig_last_mmap_dbeat_reg_reg_1\;
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\system_axi_cdma_0_0_axi_datamover_fifo__parameterized5\
     port map (
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      E(0) => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \sig_dbeat_cntr_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[2]\(0) => Q(0),
      Q(3 downto 0) => sig_dbeat_cntr(3 downto 0),
      SR(0) => SR(0),
      m_axi_aclk => m_axi_aclk,
      \out\(11 downto 8) => sig_cmd_fifo_data_out(26 downto 23),
      \out\(7 downto 0) => sig_cmd_fifo_data_out(21 downto 14),
      \sig_dbeat_cntr[7]_i_6\ => \out\,
      \sig_dbeat_cntr_reg[0]\(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_last_reg_out_i_2_n_0,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_data2wsc_last_err_reg_0,
      sig_first_dbeat_reg_2 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      sig_first_dbeat_reg_3 => \^sig_next_calc_error_reg_reg_0\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg_n_0,
      sig_last_dbeat_reg_0 => \sig_last_dbeat_i_2__0_n_0\,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_mm2s_axis_tvalid => sig_mm2s_axis_tvalid,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_mmap_rst_reg_n_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg(15 downto 0) => sig_next_calc_error_reg_reg_1(15 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_s_ready_out_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wdc_status_going_full_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I1 => sig_inhibit_rdy_n_0,
      I2 => \^sig_push_to_wsc\,
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => SR(0)
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0\,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I2 => sig_data2wsc_last_err_reg_0,
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0F00"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0\,
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4_n_0\,
      I2 => sig_last_reg_out_i_2_n_0,
      I3 => sig_next_eof_reg,
      I4 => sig_mm2s_axis_tlast,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => sig_next_last_strb_reg(2),
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_2\(0),
      I2 => sig_next_last_strb_reg(0),
      I3 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_3\(0),
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => sig_next_last_strb_reg(1),
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\(0),
      I2 => sig_next_last_strb_reg(3),
      I3 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_1\(0),
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_4_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\,
      Q => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      R => SR(0)
    );
\INFERRED_GEN.data_reg[5][6]_srl6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^sig_push_to_wsc\,
      I1 => sig_inhibit_rdy_n_0,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I3 => \^sig_tlast_err_stop\,
      O => \USE_SRL_FIFO.sig_wr_fifo\
    );
m_axi_rready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222222220222"
    )
        port map (
      I0 => sig_mm2s_axis_tvalid,
      I1 => sig_data2wsc_last_err_reg_0,
      I2 => \^sig_next_calc_error_reg_reg_0\,
      I3 => sig_first_dbeat_reg_0,
      I4 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I5 => \^sig_last_mmap_dbeat_reg_reg_1\,
      O => sig_dre_tvalid_i_reg_0
    );
m_axi_rready_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      O => \^sig_next_calc_error_reg_reg_0\
    );
m_axi_rready_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_dqual_reg_full,
      O => \^sig_last_mmap_dbeat_reg_reg_1\
    );
\sig_addr_posted_cntr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4B44B4B"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[1]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FE7F00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A9EAA9"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \out\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => SR(0)
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => SR(0)
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_next_calc_error_reg,
      Q => \in\(2),
      R => sig_push_to_wsc0
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => sig_data2wsc_last_err_reg_0,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0\,
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I4 => sig_next_cmd_cmplt_reg,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(0),
      R => sig_push_to_wsc0
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I1 => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0\,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I3 => sig_data2wsc_last_err_reg_0,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => sig_data2wsc_last_err0,
      Q => \in\(1),
      R => sig_push_to_wsc0
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(0),
      I5 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[4]_i_1__0_n_0\
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      I1 => sig_dbeat_cntr(5),
      I2 => \sig_dbeat_cntr[7]_i_7__0_n_0\,
      I3 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[5]_i_1__0_n_0\
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA80002"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(4),
      I3 => \sig_dbeat_cntr[7]_i_7__0_n_0\,
      I4 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[6]_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAB0303ABAA0000"
    )
        port map (
      I0 => sig_last_reg_out_i_2_n_0,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      I2 => \sig_dbeat_cntr_reg[0]_0\,
      I3 => \sig_dbeat_cntr[7]_i_5__0_n_0\,
      I4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I5 => sig_dqual_reg_empty,
      O => \sig_dbeat_cntr[7]_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      I1 => sig_dbeat_cntr(6),
      I2 => \sig_dbeat_cntr[7]_i_7__0_n_0\,
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(5),
      I5 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_2__0_n_0\
    );
\sig_dbeat_cntr[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_next_sequential_reg,
      I1 => sig_last_dbeat_reg_n_0,
      O => \sig_dbeat_cntr[7]_i_5__0_n_0\
    );
\sig_dbeat_cntr[7]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[7]_i_7__0_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(0),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(1),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(2),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_dbeat_cntr(3),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[4]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(4),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[5]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(5),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[6]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(6),
      R => SR(0)
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[7]_i_2__0_n_0\,
      Q => sig_dbeat_cntr(7),
      R => SR(0)
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_clr_dqual_reg
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => '1',
      Q => sig_dqual_reg_full,
      R => sig_clr_dqual_reg
    );
sig_dre_tvalid_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777775777"
    )
        port map (
      I0 => sig_mm2s_axis_tvalid,
      I1 => sig_data2wsc_last_err_reg_0,
      I2 => \^sig_next_calc_error_reg_reg_0\,
      I3 => sig_first_dbeat_reg_0,
      I4 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I5 => \^sig_last_mmap_dbeat_reg_reg_1\,
      O => sig_dre_tvalid_i_reg
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      Q => sig_first_dbeat,
      R => '0'
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sig_dbeat_cntr(7),
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(6),
      I3 => sig_dbeat_cntr(4),
      I4 => \sig_last_dbeat_i_4__0_n_0\,
      I5 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      O => \sig_last_dbeat_i_2__0_n_0\
    );
\sig_last_dbeat_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      O => \sig_last_dbeat_i_4__0_n_0\
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      I1 => sig_last_reg_out_i_2_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => SR(0)
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => sig_last_reg_out_i_2_n_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_last_reg_out_reg,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_7__0_n_0\,
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(6),
      I3 => sig_dbeat_cntr(5),
      I4 => sig_dbeat_cntr(7),
      O => sig_last_reg_out_i_2_n_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(6),
      I4 => sig_dbeat_cntr(4),
      I5 => \sig_dbeat_cntr[7]_i_7__0_n_0\,
      O => sig_data2skid_wlast
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => sig_mmap_rst_reg_n,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      O => \sig_ld_new_cmd_reg_i_1__0_n_0\
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \sig_ld_new_cmd_reg_i_1__0_n_0\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => sig_last_mmap_dbeat,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      I2 => sig_mmap_rst_reg_n,
      O => sig_clr_dqual_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      O => sig_push_dqual_reg
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_calc_error_reg,
      R => sig_clr_dqual_reg
    );
sig_next_cmd_cmplt_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044444440"
    )
        port map (
      I0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I1 => sig_first_dbeat_reg_0,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_next_calc_error_reg,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_cmd_cmplt_reg,
      R => sig_clr_dqual_reg
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_eof_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(18),
      Q => sig_next_last_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_last_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_last_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_last_strb_reg(3),
      R => sig_clr_dqual_reg
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(14),
      Q => sig_next_strt_strb_reg(0),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(15),
      Q => sig_next_strt_strb_reg(1),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(16),
      Q => sig_next_strt_strb_reg(2),
      R => sig_clr_dqual_reg
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(17),
      Q => sig_next_strt_strb_reg(3),
      R => sig_clr_dqual_reg
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sig_mmap_rst_reg_n,
      I1 => sig_push_err2wsc,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_next_calc_error_reg,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      I2 => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => \^sig_push_to_wsc\,
      I5 => sig_mmap_rst_reg_n,
      O => sig_push_to_wsc0
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_push_err2wsc,
      O => sig_push_to_wsc_i_2_n_0
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => sig_push_to_wsc_i_2_n_0,
      D => '1',
      Q => \^sig_push_to_wsc\,
      R => sig_push_to_wsc0
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFAFAFEFEFAFFF"
    )
        port map (
      I0 => \^sig_last_mmap_dbeat_reg_reg_1\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => \^sig_next_calc_error_reg_reg_0\,
      I3 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg_0\,
      I4 => sig_data2wsc_last_err_reg_0,
      I5 => sig_mm2s_axis_tvalid,
      O => sig_last_mmap_dbeat_reg_reg_0
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0DFFFFFD0D0000"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => sig_last_reg_out_reg,
      I5 => \sig_strb_reg_out_reg[3]\(0),
      O => sig_last_dbeat_reg_0(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0DFFFFFD0D0000"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => sig_last_reg_out_reg,
      I5 => \sig_strb_reg_out_reg[3]\(1),
      O => sig_last_dbeat_reg_0(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0DFFFFFD0D0000"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => sig_last_reg_out_reg,
      I5 => \sig_strb_reg_out_reg[3]\(2),
      O => sig_last_dbeat_reg_0(2)
    );
\sig_strb_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0DFFFFFD0D0000"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => sig_last_reg_out_reg,
      I5 => \sig_strb_reg_out_reg[3]\(3),
      O => sig_last_dbeat_reg_0(3)
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      O => sig_last_dbeat_reg_1(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      O => sig_last_dbeat_reg_1(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      O => sig_last_dbeat_reg_1(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      O => sig_last_dbeat_reg_1(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_mm2s_full_wrap is
  port (
    sig_calc_error_reg0 : out STD_LOGIC;
    sig_sm_halt_reg : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    sig_mm2s_axis_tvalid : out STD_LOGIC;
    sig_mm2s_axis_tlast : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_btt_cntr_im0_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_im0_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_im0_reg[25]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_btt_cntr_im0_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_sm_pop_mm2s_sts_ns : out STD_LOGIC;
    sig_sm_clr_idle_ns : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_addr_cntr_incr_ireg2_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_mm2s_sts_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_sm_clr_idle_reg : in STD_LOGIC;
    sig_s2mm2cntl_cmd_tready : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\ : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]_0\ : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 92 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_mm2s_full_wrap : entity is "axi_datamover_mm2s_full_wrap";
end system_axi_cdma_0_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_4\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_8\ : STD_LOGIC;
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.s_case_i_32\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^gen_output_reg[1].sig_output_data_reg_reg[1][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gen_output_reg[2].sig_output_data_reg_reg[2][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gen_output_reg[3].sig_output_data_reg_reg[3][8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal \I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_56 : STD_LOGIC;
  signal I_CMD_STATUS_n_57 : STD_LOGIC;
  signal I_CMD_STATUS_n_58 : STD_LOGIC;
  signal I_CMD_STATUS_n_59 : STD_LOGIC;
  signal I_CMD_STATUS_n_60 : STD_LOGIC;
  signal I_CMD_STATUS_n_61 : STD_LOGIC;
  signal I_CMD_STATUS_n_62 : STD_LOGIC;
  signal I_CMD_STATUS_n_63 : STD_LOGIC;
  signal I_CMD_STATUS_n_64 : STD_LOGIC;
  signal I_CMD_STATUS_n_65 : STD_LOGIC;
  signal I_CMD_STATUS_n_66 : STD_LOGIC;
  signal I_CMD_STATUS_n_67 : STD_LOGIC;
  signal I_CMD_STATUS_n_68 : STD_LOGIC;
  signal I_CMD_STATUS_n_69 : STD_LOGIC;
  signal I_CMD_STATUS_n_70 : STD_LOGIC;
  signal I_CMD_STATUS_n_71 : STD_LOGIC;
  signal I_CMD_STATUS_n_8 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_PCC_n_103 : STD_LOGIC;
  signal I_MSTR_PCC_n_117 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_10 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_15 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_16 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_17 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_29 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_30 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_34 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_8 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_9 : STD_LOGIC;
  signal I_RESET_n_5 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^use_single_reg.sig_regfifo_empty_reg_reg\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 25 downto 7 );
  signal sig_cmd_dsa_slice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_stat_rst_int : STD_LOGIC;
  signal sig_cmd_stat_rst_int_reg_n : STD_LOGIC;
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_flush_db1 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_input_accept21_out : STD_LOGIC;
  signal sig_input_dsa_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mmap_rst : STD_LOGIC;
  signal sig_mmap_rst_reg_n : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_dre_src_align : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mstr2data_drr : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rdc2dre_dest_align : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rdc2dre_new_align : STD_LOGIC;
  signal sig_rdc2dre_src_align : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_rdc2dre_use_autodest : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_stream_rst_reg_n : STD_LOGIC;
  signal sig_tlast_enables : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\(8 downto 0) <= \^gen_output_reg[1].sig_output_data_reg_reg[1][8]\(8 downto 0);
  \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(8 downto 0) <= \^gen_output_reg[2].sig_output_data_reg_reg[2][8]\(8 downto 0);
  \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(8 downto 0) <= \^gen_output_reg[3].sig_output_data_reg_reg[3][8]\(8 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ <= \^use_single_reg.sig_regfifo_empty_reg_reg\;
  \in\(0) <= \^in\(0);
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64\: entity work.system_axi_cdma_0_0_axi_datamover_mm2s_dre
     port map (
      D(0) => \GEN_MUXFARM_32.s_case_i_32\(1),
      E(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0\,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg\ => I_RD_DATA_CNTL_n_8,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => I_RD_DATA_CNTL_n_15,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(9) => sig_tlast_enables(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(8) => sig_rdc2sf_wstrb(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(7 downto 0) => m_axi_rdata(7 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => I_RD_DATA_CNTL_n_16,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(9) => sig_tlast_enables(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(8) => sig_rdc2sf_wstrb(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(7 downto 0) => m_axi_rdata(15 downto 8),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0) => I_RD_DATA_CNTL_n_17,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(9) => sig_tlast_enables(2),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(8) => sig_rdc2sf_wstrb(2),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1\(7 downto 0) => m_axi_rdata(23 downto 16),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => I_RD_DATA_CNTL_n_9,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(9) => sig_tlast_enables(3),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(8) => sig_rdc2sf_wstrb(3),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(7 downto 0) => m_axi_rdata(31 downto 24),
      \GEN_MUXFARM_32.sig_shift_case_reg_reg[0]_0\(0) => sig_rdc2dre_dest_align(0),
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]_0\ => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\,
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0\(8 downto 0) => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8 downto 0),
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(8 downto 0) => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]\(8 downto 0),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\(8 downto 0) => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]\(8 downto 0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0\(8 downto 0) => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]\(8 downto 0),
      Q(0) => sig_rdc2dre_src_align(0),
      SR(0) => sig_stream_rst,
      m_axi_aclk => m_axi_aclk,
      m_axi_rready => m_axi_rready,
      m_axi_rready_0 => I_RD_DATA_CNTL_n_29,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      \sig_dbeat_cntr_reg[0]\ => \sig_dbeat_cntr_reg[0]\,
      \sig_dbeat_cntr_reg[0]_0\ => \sig_dbeat_cntr_reg[0]_0\,
      sig_flush_db1 => sig_flush_db1,
      sig_flush_db1_reg_0 => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7\,
      sig_flush_db1_reg_1 => I_RD_DATA_CNTL_n_34,
      sig_flush_db2_reg_0 => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_4\,
      sig_flush_db2_reg_1 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_reg => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6\,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_mm2s_axis_tlast => sig_mm2s_axis_tlast,
      sig_mm2s_axis_tvalid => sig_mm2s_axis_tvalid,
      \sig_next_dre_dest_align_reg_reg[0]\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_8\,
      sig_rdc2dre_new_align => sig_rdc2dre_new_align,
      sig_rdc2dre_use_autodest => sig_rdc2dre_use_autodest,
      sig_stream_rst_reg_n => sig_stream_rst_reg_n,
      sig_tlast_out_reg_0 => I_RD_DATA_CNTL_n_10
    );
I_ADDR_CNTL: entity work.system_axi_cdma_0_0_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      \in\(69) => \^in\(0),
      \in\(68) => sig_mstr2addr_burst(0),
      \in\(67 downto 64) => sig_mstr2data_len(3 downto 0),
      \in\(63 downto 2) => sig_mstr2addr_addr(63 downto 2),
      \in\(1 downto 0) => sig_mstr2data_dre_src_align(1 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_ADDR_CNTL_n_9,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
I_CMD_STATUS: entity work.system_axi_cdma_0_0_axi_datamover_cmd_status_2
     port map (
      D(92 downto 0) => D(92 downto 0),
      E(0) => \I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      Q(93) => I_CMD_STATUS_n_8,
      Q(92) => I_CMD_STATUS_n_9,
      Q(91) => I_CMD_STATUS_n_10,
      Q(90) => I_CMD_STATUS_n_11,
      Q(89) => I_CMD_STATUS_n_12,
      Q(88) => I_CMD_STATUS_n_13,
      Q(87) => I_CMD_STATUS_n_14,
      Q(86) => I_CMD_STATUS_n_15,
      Q(85) => I_CMD_STATUS_n_16,
      Q(84) => I_CMD_STATUS_n_17,
      Q(83) => I_CMD_STATUS_n_18,
      Q(82) => I_CMD_STATUS_n_19,
      Q(81) => I_CMD_STATUS_n_20,
      Q(80) => I_CMD_STATUS_n_21,
      Q(79) => I_CMD_STATUS_n_22,
      Q(78) => I_CMD_STATUS_n_23,
      Q(77) => I_CMD_STATUS_n_24,
      Q(76) => I_CMD_STATUS_n_25,
      Q(75) => I_CMD_STATUS_n_26,
      Q(74) => I_CMD_STATUS_n_27,
      Q(73) => I_CMD_STATUS_n_28,
      Q(72) => I_CMD_STATUS_n_29,
      Q(71) => I_CMD_STATUS_n_30,
      Q(70) => I_CMD_STATUS_n_31,
      Q(69) => I_CMD_STATUS_n_32,
      Q(68) => I_CMD_STATUS_n_33,
      Q(67) => I_CMD_STATUS_n_34,
      Q(66) => I_CMD_STATUS_n_35,
      Q(65) => I_CMD_STATUS_n_36,
      Q(64) => I_CMD_STATUS_n_37,
      Q(63) => I_CMD_STATUS_n_38,
      Q(62) => I_CMD_STATUS_n_39,
      Q(61 downto 46) => data(15 downto 0),
      Q(45) => I_CMD_STATUS_n_56,
      Q(44) => I_CMD_STATUS_n_57,
      Q(43) => I_CMD_STATUS_n_58,
      Q(42) => I_CMD_STATUS_n_59,
      Q(41) => I_CMD_STATUS_n_60,
      Q(40) => I_CMD_STATUS_n_61,
      Q(39) => I_CMD_STATUS_n_62,
      Q(38) => I_CMD_STATUS_n_63,
      Q(37) => I_CMD_STATUS_n_64,
      Q(36) => I_CMD_STATUS_n_65,
      Q(35) => I_CMD_STATUS_n_66,
      Q(34) => I_CMD_STATUS_n_67,
      Q(33) => I_CMD_STATUS_n_68,
      Q(32) => I_CMD_STATUS_n_69,
      Q(31) => I_CMD_STATUS_n_70,
      Q(30) => I_CMD_STATUS_n_71,
      Q(29) => sig_cmd_eof_slice,
      Q(28 downto 27) => sig_cmd_dsa_slice(1 downto 0),
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 7) => sig_cmd2mstr_command(25 downto 7),
      Q(6 downto 0) => \^q\(6 downto 0),
      SR(0) => sig_cmd_stat_rst_int,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \^use_single_reg.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => I_MSTR_PCC_n_117,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \^sig_cmd2mstr_cmd_valid\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1\ => I_MSTR_PCC_n_103,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2\(0) => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0),
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_s2mm2cntl_cmd_tready => sig_s2mm2cntl_cmd_tready,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => sig_sm_clr_idle_reg,
      sig_sm_pop_mm2s_sts_ns => sig_sm_pop_mm2s_sts_ns,
      sig_sm_pop_mm2s_sts_reg(1 downto 0) => sig_sm_pop_mm2s_sts_reg(1 downto 0),
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.system_axi_cdma_0_0_axi_datamover_pcc
     port map (
      E(0) => sig_calc_error_reg0,
      Q(93) => I_CMD_STATUS_n_8,
      Q(92) => I_CMD_STATUS_n_9,
      Q(91) => I_CMD_STATUS_n_10,
      Q(90) => I_CMD_STATUS_n_11,
      Q(89) => I_CMD_STATUS_n_12,
      Q(88) => I_CMD_STATUS_n_13,
      Q(87) => I_CMD_STATUS_n_14,
      Q(86) => I_CMD_STATUS_n_15,
      Q(85) => I_CMD_STATUS_n_16,
      Q(84) => I_CMD_STATUS_n_17,
      Q(83) => I_CMD_STATUS_n_18,
      Q(82) => I_CMD_STATUS_n_19,
      Q(81) => I_CMD_STATUS_n_20,
      Q(80) => I_CMD_STATUS_n_21,
      Q(79) => I_CMD_STATUS_n_22,
      Q(78) => I_CMD_STATUS_n_23,
      Q(77) => I_CMD_STATUS_n_24,
      Q(76) => I_CMD_STATUS_n_25,
      Q(75) => I_CMD_STATUS_n_26,
      Q(74) => I_CMD_STATUS_n_27,
      Q(73) => I_CMD_STATUS_n_28,
      Q(72) => I_CMD_STATUS_n_29,
      Q(71) => I_CMD_STATUS_n_30,
      Q(70) => I_CMD_STATUS_n_31,
      Q(69) => I_CMD_STATUS_n_32,
      Q(68) => I_CMD_STATUS_n_33,
      Q(67) => I_CMD_STATUS_n_34,
      Q(66) => I_CMD_STATUS_n_35,
      Q(65) => I_CMD_STATUS_n_36,
      Q(64) => I_CMD_STATUS_n_37,
      Q(63) => I_CMD_STATUS_n_38,
      Q(62) => I_CMD_STATUS_n_39,
      Q(61 downto 46) => data(15 downto 0),
      Q(45) => I_CMD_STATUS_n_56,
      Q(44) => I_CMD_STATUS_n_57,
      Q(43) => I_CMD_STATUS_n_58,
      Q(42) => I_CMD_STATUS_n_59,
      Q(41) => I_CMD_STATUS_n_60,
      Q(40) => I_CMD_STATUS_n_61,
      Q(39) => I_CMD_STATUS_n_62,
      Q(38) => I_CMD_STATUS_n_63,
      Q(37) => I_CMD_STATUS_n_64,
      Q(36) => I_CMD_STATUS_n_65,
      Q(35) => I_CMD_STATUS_n_66,
      Q(34) => I_CMD_STATUS_n_67,
      Q(33) => I_CMD_STATUS_n_68,
      Q(32) => I_CMD_STATUS_n_69,
      Q(31) => I_CMD_STATUS_n_70,
      Q(30) => I_CMD_STATUS_n_71,
      Q(29) => sig_cmd_eof_slice,
      Q(28 downto 27) => sig_cmd_dsa_slice(1 downto 0),
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 7) => sig_cmd2mstr_command(25 downto 7),
      Q(6 downto 0) => \^q\(6 downto 0),
      S(0) => S(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \^use_single_reg.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0) => \I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \in\(69) => \^in\(0),
      \in\(68) => sig_mstr2addr_burst(0),
      \in\(67 downto 64) => sig_mstr2data_len(3 downto 0),
      \in\(63 downto 2) => sig_mstr2addr_addr(63 downto 2),
      \in\(1 downto 0) => sig_mstr2data_dre_src_align(1 downto 0),
      m_axi_aclk => m_axi_aclk,
      \out\(25 downto 0) => \out\(25 downto 0),
      \sig_addr_cntr_incr_ireg2_reg[6]_0\(6 downto 0) => \sig_addr_cntr_incr_ireg2_reg[6]\(6 downto 0),
      \sig_btt_cntr_im0_reg[15]_0\(7 downto 0) => \sig_btt_cntr_im0_reg[15]\(7 downto 0),
      \sig_btt_cntr_im0_reg[23]_0\(7 downto 0) => \sig_btt_cntr_im0_reg[23]\(7 downto 0),
      \sig_btt_cntr_im0_reg[25]_0\(1 downto 0) => \sig_btt_cntr_im0_reg[25]\(1 downto 0),
      \sig_btt_cntr_im0_reg[6]_0\(6 downto 0) => \sig_btt_cntr_im0_reg[6]\(6 downto 0),
      sig_calc_error_reg_reg_0 => \^sig_cmd2mstr_cmd_valid\,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cmd_stat_rst_int_reg_n_reg => I_MSTR_PCC_n_103,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      \sig_input_dsa_reg_reg[1]_0\(12 downto 11) => sig_input_dsa_reg(1 downto 0),
      \sig_input_dsa_reg_reg[1]_0\(10) => sig_mstr2data_cmd_cmplt,
      \sig_input_dsa_reg_reg[1]_0\(9) => sig_mstr2data_eof,
      \sig_input_dsa_reg_reg[1]_0\(8) => sig_mstr2data_drr,
      \sig_input_dsa_reg_reg[1]_0\(7 downto 4) => sig_mstr2data_last_strb(3 downto 0),
      \sig_input_dsa_reg_reg[1]_0\(3 downto 0) => sig_mstr2data_strt_strb(3 downto 0),
      sig_input_reg_empty_reg_0 => sig_input_reg_empty,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_sm_halt_reg_reg_0 => sig_sm_halt_reg,
      sig_sm_ld_cmd_reg => I_MSTR_PCC_n_117,
      sig_xfer_reg_empty_reg_0 => I_ADDR_CNTL_n_9
    );
I_RD_DATA_CNTL: entity work.system_axi_cdma_0_0_axi_datamover_rddata_cntl
     port map (
      D(0) => \GEN_MUXFARM_32.s_case_i_32\(1),
      E(0) => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0\,
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      \GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg_0\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_4\,
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\,
      \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_8\,
      \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_0\(0) => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]\(8),
      \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_1\(0) => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]\(8),
      \GEN_MUXFARM_32.sig_shift_case_reg_reg[1]_2\(0) => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]\(8),
      Q(0) => sig_rdc2dre_src_align(0),
      \in\(20 downto 19) => sig_input_dsa_reg(1 downto 0),
      \in\(18 downto 17) => sig_mstr2data_dre_src_align(1 downto 0),
      \in\(16) => \^in\(0),
      \in\(15) => sig_mstr2data_cmd_cmplt,
      \in\(14) => sig_mstr2data_sequential,
      \in\(13) => sig_mstr2data_eof,
      \in\(12) => sig_mstr2data_drr,
      \in\(11 downto 8) => sig_mstr2data_last_strb(3 downto 0),
      \in\(7 downto 4) => sig_mstr2data_strt_strb(3 downto 0),
      \in\(3 downto 0) => sig_mstr2data_len(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_rlast => m_axi_rlast,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_rvalid_0 => I_RD_DATA_CNTL_n_10,
      \out\ => sig_addr2data_addr_posted,
      \sig_addr_posted_cntr_reg[2]_0\ => I_RD_DATA_CNTL_n_30,
      sig_coelsc_cmd_cmplt_reg_reg_0 => I_RD_DATA_CNTL_n_8,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      \sig_dbeat_cntr_reg[0]_0\ => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_6\,
      sig_dqual_reg_full_reg_0 => I_RD_DATA_CNTL_n_29,
      sig_first_dbeat_reg_0(0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0\,
      sig_flush_db1 => sig_flush_db1,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg_0(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0\,
      sig_halt_reg_reg_1(0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0\,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_RESET_n_5,
      sig_input_accept21_out => sig_input_accept21_out,
      sig_last_mmap_dbeat_reg_reg_0 => \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64_n_7\,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      \sig_next_dre_dest_align_reg_reg[0]_0\(0) => sig_rdc2dre_dest_align(0),
      sig_next_eof_reg_reg_0 => I_RD_DATA_CNTL_n_34,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rdc2dre_new_align => sig_rdc2dre_new_align,
      sig_rdc2dre_use_autodest => sig_rdc2dre_use_autodest,
      sig_rdc2sf_wstrb(3 downto 0) => sig_rdc2sf_wstrb(3 downto 0),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_stream_rst_reg_n => sig_stream_rst_reg_n,
      sig_stream_rst_reg_n_reg(0) => I_RD_DATA_CNTL_n_9,
      sig_stream_rst_reg_n_reg_0(0) => I_RD_DATA_CNTL_n_15,
      sig_stream_rst_reg_n_reg_1(0) => I_RD_DATA_CNTL_n_16,
      sig_stream_rst_reg_n_reg_2(0) => I_RD_DATA_CNTL_n_17,
      sig_tlast_enables(3 downto 0) => sig_tlast_enables(3 downto 0)
    );
I_RD_STATUS_CNTLR: entity work.system_axi_cdma_0_0_axi_datamover_rd_status_cntl
     port map (
      m_axi_aclk => m_axi_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.system_axi_cdma_0_0_axi_datamover_reset_3
     port map (
      SR(0) => sig_cmd_stat_rst_int,
      m_axi_aclk => m_axi_aclk,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_halt_cmplt_reg_0 => I_RD_DATA_CNTL_n_30,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_init_reg2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      sig_mmap_rst => sig_mmap_rst,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg_0 => I_RESET_n_5,
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg,
      sig_stream_rst_reg_n => sig_stream_rst_reg_n,
      sig_stream_rst_reg_n_reg_0(0) => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover_s2mm_full_wrap is
  port (
    m_axi_wvalid : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s2mm2cntl_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    sig_sm_pop_s2mm_sts_ns : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg : out STD_LOGIC;
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dm_mm2s_err : in STD_LOGIC;
    \FSM_onehot_sig_sm_state[1]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    sig_mm2s_axis_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    sig_mm2s_axis_tlast : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_awready : in STD_LOGIC;
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 90 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end system_axi_cdma_0_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_rd_empty\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_5\ : STD_LOGIC;
  signal \GEN_INCLUDE_PCC.I_MSTR_PCC_n_85\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \^gen_omit_indet_btt.sig_tlast_error_reg_reg\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_ADDR_CNTL_n_9 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_55 : STD_LOGIC;
  signal I_CMD_STATUS_n_56 : STD_LOGIC;
  signal I_CMD_STATUS_n_57 : STD_LOGIC;
  signal I_CMD_STATUS_n_58 : STD_LOGIC;
  signal I_CMD_STATUS_n_59 : STD_LOGIC;
  signal I_CMD_STATUS_n_6 : STD_LOGIC;
  signal I_CMD_STATUS_n_60 : STD_LOGIC;
  signal I_CMD_STATUS_n_61 : STD_LOGIC;
  signal I_CMD_STATUS_n_62 : STD_LOGIC;
  signal I_CMD_STATUS_n_63 : STD_LOGIC;
  signal I_CMD_STATUS_n_64 : STD_LOGIC;
  signal I_CMD_STATUS_n_65 : STD_LOGIC;
  signal I_CMD_STATUS_n_66 : STD_LOGIC;
  signal I_CMD_STATUS_n_67 : STD_LOGIC;
  signal I_CMD_STATUS_n_68 : STD_LOGIC;
  signal I_CMD_STATUS_n_69 : STD_LOGIC;
  signal I_CMD_STATUS_n_7 : STD_LOGIC;
  signal I_CMD_STATUS_n_70 : STD_LOGIC;
  signal I_CMD_STATUS_n_8 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_10 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_11 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_10 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_12 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_13 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_4 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_9 : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in3_in : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_stat_rst_int : STD_LOGIC;
  signal sig_cmd_stat_rst_int_reg_n : STD_LOGIC;
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_mmap_rst : STD_LOGIC;
  signal sig_mmap_rst_reg_n : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_last : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_to_wsc : STD_LOGIC;
  signal \^sig_s2mm2cntl_cmd_tready\ : STD_LOGIC;
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_stream_rst_reg_n : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
  \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ <= \^gen_omit_indet_btt.sig_tlast_error_reg_reg\;
  \in\(0) <= \^in\(0);
  sig_halt_reg <= \^sig_halt_reg\;
  sig_s2mm2cntl_cmd_tready <= \^sig_s2mm2cntl_cmd_tready\;
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
\GEN_INCLUDE_PCC.I_MSTR_PCC\: entity work.\system_axi_cdma_0_0_axi_datamover_pcc__parameterized0\
     port map (
      E(0) => E(0),
      \FSM_onehot_sig_sm_state[1]_i_2\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      \FSM_onehot_sig_sm_state[1]_i_2_0\(0) => \FSM_onehot_sig_sm_state[1]_i_2\(0),
      \FSM_onehot_sig_sm_state[1]_i_2_1\(0) => \FSM_onehot_sig_sm_state[1]_i_2_0\(0),
      \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(63 downto 2) => sig_mstr2addr_addr(63 downto 2),
      \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15]_0\(1 downto 0) => sig_mstr2data_saddr_lsb(1 downto 0),
      Q(91) => I_CMD_STATUS_n_7,
      Q(90) => I_CMD_STATUS_n_8,
      Q(89) => I_CMD_STATUS_n_9,
      Q(88) => I_CMD_STATUS_n_10,
      Q(87) => I_CMD_STATUS_n_11,
      Q(86) => I_CMD_STATUS_n_12,
      Q(85) => I_CMD_STATUS_n_13,
      Q(84) => I_CMD_STATUS_n_14,
      Q(83) => I_CMD_STATUS_n_15,
      Q(82) => I_CMD_STATUS_n_16,
      Q(81) => I_CMD_STATUS_n_17,
      Q(80) => I_CMD_STATUS_n_18,
      Q(79) => I_CMD_STATUS_n_19,
      Q(78) => I_CMD_STATUS_n_20,
      Q(77) => I_CMD_STATUS_n_21,
      Q(76) => I_CMD_STATUS_n_22,
      Q(75) => I_CMD_STATUS_n_23,
      Q(74) => I_CMD_STATUS_n_24,
      Q(73) => I_CMD_STATUS_n_25,
      Q(72) => I_CMD_STATUS_n_26,
      Q(71) => I_CMD_STATUS_n_27,
      Q(70) => I_CMD_STATUS_n_28,
      Q(69) => I_CMD_STATUS_n_29,
      Q(68) => I_CMD_STATUS_n_30,
      Q(67) => I_CMD_STATUS_n_31,
      Q(66) => I_CMD_STATUS_n_32,
      Q(65) => I_CMD_STATUS_n_33,
      Q(64) => I_CMD_STATUS_n_34,
      Q(63) => I_CMD_STATUS_n_35,
      Q(62) => I_CMD_STATUS_n_36,
      Q(61) => I_CMD_STATUS_n_37,
      Q(60) => I_CMD_STATUS_n_38,
      Q(59 downto 44) => data(15 downto 0),
      Q(43) => I_CMD_STATUS_n_55,
      Q(42) => I_CMD_STATUS_n_56,
      Q(41) => I_CMD_STATUS_n_57,
      Q(40) => I_CMD_STATUS_n_58,
      Q(39) => I_CMD_STATUS_n_59,
      Q(38) => I_CMD_STATUS_n_60,
      Q(37) => I_CMD_STATUS_n_61,
      Q(36) => I_CMD_STATUS_n_62,
      Q(35) => I_CMD_STATUS_n_63,
      Q(34) => I_CMD_STATUS_n_64,
      Q(33) => I_CMD_STATUS_n_65,
      Q(32) => I_CMD_STATUS_n_66,
      Q(31) => I_CMD_STATUS_n_67,
      Q(30) => I_CMD_STATUS_n_68,
      Q(29) => I_CMD_STATUS_n_69,
      Q(28) => I_CMD_STATUS_n_70,
      Q(27) => sig_cmd_eof_slice,
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_85\,
      \in\(13) => sig_mstr2data_cmd_last,
      \in\(12) => sig_mstr2data_eof,
      \in\(11 downto 8) => sig_mstr2data_last_strb(3 downto 0),
      \in\(7 downto 4) => sig_mstr2data_strt_strb(3 downto 0),
      \in\(3 downto 0) => sig_mstr2data_len(3 downto 0),
      m_axi_aclk => m_axi_aclk,
      sig_calc_error_reg_reg_0 => \^in\(0),
      sig_calc_error_reg_reg_1 => sig_calc_error_reg_reg,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_0,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cmd_stat_rst_int_reg_n_reg => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_5\,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_mstr2addr_burst(0) => sig_mstr2addr_burst(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2data_sequential => sig_mstr2data_sequential,
      sig_s2mm2cntl_cmd_tready => \^sig_s2mm2cntl_cmd_tready\,
      sig_xfer_reg_empty_reg_0 => I_ADDR_CNTL_n_9
    );
I_ADDR_CNTL: entity work.\system_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0\
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      FIFO_Full_reg_0 => I_WR_STATUS_CNTLR_n_13,
      \INFERRED_GEN.cnt_i_reg[2]\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      SR(0) => sig_mmap_rst,
      \in\(69) => \^in\(0),
      \in\(68) => sig_mstr2addr_burst(0),
      \in\(67 downto 64) => sig_mstr2data_len(3 downto 0),
      \in\(63 downto 2) => sig_mstr2addr_addr(63 downto 2),
      \in\(1 downto 0) => sig_mstr2data_saddr_lsb(1 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(3 downto 0) => m_axi_awlen(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid => m_axi_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg_0 => \^sig_halt_reg\,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_reg => I_ADDR_CNTL_n_9,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_10,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
I_CMD_STATUS: entity work.system_axi_cdma_0_0_axi_datamover_cmd_status
     port map (
      D(90 downto 0) => D(90 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => sig_cmd_stat_rst_int,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(91) => I_CMD_STATUS_n_7,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(90) => I_CMD_STATUS_n_8,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(89) => I_CMD_STATUS_n_9,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(88) => I_CMD_STATUS_n_10,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(87) => I_CMD_STATUS_n_11,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(86) => I_CMD_STATUS_n_12,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(85) => I_CMD_STATUS_n_13,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(84) => I_CMD_STATUS_n_14,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(83) => I_CMD_STATUS_n_15,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(82) => I_CMD_STATUS_n_16,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(81) => I_CMD_STATUS_n_17,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(80) => I_CMD_STATUS_n_18,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(79) => I_CMD_STATUS_n_19,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(78) => I_CMD_STATUS_n_20,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(77) => I_CMD_STATUS_n_21,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(76) => I_CMD_STATUS_n_22,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(75) => I_CMD_STATUS_n_23,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(74) => I_CMD_STATUS_n_24,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(73) => I_CMD_STATUS_n_25,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(72) => I_CMD_STATUS_n_26,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(71) => I_CMD_STATUS_n_27,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(70) => I_CMD_STATUS_n_28,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(69) => I_CMD_STATUS_n_29,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(68) => I_CMD_STATUS_n_30,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(67) => I_CMD_STATUS_n_31,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(66) => I_CMD_STATUS_n_32,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(65) => I_CMD_STATUS_n_33,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(64) => I_CMD_STATUS_n_34,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(63) => I_CMD_STATUS_n_35,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(62) => I_CMD_STATUS_n_36,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(61) => I_CMD_STATUS_n_37,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(60) => I_CMD_STATUS_n_38,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(59 downto 44) => data(15 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(43) => I_CMD_STATUS_n_55,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(42) => I_CMD_STATUS_n_56,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(41) => I_CMD_STATUS_n_57,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(40) => I_CMD_STATUS_n_58,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(39) => I_CMD_STATUS_n_59,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(38) => I_CMD_STATUS_n_60,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(37) => I_CMD_STATUS_n_61,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(36) => I_CMD_STATUS_n_62,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(35) => I_CMD_STATUS_n_63,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(34) => I_CMD_STATUS_n_64,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(33) => I_CMD_STATUS_n_65,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(32) => I_CMD_STATUS_n_66,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(31) => I_CMD_STATUS_n_67,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(30) => I_CMD_STATUS_n_68,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(29) => I_CMD_STATUS_n_69,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(28) => I_CMD_STATUS_n_70,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(27) => sig_cmd_eof_slice,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(26) => sig_cmd_type_slice,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_CMD_STATUS_n_6,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_85\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \GEN_INCLUDE_PCC.I_MSTR_PCC_n_5\,
      m_axi_aclk => m_axi_aclk,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      \sig_dbeat_cntr_reg[0]\(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_rd_empty\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_s2mm2cntl_cmd_tready => \^sig_s2mm2cntl_cmd_tready\,
      sig_sm_pop_s2mm_sts_ns => sig_sm_pop_s2mm_sts_ns,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.system_axi_cdma_0_0_axi_datamover_reset
     port map (
      SR(0) => sig_cmd_stat_rst_int,
      m_axi_aclk => m_axi_aclk,
      sig_cmd_stat_rst_int_reg_n => sig_cmd_stat_rst_int_reg_n,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_halt_cmplt_reg_0 => I_WR_STATUS_CNTLR_n_12,
      sig_halt_cmplt_reg_1 => I_WR_DATA_CNTL_n_10,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg_0(0) => sig_mmap_rst,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg,
      sig_stream_rst_reg_n => sig_stream_rst_reg_n,
      sig_stream_rst_reg_n_reg_0(0) => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.system_axi_cdma_0_0_axi_datamover_skid2mm_buf
     port map (
      D(31 downto 24) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\(7 downto 0),
      D(23 downto 16) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_1\(7 downto 0),
      D(15 downto 8) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(7 downto 0),
      D(7 downto 0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_2\(7 downto 0),
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      SR(0) => sig_stream_rst,
      m_axi_aclk => m_axi_aclk,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      \out\ => p_0_in3_in,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg_0 => I_WR_DATA_CNTL_n_11,
      sig_s_ready_out_reg_0 => sig_skid2data_wready,
      \sig_strb_reg_out_reg[3]_0\(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      \sig_strb_skid_reg_reg[3]_0\(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      sig_stream_rst_reg_n => sig_stream_rst_reg_n
    );
I_WR_DATA_CNTL: entity work.system_axi_cdma_0_0_axi_datamover_wrdata_cntl
     port map (
      FIFO_Full_reg => I_WR_DATA_CNTL_n_0,
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ => I_WR_STATUS_CNTLR_n_4,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\(0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(8),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_1\(0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\(8),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_2\(0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_1\(8),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_3\(0) => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_2\(8),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\,
      Q(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_rd_empty\,
      SR(0) => sig_mmap_rst,
      \USE_SRL_FIFO.sig_wr_fifo\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_addr2data_addr_posted,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_last_err_reg_0 => \^sig_halt_reg\,
      \sig_dbeat_cntr_reg[0]_0\ => I_CMD_STATUS_n_6,
      sig_dre_tvalid_i_reg => sig_dre_tvalid_i_reg,
      sig_dre_tvalid_i_reg_0 => sig_dre_tvalid_i_reg_0,
      sig_first_dbeat_reg_0 => sig_skid2data_wready,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_9,
      sig_last_dbeat_reg_0(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      sig_last_dbeat_reg_1(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      sig_last_mmap_dbeat_reg_reg_0 => I_WR_DATA_CNTL_n_11,
      sig_last_mmap_dbeat_reg_reg_1 => sig_last_mmap_dbeat_reg_reg,
      sig_last_reg_out_reg => p_0_in3_in,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_mm2s_axis_tlast => sig_mm2s_axis_tlast,
      sig_mm2s_axis_tvalid => sig_mm2s_axis_tvalid,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg_0 => I_WR_DATA_CNTL_n_10,
      sig_next_calc_error_reg_reg_1(15) => \^in\(0),
      sig_next_calc_error_reg_reg_1(14) => sig_mstr2data_cmd_last,
      sig_next_calc_error_reg_reg_1(13) => sig_mstr2data_sequential,
      sig_next_calc_error_reg_reg_1(12) => sig_mstr2data_eof,
      sig_next_calc_error_reg_reg_1(11 downto 8) => sig_mstr2data_last_strb(3 downto 0),
      sig_next_calc_error_reg_reg_1(7 downto 4) => sig_mstr2data_strt_strb(3 downto 0),
      sig_next_calc_error_reg_reg_1(3 downto 0) => sig_mstr2data_len(3 downto 0),
      sig_push_to_wsc => sig_push_to_wsc,
      \sig_strb_reg_out_reg[3]\(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full
    );
I_WR_STATUS_CNTLR: entity work.system_axi_cdma_0_0_axi_datamover_wr_status_cntl
     port map (
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_4,
      FIFO_Full_reg_0 => \^gen_omit_indet_btt.sig_tlast_error_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      SR(0) => sig_mmap_rst,
      \USE_SRL_FIFO.sig_wr_fifo\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo\,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_aclk => m_axi_aclk,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      \sig_addr_posted_cntr_reg[1]_0\ => I_WR_STATUS_CNTLR_n_12,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg_0 => \^sig_halt_reg\,
      sig_halt_reg_reg_1 => I_WR_STATUS_CNTLR_n_13,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg\,
      sig_mmap_rst_reg_n => sig_mmap_rst_reg_n,
      sig_mmap_rst_reg_n_reg => I_WR_STATUS_CNTLR_n_9,
      sig_mmap_rst_reg_n_reg_0 => I_WR_STATUS_CNTLR_n_10,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_s_h_halt_reg => \^sig_s_h_halt_reg\,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_datamover is
  port (
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wlast : out STD_LOGIC;
    sig_dm_mm2s_err : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_mm2s2cntl_cmd_tready : out STD_LOGIC;
    sig_mm2s2cntl_sts_tvalid : out STD_LOGIC;
    sig_s2mm2cntl_cmd_tready : out STD_LOGIC;
    sig_s2mm2cntl_sts_tvalid : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    sig_sm_pop_s2mm_sts_ns : out STD_LOGIC;
    sig_sm_pop_mm2s_sts_ns : out STD_LOGIC;
    sig_sm_clr_idle_ns : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_data2all_tlast_error : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    sig_dm_mm2s_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_dm_s2mm_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_rst2dm_resetn : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_sts_tready : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_clr_idle_reg : in STD_LOGIC;
    \FSM_onehot_sig_sm_state[1]_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_sig_sm_state[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cntl2s2mm_cmd_tvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 92 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\ : in STD_LOGIC_VECTOR ( 62 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_datamover : entity is "axi_datamover";
end system_axi_cdma_0_0_axi_datamover;

architecture STRUCTURE of system_axi_cdma_0_0_axi_datamover is
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_24\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_25\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_26\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_27\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_28\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_29\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_30\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_31\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_32\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_33\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_34\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_35\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_36\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_37\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_38\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_39\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_40\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_41\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_42\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_43\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_44\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_45\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_89\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_90\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_91\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_92\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_93\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_94\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_95\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_13\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_14\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_15\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_16\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_calc_error_reg0\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_input_reg_empty\ : STD_LOGIC;
  signal \I_MSTR_PCC/sig_sm_halt_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_halt_reg\ : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of n_0_0 : signal is std.standard.true;
  signal n_0_1 : STD_LOGIC;
  attribute DONT_TOUCH of n_0_1 : signal is std.standard.true;
  signal \sig_btt_cntr_im0[25]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^sig_dm_mm2s_err\ : STD_LOGIC;
  signal sig_mm2s_axis_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_mm2s_axis_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_mm2s_axis_tlast : STD_LOGIC;
  signal sig_mm2s_axis_tvalid : STD_LOGIC;
  signal \^sig_s2mm2cntl_cmd_tready\ : STD_LOGIC;
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
begin
  sig_dm_mm2s_err <= \^sig_dm_mm2s_err\;
  sig_s2mm2cntl_cmd_tready <= \^sig_s2mm2cntl_cmd_tready\;
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.system_axi_cdma_0_0_axi_datamover_mm2s_full_wrap
     port map (
      D(92 downto 0) => D(92 downto 0),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_15\,
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_14\,
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8) => sig_mm2s_axis_tkeep(0),
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(7 downto 0) => sig_mm2s_axis_tdata(7 downto 0),
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\(8) => sig_mm2s_axis_tkeep(1),
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\(7 downto 0) => sig_mm2s_axis_tdata(15 downto 8),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(8) => sig_mm2s_axis_tkeep(2),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(7 downto 0) => sig_mm2s_axis_tdata(23 downto 16),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(8) => sig_mm2s_axis_tkeep(3),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(7 downto 0) => sig_mm2s_axis_tdata(31 downto 24),
      Q(6 downto 0) => sig_cmd2mstr_command(6 downto 0),
      S(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => sig_mm2s2cntl_cmd_tready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => sig_mm2s2cntl_sts_tvalid,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\(0) => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0),
      \in\(0) => \^sig_dm_mm2s_err\,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      \out\(25) => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      \out\(24) => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      \out\(23) => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      \out\(22) => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      \out\(21) => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      \out\(20) => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      \out\(19) => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      \out\(18) => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      \out\(17) => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      \out\(16) => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      \out\(15) => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      \out\(14) => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      \out\(13) => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      \out\(12) => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      \out\(11) => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      \out\(10) => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      \out\(9) => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      \out\(8) => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      \out\(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      \out\(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      \out\(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      \out\(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      \out\(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      \out\(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      \out\(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      \out\(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      \sig_addr_cntr_incr_ireg2_reg[6]\(6) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_89\,
      \sig_addr_cntr_incr_ireg2_reg[6]\(5) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_90\,
      \sig_addr_cntr_incr_ireg2_reg[6]\(4) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_91\,
      \sig_addr_cntr_incr_ireg2_reg[6]\(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_92\,
      \sig_addr_cntr_incr_ireg2_reg[6]\(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_93\,
      \sig_addr_cntr_incr_ireg2_reg[6]\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_94\,
      \sig_addr_cntr_incr_ireg2_reg[6]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_95\,
      \sig_btt_cntr_im0_reg[15]\(7) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\,
      \sig_btt_cntr_im0_reg[15]\(6) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\,
      \sig_btt_cntr_im0_reg[15]\(5) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\,
      \sig_btt_cntr_im0_reg[15]\(4) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_24\,
      \sig_btt_cntr_im0_reg[15]\(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_25\,
      \sig_btt_cntr_im0_reg[15]\(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_26\,
      \sig_btt_cntr_im0_reg[15]\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_27\,
      \sig_btt_cntr_im0_reg[15]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_28\,
      \sig_btt_cntr_im0_reg[23]\(7) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_29\,
      \sig_btt_cntr_im0_reg[23]\(6) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_30\,
      \sig_btt_cntr_im0_reg[23]\(5) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_31\,
      \sig_btt_cntr_im0_reg[23]\(4) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_32\,
      \sig_btt_cntr_im0_reg[23]\(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_33\,
      \sig_btt_cntr_im0_reg[23]\(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_34\,
      \sig_btt_cntr_im0_reg[23]\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_35\,
      \sig_btt_cntr_im0_reg[23]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_36\,
      \sig_btt_cntr_im0_reg[25]\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_37\,
      \sig_btt_cntr_im0_reg[25]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_38\,
      \sig_btt_cntr_im0_reg[6]\(6) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_39\,
      \sig_btt_cntr_im0_reg[6]\(5) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_40\,
      \sig_btt_cntr_im0_reg[6]\(4) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_41\,
      \sig_btt_cntr_im0_reg[6]\(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_42\,
      \sig_btt_cntr_im0_reg[6]\(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_43\,
      \sig_btt_cntr_im0_reg[6]\(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_44\,
      \sig_btt_cntr_im0_reg[6]\(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_45\,
      sig_calc_error_reg0 => \I_MSTR_PCC/sig_calc_error_reg0\,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      \sig_dbeat_cntr_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_16\,
      \sig_dbeat_cntr_reg[0]_0\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_13\,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_input_reg_empty => \I_MSTR_PCC/sig_input_reg_empty\,
      sig_mm2s_axis_tlast => sig_mm2s_axis_tlast,
      sig_mm2s_axis_tvalid => sig_mm2s_axis_tvalid,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s2mm2cntl_cmd_tready => \^sig_s2mm2cntl_cmd_tready\,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => sig_sm_clr_idle_reg,
      sig_sm_halt_reg => \I_MSTR_PCC/sig_sm_halt_reg\,
      sig_sm_pop_mm2s_sts_ns => sig_sm_pop_mm2s_sts_ns,
      sig_sm_pop_mm2s_sts_reg(1 downto 0) => Q(1 downto 0)
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.system_axi_cdma_0_0_axi_datamover_s2mm_full_wrap
     port map (
      D(90 downto 29) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(62 downto 1),
      D(28 downto 27) => D(28 downto 27),
      D(26) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(0),
      D(25 downto 0) => D(25 downto 0),
      E(0) => E(0),
      \FSM_onehot_sig_sm_state[1]_i_2\(0) => \FSM_onehot_sig_sm_state[1]_i_2\(0),
      \FSM_onehot_sig_sm_state[1]_i_2_0\(0) => \FSM_onehot_sig_sm_state[1]_i_2_0\(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(8) => sig_mm2s_axis_tkeep(1),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2\(7 downto 0) => sig_mm2s_axis_tdata(15 downto 8),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\(8) => sig_mm2s_axis_tkeep(3),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_0\(7 downto 0) => sig_mm2s_axis_tdata(31 downto 24),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_1\(8) => sig_mm2s_axis_tkeep(2),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_1\(7 downto 0) => sig_mm2s_axis_tdata(23 downto 16),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_2\(8) => sig_mm2s_axis_tkeep(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_2\(7 downto 0) => sig_mm2s_axis_tdata(7 downto 0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => sig_data2all_tlast_error,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_16\,
      Q(0) => Q(2),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => sig_s2mm2cntl_sts_tvalid,
      \in\(0) => sig_calc2dm_calc_err,
      m_axi_aclk => m_axi_aclk,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(3 downto 0) => m_axi_awlen(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_dm_mm2s_err => \^sig_dm_mm2s_err\,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_dre_tvalid_i_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_14\,
      sig_dre_tvalid_i_reg_0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_15\,
      sig_halt_reg => \I_WR_DATA_CNTL/sig_halt_reg\,
      sig_last_mmap_dbeat_reg_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_13\,
      sig_mm2s_axis_tlast => sig_mm2s_axis_tlast,
      sig_mm2s_axis_tvalid => sig_mm2s_axis_tvalid,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s2mm2cntl_cmd_tready => \^sig_s2mm2cntl_cmd_tready\,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg_0,
      sig_sm_pop_s2mm_sts_ns => sig_sm_pop_s2mm_sts_ns
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_1
    );
\sig_btt_cntr_im0[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => \I_MSTR_PCC/sig_sm_halt_reg\,
      I2 => \I_MSTR_PCC/sig_input_reg_empty\,
      I3 => \^sig_dm_mm2s_err\,
      O => \sig_btt_cntr_im0[25]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_89\,
      I1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_39\,
      I2 => \I_MSTR_PCC/sig_calc_error_reg0\,
      I3 => sig_cmd2mstr_command(6),
      O => \sig_btt_cntr_im0[7]_i_10_n_0\
    );
\sig_btt_cntr_im0[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_90\,
      I1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_40\,
      I2 => \I_MSTR_PCC/sig_calc_error_reg0\,
      I3 => sig_cmd2mstr_command(5),
      O => \sig_btt_cntr_im0[7]_i_11_n_0\
    );
\sig_btt_cntr_im0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_91\,
      I1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_41\,
      I2 => \I_MSTR_PCC/sig_calc_error_reg0\,
      I3 => sig_cmd2mstr_command(4),
      O => \sig_btt_cntr_im0[7]_i_12_n_0\
    );
\sig_btt_cntr_im0[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_92\,
      I1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_42\,
      I2 => \I_MSTR_PCC/sig_calc_error_reg0\,
      I3 => sig_cmd2mstr_command(3),
      O => \sig_btt_cntr_im0[7]_i_13_n_0\
    );
\sig_btt_cntr_im0[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_93\,
      I1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_43\,
      I2 => \I_MSTR_PCC/sig_calc_error_reg0\,
      I3 => sig_cmd2mstr_command(2),
      O => \sig_btt_cntr_im0[7]_i_14_n_0\
    );
\sig_btt_cntr_im0[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_94\,
      I1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_44\,
      I2 => \I_MSTR_PCC/sig_calc_error_reg0\,
      I3 => sig_cmd2mstr_command(1),
      O => \sig_btt_cntr_im0[7]_i_15_n_0\
    );
\sig_btt_cntr_im0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_95\,
      I1 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_45\,
      I2 => \I_MSTR_PCC/sig_calc_error_reg0\,
      I3 => sig_cmd2mstr_command(0),
      O => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_89\,
      I1 => \I_MSTR_PCC/sig_calc_error_reg0\,
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_90\,
      I1 => \I_MSTR_PCC/sig_calc_error_reg0\,
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_91\,
      I1 => \I_MSTR_PCC/sig_calc_error_reg0\,
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_92\,
      I1 => \I_MSTR_PCC/sig_calc_error_reg0\,
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_93\,
      I1 => \I_MSTR_PCC/sig_calc_error_reg0\,
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_94\,
      I1 => \I_MSTR_PCC/sig_calc_error_reg0\,
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_95\,
      I1 => \I_MSTR_PCC/sig_calc_error_reg0\,
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      S(7) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_21\,
      S(6) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_22\,
      S(5) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_23\,
      S(4) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_24\,
      S(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_25\,
      S(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_26\,
      S(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_27\,
      S(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_28\
    );
\sig_btt_cntr_im0_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(4) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(3) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(2) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(1) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      S(7) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_29\,
      S(6) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_30\,
      S(5) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_31\,
      S(4) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_32\,
      S(3) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_33\,
      S(2) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_34\,
      S(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_35\,
      S(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_36\
    );
\sig_btt_cntr_im0_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_im0_reg[25]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_im0_reg[25]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[25]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_37\,
      S(0) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_38\
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0[25]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[25]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      S(7) => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13\,
      S(6) => \sig_btt_cntr_im0[7]_i_10_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_11_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_12_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_13_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_14_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_15_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_cdma_simple_wrap is
  port (
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    axi_cdma_tstvec : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cdma_introut : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    m_axi_rlast : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_cdma_simple_wrap : entity is "axi_cdma_simple_wrap";
end system_axi_cdma_0_0_axi_cdma_simple_wrap;

architecture STRUCTURE of system_axi_cdma_0_0_axi_cdma_simple_wrap is
  signal \GEN_DM_FULL.I_DATAMOVER_FULL_n_19\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\ : STD_LOGIC;
  signal \I_AXI_LITE/awvalid_d10\ : STD_LOGIC;
  signal \I_AXI_LITE/rdy\ : STD_LOGIC;
  signal \I_AXI_LITE/wr_data_cap0\ : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_10 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_11 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_8 : STD_LOGIC;
  signal I_SIMPLE_DMA_CNTLR_n_9 : STD_LOGIC;
  signal I_SIMPLE_RST_MODULE_n_10 : STD_LOGIC;
  signal I_SIMPLE_RST_MODULE_n_11 : STD_LOGIC;
  signal I_SIMPLE_RST_MODULE_n_7 : STD_LOGIC;
  signal I_SIMPLE_RST_MODULE_n_8 : STD_LOGIC;
  signal I_SIMPLE_RST_MODULE_n_9 : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\ : STD_LOGIC;
  signal \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\ : STD_LOGIC;
  signal \^axi_cdma_tstvec\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idle : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal sig_axi2ip_wrce : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cntl2mm2s_cmd_tdata : STD_LOGIC_VECTOR ( 26 to 26 );
  signal sig_cntl2mm2s_sts_tready : STD_LOGIC;
  signal sig_cntl2s2mm_cmd_tdata : STD_LOGIC_VECTOR ( 26 to 26 );
  signal sig_cntl2s2mm_cmd_tvalid : STD_LOGIC;
  signal sig_cntl2s2mm_sts_tready : STD_LOGIC;
  signal sig_cntlr2rst_halt_cmplt : STD_LOGIC;
  signal sig_dm_mm2s_err : STD_LOGIC;
  signal sig_dm_mm2s_halt_cmplt : STD_LOGIC;
  signal sig_dm_s2mm_halt : STD_LOGIC;
  signal sig_dm_s2mm_halt_cmplt : STD_LOGIC;
  signal sig_dm_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_mm2s2cntl_cmd_tready : STD_LOGIC;
  signal sig_mm2s2cntl_sts_tdata : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_mm2s2cntl_sts_tvalid : STD_LOGIC;
  signal sig_mm2s_decerr : STD_LOGIC;
  signal sig_mm2s_interr : STD_LOGIC;
  signal sig_mm2s_slverr : STD_LOGIC;
  signal sig_mm2s_status_reg0 : STD_LOGIC;
  signal sig_reg2cntlr_btt : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_reg2cntlr_dest_addr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_reg2cntlr_src_addr : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_reg2rst_soft_reset : STD_LOGIC;
  signal sig_rst2cntlr_reset : STD_LOGIC;
  signal sig_rst2dm_resetn : STD_LOGIC;
  signal sig_rst2lite_bside_reset : STD_LOGIC;
  signal sig_rst2reg_reset : STD_LOGIC;
  signal sig_s2mm2cntl_cmd_tready : STD_LOGIC;
  signal sig_s2mm2cntl_sts_tvalid : STD_LOGIC;
  signal sig_s2mm_decerr : STD_LOGIC;
  signal sig_s2mm_interr : STD_LOGIC;
  signal sig_s2mm_slverr : STD_LOGIC;
  signal sig_sm_clr_idle_ns : STD_LOGIC;
  signal sig_sm_pop_mm2s_sts_ns : STD_LOGIC;
  signal sig_sm_pop_s2mm_sts_ns : STD_LOGIC;
  signal sig_sm_set_err : STD_LOGIC;
  signal sig_sm_state0 : STD_LOGIC;
begin
  axi_cdma_tstvec(2 downto 0) <= \^axi_cdma_tstvec\(2 downto 0);
  cdma_tvect_out(3 downto 0) <= \^cdma_tvect_out\(3 downto 0);
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
\GEN_DM_FULL.I_DATAMOVER_FULL\: entity work.system_axi_cdma_0_0_axi_datamover
     port map (
      D(92 downto 29) => sig_reg2cntlr_src_addr(63 downto 0),
      D(28 downto 27) => sig_reg2cntlr_dest_addr(1 downto 0),
      D(26) => sig_cntl2mm2s_cmd_tdata(26),
      D(25 downto 0) => sig_reg2cntlr_btt(25 downto 0),
      E(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      \FSM_onehot_sig_sm_state[1]_i_2\(0) => sig_s2mm_interr,
      \FSM_onehot_sig_sm_state[1]_i_2_0\(0) => sig_mm2s_interr,
      Q(2) => I_SIMPLE_DMA_CNTLR_n_9,
      Q(1) => I_SIMPLE_DMA_CNTLR_n_10,
      Q(0) => I_SIMPLE_DMA_CNTLR_n_11,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0) => sig_mm2s2cntl_sts_tdata(6 downto 4),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 4),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(62 downto 1) => sig_reg2cntlr_dest_addr(63 downto 2),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[98]\(0) => sig_cntl2s2mm_cmd_tdata(26),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\(0) => sig_cntl2mm2s_sts_tready,
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(0) => m_axi_arburst(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => m_axi_arsize(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(0) => m_axi_awburst(0),
      m_axi_awlen(3 downto 0) => m_axi_awlen(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      sig_calc2dm_calc_err => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err\,
      sig_calc_error_reg_reg => \GEN_DM_FULL.I_DATAMOVER_FULL_n_19\,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntl2s2mm_sts_tready => sig_cntl2s2mm_sts_tready,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_mm2s2cntl_cmd_tready => sig_mm2s2cntl_cmd_tready,
      sig_mm2s2cntl_sts_tvalid => sig_mm2s2cntl_sts_tvalid,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s2mm2cntl_cmd_tready => sig_s2mm2cntl_cmd_tready,
      sig_s2mm2cntl_sts_tvalid => sig_s2mm2cntl_sts_tvalid,
      sig_s_h_halt_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\,
      sig_s_h_halt_reg_reg => I_SIMPLE_RST_MODULE_n_11,
      sig_s_h_halt_reg_reg_0 => I_SIMPLE_RST_MODULE_n_10,
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg => \^cdma_tvect_out\(0),
      sig_sm_pop_mm2s_sts_ns => sig_sm_pop_mm2s_sts_ns,
      sig_sm_pop_s2mm_sts_ns => sig_sm_pop_s2mm_sts_ns
    );
I_SIMPLE_DMA_CNTLR: entity work.system_axi_cdma_0_0_axi_cdma_simple_cntlr
     port map (
      D(2 downto 0) => sig_mm2s2cntl_sts_tdata(6 downto 4),
      E(0) => sig_cntl2mm2s_sts_tready,
      \FSM_onehot_sig_sm_state_reg[1]_0\ => \^cdma_tvect_out\(0),
      \FSM_onehot_sig_sm_state_reg[1]_1\ => \GEN_DM_FULL.I_DATAMOVER_FULL_n_19\,
      Q(2) => I_SIMPLE_DMA_CNTLR_n_9,
      Q(1) => I_SIMPLE_DMA_CNTLR_n_10,
      Q(0) => I_SIMPLE_DMA_CNTLR_n_11,
      SR(0) => sig_mm2s_status_reg0,
      axi_cdma_tstvec(0) => \^axi_cdma_tstvec\(2),
      cdma_tvect_out(2 downto 0) => \^cdma_tvect_out\(3 downto 1),
      idle => idle,
      idle_reg => sig_rst2reg_reset,
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_rst2cntlr_reset,
      sig_calc2dm_calc_err => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err\,
      sig_cntl2s2mm_cmd_tvalid => sig_cntl2s2mm_cmd_tvalid,
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_data2all_tlast_error => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error\,
      sig_dm_mm2s_err => sig_dm_mm2s_err,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_mm2s2cntl_cmd_tready => sig_mm2s2cntl_cmd_tready,
      sig_mm2s2cntl_sts_tvalid => sig_mm2s2cntl_sts_tvalid,
      \sig_mm2s_status_reg_reg[6]_0\(2) => sig_mm2s_slverr,
      \sig_mm2s_status_reg_reg[6]_0\(1) => sig_mm2s_decerr,
      \sig_mm2s_status_reg_reg[6]_0\(0) => sig_mm2s_interr,
      sig_s2mm2cntl_cmd_tready => sig_s2mm2cntl_cmd_tready,
      sig_s2mm2cntl_sts_tvalid => sig_s2mm2cntl_sts_tvalid,
      \sig_s2mm_status_reg_reg[6]_0\(2) => sig_s2mm_slverr,
      \sig_s2mm_status_reg_reg[6]_0\(1) => sig_s2mm_decerr,
      \sig_s2mm_status_reg_reg[6]_0\(0) => sig_s2mm_interr,
      \sig_s2mm_status_reg_reg[6]_1\(2 downto 0) => sig_dm_s2mm_sts_tdata(6 downto 4),
      sig_sm_clr_idle_ns => sig_sm_clr_idle_ns,
      sig_sm_clr_idle_reg_0 => \^axi_cdma_tstvec\(1),
      sig_sm_clr_idle_reg_1 => I_SIMPLE_DMA_CNTLR_n_8,
      sig_sm_ld_cmd_reg_0(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo\,
      sig_sm_pop_mm2s_sts_ns => sig_sm_pop_mm2s_sts_ns,
      sig_sm_pop_s2mm_sts_ns => sig_sm_pop_s2mm_sts_ns,
      sig_sm_pop_s2mm_sts_reg_0(0) => sig_cntl2s2mm_sts_tready,
      sig_sm_set_err => sig_sm_set_err,
      sig_sm_set_idle_reg_0 => \^axi_cdma_tstvec\(0),
      sig_sm_state0 => sig_sm_state0
    );
I_SIMPLE_REG_MODULE: entity work.system_axi_cdma_0_0_axi_cdma_reg_module
     port map (
      D(92 downto 29) => sig_reg2cntlr_src_addr(63 downto 0),
      D(28 downto 27) => sig_reg2cntlr_dest_addr(1 downto 0),
      D(26) => sig_cntl2mm2s_cmd_tdata(26),
      D(25 downto 0) => sig_reg2cntlr_btt(25 downto 0),
      E(0) => sig_axi2ip_wrce(0),
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]\(62 downto 1) => sig_reg2cntlr_dest_addr(63 downto 2),
      \GEN_SG_ADDR_EQL64.sig_da_register_msb_reg[31]\(0) => sig_cntl2s2mm_cmd_tdata(26),
      \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\ => sig_rst2lite_bside_reset,
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ => \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\ => I_SIMPLE_RST_MODULE_n_7,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[7]\ => I_SIMPLE_RST_MODULE_n_8,
      arready_i_reg => s_axi_lite_arready,
      awvalid_d10 => \I_AXI_LITE/awvalid_d10\,
      axi_cdma_tstvec(1 downto 0) => \^axi_cdma_tstvec\(2 downto 1),
      cdma_introut => cdma_introut,
      cdma_tvect_out(0) => \^cdma_tvect_out\(3),
      dma_slverr_reg(1) => sig_mm2s_slverr,
      dma_slverr_reg(0) => sig_mm2s_decerr,
      dma_slverr_reg_0(1) => sig_s2mm_slverr,
      dma_slverr_reg_0(0) => sig_s2mm_decerr,
      \dmacr_i_reg[2]\ => I_SIMPLE_RST_MODULE_n_9,
      idle => idle,
      idle_reg => I_SIMPLE_DMA_CNTLR_n_8,
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_rst2reg_reset,
      rdy => \I_AXI_LITE/rdy\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(3 downto 0),
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      sig_dma_go_reg => \^cdma_tvect_out\(0),
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_sm_set_err => sig_sm_set_err,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\,
      wr_data_cap0 => \I_AXI_LITE/wr_data_cap0\
    );
I_SIMPLE_RST_MODULE: entity work.system_axi_cdma_0_0_axi_cdma_reset
     port map (
      E(0) => sig_axi2ip_wrce(0),
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_0\ => sig_rst2cntlr_reset,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_0\ => sig_rst2reg_reset,
      \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_1\ => I_SIMPLE_RST_MODULE_n_9,
      SR(0) => sig_mm2s_status_reg0,
      awvalid_d10 => \I_AXI_LITE/awvalid_d10\,
      axi_cdma_tstvec(0) => \^axi_cdma_tstvec\(0),
      m_axi_aclk => m_axi_aclk,
      \out\ => sig_rst2lite_bside_reset,
      rdy => \I_AXI_LITE/rdy\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(3 downto 0),
      \s_axi_lite_awaddr[4]\ => I_SIMPLE_RST_MODULE_n_7,
      \s_axi_lite_awaddr[4]_0\ => I_SIMPLE_RST_MODULE_n_8,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      s_axi_lite_wdata(0) => s_axi_lite_wdata(2),
      sig_cntlr2rst_halt_cmplt => sig_cntlr2rst_halt_cmplt,
      sig_dm_mm2s_halt_cmplt => sig_dm_mm2s_halt_cmplt,
      sig_dm_s2mm_halt => sig_dm_s2mm_halt,
      sig_dm_s2mm_halt_cmplt => sig_dm_s2mm_halt_cmplt,
      sig_halt_request_reg_0 => I_SIMPLE_RST_MODULE_n_10,
      sig_halt_request_reg_1 => I_SIMPLE_RST_MODULE_n_11,
      sig_pulse_trigger => \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger\,
      sig_reg2rst_soft_reset => sig_reg2rst_soft_reset,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_rst2dm_resetn => sig_rst2dm_resetn,
      sig_s_h_halt_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\,
      sig_sm_state0 => sig_sm_state0,
      sig_to_edge_detect_reg => \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg\,
      wr_data_cap0 => \I_AXI_LITE/wr_data_cap0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0_axi_cdma is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of system_axi_cdma_0_0_axi_cdma : entity is 0;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of system_axi_cdma_0_0_axi_cdma : entity is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_axi_cdma_0_0_axi_cdma : entity is "zynquplus";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of system_axi_cdma_0_0_axi_cdma : entity is 1;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of system_axi_cdma_0_0_axi_cdma : entity is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of system_axi_cdma_0_0_axi_cdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of system_axi_cdma_0_0_axi_cdma : entity is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of system_axi_cdma_0_0_axi_cdma : entity is 64;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of system_axi_cdma_0_0_axi_cdma : entity is 32;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of system_axi_cdma_0_0_axi_cdma : entity is 16;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of system_axi_cdma_0_0_axi_cdma : entity is 64;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of system_axi_cdma_0_0_axi_cdma : entity is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of system_axi_cdma_0_0_axi_cdma : entity is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of system_axi_cdma_0_0_axi_cdma : entity is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of system_axi_cdma_0_0_axi_cdma : entity is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of system_axi_cdma_0_0_axi_cdma : entity is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of system_axi_cdma_0_0_axi_cdma : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_cdma_0_0_axi_cdma : entity is "axi_cdma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_cdma_0_0_axi_cdma : entity is "yes";
end system_axi_cdma_0_0_axi_cdma;

architecture STRUCTURE of system_axi_cdma_0_0_axi_cdma is
  signal \<const0>\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axi_lite_awready\ : STD_LOGIC;
begin
  cdma_tvect_out(31) <= \<const0>\;
  cdma_tvect_out(30) <= \<const0>\;
  cdma_tvect_out(29) <= \<const0>\;
  cdma_tvect_out(28) <= \<const0>\;
  cdma_tvect_out(27) <= \<const0>\;
  cdma_tvect_out(26) <= \<const0>\;
  cdma_tvect_out(25) <= \<const0>\;
  cdma_tvect_out(24) <= \<const0>\;
  cdma_tvect_out(23) <= \<const0>\;
  cdma_tvect_out(22) <= \<const0>\;
  cdma_tvect_out(21) <= \<const0>\;
  cdma_tvect_out(20) <= \<const0>\;
  cdma_tvect_out(19) <= \<const0>\;
  cdma_tvect_out(18) <= \<const0>\;
  cdma_tvect_out(17) <= \<const0>\;
  cdma_tvect_out(16) <= \<const0>\;
  cdma_tvect_out(15) <= \<const0>\;
  cdma_tvect_out(14) <= \<const0>\;
  cdma_tvect_out(13) <= \<const0>\;
  cdma_tvect_out(12) <= \<const0>\;
  cdma_tvect_out(11) <= \<const0>\;
  cdma_tvect_out(10) <= \<const0>\;
  cdma_tvect_out(9) <= \<const0>\;
  cdma_tvect_out(8) <= \<const0>\;
  cdma_tvect_out(7) <= \<const0>\;
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \^m_axi_arburst\(0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3 downto 0) <= \^m_axi_arlen\(3 downto 0);
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \^m_axi_arsize\(1);
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3 downto 0) <= \^m_axi_awlen\(3 downto 0);
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \^m_axi_awsize\(1);
  m_axi_awsize(0) <= \<const0>\;
  m_axi_sg_araddr(63) <= \<const0>\;
  m_axi_sg_araddr(62) <= \<const0>\;
  m_axi_sg_araddr(61) <= \<const0>\;
  m_axi_sg_araddr(60) <= \<const0>\;
  m_axi_sg_araddr(59) <= \<const0>\;
  m_axi_sg_araddr(58) <= \<const0>\;
  m_axi_sg_araddr(57) <= \<const0>\;
  m_axi_sg_araddr(56) <= \<const0>\;
  m_axi_sg_araddr(55) <= \<const0>\;
  m_axi_sg_araddr(54) <= \<const0>\;
  m_axi_sg_araddr(53) <= \<const0>\;
  m_axi_sg_araddr(52) <= \<const0>\;
  m_axi_sg_araddr(51) <= \<const0>\;
  m_axi_sg_araddr(50) <= \<const0>\;
  m_axi_sg_araddr(49) <= \<const0>\;
  m_axi_sg_araddr(48) <= \<const0>\;
  m_axi_sg_araddr(47) <= \<const0>\;
  m_axi_sg_araddr(46) <= \<const0>\;
  m_axi_sg_araddr(45) <= \<const0>\;
  m_axi_sg_araddr(44) <= \<const0>\;
  m_axi_sg_araddr(43) <= \<const0>\;
  m_axi_sg_araddr(42) <= \<const0>\;
  m_axi_sg_araddr(41) <= \<const0>\;
  m_axi_sg_araddr(40) <= \<const0>\;
  m_axi_sg_araddr(39) <= \<const0>\;
  m_axi_sg_araddr(38) <= \<const0>\;
  m_axi_sg_araddr(37) <= \<const0>\;
  m_axi_sg_araddr(36) <= \<const0>\;
  m_axi_sg_araddr(35) <= \<const0>\;
  m_axi_sg_araddr(34) <= \<const0>\;
  m_axi_sg_araddr(33) <= \<const0>\;
  m_axi_sg_araddr(32) <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_awaddr(63) <= \<const0>\;
  m_axi_sg_awaddr(62) <= \<const0>\;
  m_axi_sg_awaddr(61) <= \<const0>\;
  m_axi_sg_awaddr(60) <= \<const0>\;
  m_axi_sg_awaddr(59) <= \<const0>\;
  m_axi_sg_awaddr(58) <= \<const0>\;
  m_axi_sg_awaddr(57) <= \<const0>\;
  m_axi_sg_awaddr(56) <= \<const0>\;
  m_axi_sg_awaddr(55) <= \<const0>\;
  m_axi_sg_awaddr(54) <= \<const0>\;
  m_axi_sg_awaddr(53) <= \<const0>\;
  m_axi_sg_awaddr(52) <= \<const0>\;
  m_axi_sg_awaddr(51) <= \<const0>\;
  m_axi_sg_awaddr(50) <= \<const0>\;
  m_axi_sg_awaddr(49) <= \<const0>\;
  m_axi_sg_awaddr(48) <= \<const0>\;
  m_axi_sg_awaddr(47) <= \<const0>\;
  m_axi_sg_awaddr(46) <= \<const0>\;
  m_axi_sg_awaddr(45) <= \<const0>\;
  m_axi_sg_awaddr(44) <= \<const0>\;
  m_axi_sg_awaddr(43) <= \<const0>\;
  m_axi_sg_awaddr(42) <= \<const0>\;
  m_axi_sg_awaddr(41) <= \<const0>\;
  m_axi_sg_awaddr(40) <= \<const0>\;
  m_axi_sg_awaddr(39) <= \<const0>\;
  m_axi_sg_awaddr(38) <= \<const0>\;
  m_axi_sg_awaddr(37) <= \<const0>\;
  m_axi_sg_awaddr(36) <= \<const0>\;
  m_axi_sg_awaddr(35) <= \<const0>\;
  m_axi_sg_awaddr(34) <= \<const0>\;
  m_axi_sg_awaddr(33) <= \<const0>\;
  m_axi_sg_awaddr(32) <= \<const0>\;
  m_axi_sg_awaddr(31) <= \<const0>\;
  m_axi_sg_awaddr(30) <= \<const0>\;
  m_axi_sg_awaddr(29) <= \<const0>\;
  m_axi_sg_awaddr(28) <= \<const0>\;
  m_axi_sg_awaddr(27) <= \<const0>\;
  m_axi_sg_awaddr(26) <= \<const0>\;
  m_axi_sg_awaddr(25) <= \<const0>\;
  m_axi_sg_awaddr(24) <= \<const0>\;
  m_axi_sg_awaddr(23) <= \<const0>\;
  m_axi_sg_awaddr(22) <= \<const0>\;
  m_axi_sg_awaddr(21) <= \<const0>\;
  m_axi_sg_awaddr(20) <= \<const0>\;
  m_axi_sg_awaddr(19) <= \<const0>\;
  m_axi_sg_awaddr(18) <= \<const0>\;
  m_axi_sg_awaddr(17) <= \<const0>\;
  m_axi_sg_awaddr(16) <= \<const0>\;
  m_axi_sg_awaddr(15) <= \<const0>\;
  m_axi_sg_awaddr(14) <= \<const0>\;
  m_axi_sg_awaddr(13) <= \<const0>\;
  m_axi_sg_awaddr(12) <= \<const0>\;
  m_axi_sg_awaddr(11) <= \<const0>\;
  m_axi_sg_awaddr(10) <= \<const0>\;
  m_axi_sg_awaddr(9) <= \<const0>\;
  m_axi_sg_awaddr(8) <= \<const0>\;
  m_axi_sg_awaddr(7) <= \<const0>\;
  m_axi_sg_awaddr(6) <= \<const0>\;
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4) <= \<const0>\;
  m_axi_sg_awaddr(3) <= \<const0>\;
  m_axi_sg_awaddr(2) <= \<const0>\;
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \<const0>\;
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const0>\;
  m_axi_sg_awcache(0) <= \<const0>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \<const0>\;
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awvalid <= \<const0>\;
  m_axi_sg_bready <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axi_sg_wdata(31) <= \<const0>\;
  m_axi_sg_wdata(30) <= \<const0>\;
  m_axi_sg_wdata(29) <= \<const0>\;
  m_axi_sg_wdata(28) <= \<const0>\;
  m_axi_sg_wdata(27) <= \<const0>\;
  m_axi_sg_wdata(26) <= \<const0>\;
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13) <= \<const0>\;
  m_axi_sg_wdata(12) <= \<const0>\;
  m_axi_sg_wdata(11) <= \<const0>\;
  m_axi_sg_wdata(10) <= \<const0>\;
  m_axi_sg_wdata(9) <= \<const0>\;
  m_axi_sg_wdata(8) <= \<const0>\;
  m_axi_sg_wdata(7) <= \<const0>\;
  m_axi_sg_wdata(6) <= \<const0>\;
  m_axi_sg_wdata(5) <= \<const0>\;
  m_axi_sg_wdata(4) <= \<const0>\;
  m_axi_sg_wdata(3) <= \<const0>\;
  m_axi_sg_wdata(2) <= \<const0>\;
  m_axi_sg_wdata(1) <= \<const0>\;
  m_axi_sg_wdata(0) <= \<const0>\;
  m_axi_sg_wlast <= \<const0>\;
  m_axi_sg_wstrb(3) <= \<const0>\;
  m_axi_sg_wstrb(2) <= \<const0>\;
  m_axi_sg_wstrb(1) <= \<const0>\;
  m_axi_sg_wstrb(0) <= \<const0>\;
  m_axi_sg_wvalid <= \<const0>\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_awready\;
\GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP\: entity work.system_axi_cdma_0_0_axi_cdma_simple_wrap
     port map (
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ => s_axi_lite_rvalid,
      axi_cdma_tstvec(2 downto 0) => \^cdma_tvect_out\(3 downto 1),
      cdma_introut => cdma_introut,
      cdma_tvect_out(3 downto 1) => \^cdma_tvect_out\(6 downto 4),
      cdma_tvect_out(0) => \^cdma_tvect_out\(0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(0) => \^m_axi_arburst\(0),
      m_axi_arlen(3 downto 0) => \^m_axi_arlen\(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(0) => \^m_axi_arsize\(1),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(0) => \^m_axi_awburst\(0),
      m_axi_awlen(3 downto 0) => \^m_axi_awlen\(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => \^m_axi_awsize\(1),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(3 downto 0) => s_axi_lite_araddr(5 downto 2),
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(3 downto 0) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awready => \^s_axi_lite_awready\,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_cdma_0_0 is
  port (
    m_axi_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axi_lite_aresetn : in STD_LOGIC;
    cdma_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cdma_tvect_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_cdma_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_cdma_0_0 : entity is "system_axi_cdma_0_0,axi_cdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_cdma_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_axi_cdma_0_0 : entity is "axi_cdma,Vivado 2024.2";
end system_axi_cdma_0_0;

architecture STRUCTURE of system_axi_cdma_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^cdma_tvect_out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^m_axi_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_arsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cdma_tvect_out_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_sg_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_AXI_LITE_IS_ASYNC : integer;
  attribute C_AXI_LITE_IS_ASYNC of U0 : label is 0;
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 256;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_INCLUDE_DRE : integer;
  attribute C_INCLUDE_DRE of U0 : label is 1;
  attribute C_INCLUDE_SF : integer;
  attribute C_INCLUDE_SF of U0 : label is 0;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_cdma";
  attribute C_M_AXI_ADDR_WIDTH : integer;
  attribute C_M_AXI_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MAX_BURST_LEN : integer;
  attribute C_M_AXI_MAX_BURST_LEN of U0 : label is 16;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_READ_ADDR_PIPE_DEPTH : integer;
  attribute C_READ_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 6;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_DATAMOVER_LITE : integer;
  attribute C_USE_DATAMOVER_LITE of U0 : label is 0;
  attribute C_WRITE_ADDR_PIPE_DEPTH : integer;
  attribute C_WRITE_ADDR_PIPE_DEPTH of U0 : label is 4;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of cdma_introut : signal is "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT";
  attribute x_interface_mode : string;
  attribute x_interface_mode of cdma_introut : signal is "master CDMA_INTERRUPT";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of cdma_introut : signal is "XIL_INTERFACENAME CDMA_INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of m_axi_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK";
  attribute x_interface_mode of m_axi_aclk : signal is "slave M_AXI_ACLK";
  attribute x_interface_parameter of m_axi_aclk : signal is "XIL_INTERFACENAME M_AXI_ACLK, ASSOCIATED_BUSIF M_AXI:M_AXI_SG, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_mode of m_axi_arready : signal is "master M_AXI";
  attribute x_interface_parameter of m_axi_arready : signal is "XIL_INTERFACENAME M_AXI, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_mode of s_axi_lite_aclk : signal is "slave S_AXI_LITE_ACLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_mode of s_axi_lite_aresetn : signal is "slave AXI_RESETN";
  attribute x_interface_parameter of s_axi_lite_aresetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_mode of s_axi_lite_awready : signal is "slave S_AXI_LITE";
  attribute x_interface_parameter of s_axi_lite_awready : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99999001, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
begin
  cdma_tvect_out(31) <= \<const0>\;
  cdma_tvect_out(30) <= \<const0>\;
  cdma_tvect_out(29) <= \<const0>\;
  cdma_tvect_out(28) <= \<const0>\;
  cdma_tvect_out(27) <= \<const0>\;
  cdma_tvect_out(26) <= \<const0>\;
  cdma_tvect_out(25) <= \<const0>\;
  cdma_tvect_out(24) <= \<const0>\;
  cdma_tvect_out(23) <= \<const0>\;
  cdma_tvect_out(22) <= \<const0>\;
  cdma_tvect_out(21) <= \<const0>\;
  cdma_tvect_out(20) <= \<const0>\;
  cdma_tvect_out(19) <= \<const0>\;
  cdma_tvect_out(18) <= \<const0>\;
  cdma_tvect_out(17) <= \<const0>\;
  cdma_tvect_out(16) <= \<const0>\;
  cdma_tvect_out(15) <= \<const0>\;
  cdma_tvect_out(14) <= \<const0>\;
  cdma_tvect_out(13) <= \<const0>\;
  cdma_tvect_out(12) <= \<const0>\;
  cdma_tvect_out(11) <= \<const0>\;
  cdma_tvect_out(10) <= \<const0>\;
  cdma_tvect_out(9) <= \<const0>\;
  cdma_tvect_out(8) <= \<const0>\;
  cdma_tvect_out(7) <= \<const0>\;
  cdma_tvect_out(6 downto 0) <= \^cdma_tvect_out\(6 downto 0);
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \^m_axi_arburst\(0);
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3 downto 0) <= \^m_axi_arlen\(3 downto 0);
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \^m_axi_arsize\(1);
  m_axi_arsize(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awburst\(0);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3 downto 0) <= \^m_axi_awlen\(3 downto 0);
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \^m_axi_awsize\(1);
  m_axi_awsize(0) <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.system_axi_cdma_0_0_axi_cdma
     port map (
      cdma_introut => cdma_introut,
      cdma_tvect_out(31 downto 7) => NLW_U0_cdma_tvect_out_UNCONNECTED(31 downto 7),
      cdma_tvect_out(6 downto 0) => \^cdma_tvect_out\(6 downto 0),
      m_axi_aclk => m_axi_aclk,
      m_axi_araddr(63 downto 0) => m_axi_araddr(63 downto 0),
      m_axi_arburst(1) => NLW_U0_m_axi_arburst_UNCONNECTED(1),
      m_axi_arburst(0) => \^m_axi_arburst\(0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 4) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 4),
      m_axi_arlen(3 downto 0) => \^m_axi_arlen\(3 downto 0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arsize(2) => NLW_U0_m_axi_arsize_UNCONNECTED(2),
      m_axi_arsize(1) => \^m_axi_arsize\(1),
      m_axi_arsize(0) => NLW_U0_m_axi_arsize_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(63 downto 0) => m_axi_awaddr(63 downto 0),
      m_axi_awburst(1) => NLW_U0_m_axi_awburst_UNCONNECTED(1),
      m_axi_awburst(0) => \^m_axi_awburst\(0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 4) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 4),
      m_axi_awlen(3 downto 0) => \^m_axi_awlen\(3 downto 0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awsize(2) => NLW_U0_m_axi_awsize_UNCONNECTED(2),
      m_axi_awsize(1) => \^m_axi_awsize\(1),
      m_axi_awsize(0) => NLW_U0_m_axi_awsize_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_sg_araddr(63 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(63 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_awaddr(63 downto 0) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(63 downto 0),
      m_axi_sg_awburst(1 downto 0) => NLW_U0_m_axi_sg_awburst_UNCONNECTED(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => NLW_U0_m_axi_sg_awcache_UNCONNECTED(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => NLW_U0_m_axi_sg_awlen_UNCONNECTED(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => NLW_U0_m_axi_sg_awprot_UNCONNECTED(2 downto 0),
      m_axi_sg_awready => '0',
      m_axi_sg_awsize(2 downto 0) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(2 downto 0),
      m_axi_sg_awvalid => NLW_U0_m_axi_sg_awvalid_UNCONNECTED,
      m_axi_sg_bready => NLW_U0_m_axi_sg_bready_UNCONNECTED,
      m_axi_sg_bresp(1 downto 0) => B"00",
      m_axi_sg_bvalid => '0',
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axi_sg_wdata(31 downto 0) => NLW_U0_m_axi_sg_wdata_UNCONNECTED(31 downto 0),
      m_axi_sg_wlast => NLW_U0_m_axi_sg_wlast_UNCONNECTED,
      m_axi_sg_wready => '0',
      m_axi_sg_wstrb(3 downto 0) => NLW_U0_m_axi_sg_wstrb_UNCONNECTED(3 downto 0),
      m_axi_sg_wvalid => NLW_U0_m_axi_sg_wvalid_UNCONNECTED,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 2) => s_axi_lite_araddr(5 downto 2),
      s_axi_lite_araddr(1 downto 0) => B"00",
      s_axi_lite_aresetn => s_axi_lite_aresetn,
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 2) => s_axi_lite_awaddr(5 downto 2),
      s_axi_lite_awaddr(1 downto 0) => B"00",
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => NLW_U0_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => NLW_U0_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
