{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 24 20:36:03 2016 " "Info: Processing started: Mon Oct 24 20:36:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ROM_RAM -c ROM_RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM_RAM -c ROM_RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sw_clk " "Info: Assuming node \"sw_clk\" is an undefined clock" {  } { { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "sw_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sw_clk memory lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_jt01:auto_generated\|ram_block1a0~porta_address_reg0 memory RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg2 173.13 MHz 5.776 ns Internal " "Info: Clock \"sw_clk\" has Internal fmax of 173.13 MHz between source memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_jt01:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg2\" (period= 5.776 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.467 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_jt01:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y26; Fanout = 8; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_jt01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_jt01.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_jt01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_jt01:auto_generated\|q_a\[2\] 2 MEM M4K_X17_Y26 2 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X17_Y26; Fanout = 2; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_jt01:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "3.761 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|q_a[2] } "NODE_NAME" } "" } } { "db/altsyncram_jt01.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_jt01.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.578 ns) + CELL(0.128 ns) 5.467 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X17_Y25 1 " "Info: 3: + IC(1.578 ns) + CELL(0.128 ns) = 5.467 ns; Loc. = M4K_X17_Y25; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "1.706 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|q_a[2] RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.889 ns ( 71.14 % ) " "Info: Total cell delay = 3.889 ns ( 71.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.578 ns ( 28.86 % ) " "Info: Total interconnect delay = 1.578 ns ( 28.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "5.467 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|q_a[2] RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.467 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|q_a[2] RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } { 0.000ns 0.000ns 1.578ns } { 0.000ns 3.761ns 0.128ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.992 ns + Shortest memory " "Info: + Shortest clock path from clock \"sw_clk\" to destination memory is 2.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.834 ns) 2.992 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X17_Y25 1 " "Info: 3: + IC(1.005 ns) + CELL(0.834 ns) = 2.992 ns; Loc. = M4K_X17_Y25; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "1.839 ns" { sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 61.97 % ) " "Info: Total cell delay = 1.854 ns ( 61.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 38.03 % ) " "Info: Total interconnect delay = 1.138 ns ( 38.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.992 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.992 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.834ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk source 2.995 ns - Longest memory " "Info: - Longest clock path from clock \"sw_clk\" to source memory is 2.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.835 ns) 2.995 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_jt01:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y26 8 " "Info: 3: + IC(1.007 ns) + CELL(0.835 ns) = 2.995 ns; Loc. = M4K_X17_Y26; Fanout = 8; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_jt01:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "1.842 ns" { sw_clk~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_jt01.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_jt01.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 61.94 % ) " "Info: Total cell delay = 1.855 ns ( 61.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 38.06 % ) " "Info: Total interconnect delay = 1.140 ns ( 38.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.995 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.995 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.007ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.992 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.992 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.834ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.995 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.995 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.007ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_jt01.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_jt01.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "5.467 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|q_a[2] RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.467 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|q_a[2] RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } { 0.000ns 0.000ns 1.578ns } { 0.000ns 3.761ns 0.128ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.992 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.992 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg2 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.834ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.995 ns" { sw_clk sw_clk~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.995 ns" { sw_clk sw_clk~combout sw_clk~clkctrl lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_jt01:auto_generated|ram_block1a0~porta_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.007ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg0 wren sw_clk 5.231 ns memory " "Info: tsu for memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"wren\", clock pin = \"sw_clk\") is 5.231 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.177 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.855 ns) 0.855 ns wren 1 PIN PIN_20 14 " "Info: 1: + IC(0.000 ns) + CELL(0.855 ns) = 0.855 ns; Loc. = PIN_20; Fanout = 14; PIN Node = 'wren'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { wren } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 312 -16 152 328 "wren" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.541 ns) + CELL(0.781 ns) 8.177 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X17_Y25 1 " "Info: 2: + IC(6.541 ns) + CELL(0.781 ns) = 8.177 ns; Loc. = M4K_X17_Y25; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "7.322 ns" { wren RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.636 ns ( 20.01 % ) " "Info: Total cell delay = 1.636 ns ( 20.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.541 ns ( 79.99 % ) " "Info: Total interconnect delay = 6.541 ns ( 79.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "8.177 ns" { wren RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.177 ns" { wren wren~combout RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 6.541ns } { 0.000ns 0.855ns 0.781ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.992 ns - Shortest memory " "Info: - Shortest clock path from clock \"sw_clk\" to destination memory is 2.992 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.834 ns) 2.992 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X17_Y25 1 " "Info: 3: + IC(1.005 ns) + CELL(0.834 ns) = 2.992 ns; Loc. = M4K_X17_Y25; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "1.839 ns" { sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 61.97 % ) " "Info: Total cell delay = 1.854 ns ( 61.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 38.03 % ) " "Info: Total interconnect delay = 1.138 ns ( 38.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.992 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.992 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.834ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "8.177 ns" { wren RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.177 ns" { wren wren~combout RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 6.541ns } { 0.000ns 0.855ns 0.781ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.992 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.992 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_datain_reg0 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.834ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sw_clk dataout\[2\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~portb_address_reg0 14.852 ns memory " "Info: tco from clock \"sw_clk\" to destination pin \"dataout\[2\]\" through memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~portb_address_reg0\" is 14.852 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk source 3.036 ns + Longest memory " "Info: + Longest clock path from clock \"sw_clk\" to source memory is 3.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.878 ns) 3.036 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y25 8 " "Info: 3: + IC(1.005 ns) + CELL(0.878 ns) = 3.036 ns; Loc. = M4K_X17_Y25; Fanout = 8; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "1.883 ns" { sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.898 ns ( 62.52 % ) " "Info: Total cell delay = 1.898 ns ( 62.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 37.48 % ) " "Info: Total interconnect delay = 1.138 ns ( 37.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "3.036 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.036 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.878ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.556 ns + Longest memory pin " "Info: + Longest memory to pin delay is 11.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y25; Fanout = 8; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.758 ns) 3.758 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|q_b\[2\] 2 MEM M4K_X17_Y25 1 " "Info: 2: + IC(0.000 ns) + CELL(3.758 ns) = 3.758 ns; Loc. = M4K_X17_Y25; Fanout = 1; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|q_b\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "3.758 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|q_b[2] } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.832 ns) + CELL(2.966 ns) 11.556 ns dataout\[2\] 3 PIN PIN_46 0 " "Info: 3: + IC(4.832 ns) + CELL(2.966 ns) = 11.556 ns; Loc. = PIN_46; Fanout = 0; PIN Node = 'dataout\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "7.798 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|q_b[2] dataout[2] } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 184 832 1008 200 "dataout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.724 ns ( 58.19 % ) " "Info: Total cell delay = 6.724 ns ( 58.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.832 ns ( 41.81 % ) " "Info: Total interconnect delay = 4.832 ns ( 41.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "11.556 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|q_b[2] dataout[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.556 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|q_b[2] dataout[2] } { 0.000ns 0.000ns 4.832ns } { 0.000ns 3.758ns 2.966ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "3.036 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "3.036 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.878ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "11.556 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|q_b[2] dataout[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "11.556 ns" { RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~portb_address_reg0 RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|q_b[2] dataout[2] } { 0.000ns 0.000ns 4.832ns } { 0.000ns 3.758ns 2.966ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_address_reg5 wriadd\[5\] sw_clk -4.107 ns memory " "Info: th for memory \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_address_reg5\" (data pin = \"wriadd\[5\]\", clock pin = \"sw_clk\") is -4.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_clk destination 2.993 ns + Longest memory " "Info: + Longest clock path from clock \"sw_clk\" to destination memory is 2.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.020 ns) 1.020 ns sw_clk 1 CLK PIN_31 1 " "Info: 1: + IC(0.000 ns) + CELL(1.020 ns) = 1.020 ns; Loc. = PIN_31; Fanout = 1; CLK Node = 'sw_clk'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { sw_clk } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.000 ns) 1.153 ns sw_clk~clkctrl 2 COMB CLKCTRL_G2 31 " "Info: 2: + IC(0.133 ns) + CELL(0.000 ns) = 1.153 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'sw_clk~clkctrl'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "0.133 ns" { sw_clk sw_clk~clkctrl } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 200 -16 152 216 "sw_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.835 ns) 2.993 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X17_Y25 0 " "Info: 3: + IC(1.005 ns) + CELL(0.835 ns) = 2.993 ns; Loc. = M4K_X17_Y25; Fanout = 0; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "1.840 ns" { sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 61.98 % ) " "Info: Total cell delay = 1.855 ns ( 61.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 38.02 % ) " "Info: Total interconnect delay = 1.138 ns ( 38.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.993 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.993 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.367 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 7.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns wriadd\[5\] 1 PIN PIN_223 1 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_223; Fanout = 1; PIN Node = 'wriadd\[5\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "" { wriadd[5] } "NODE_NAME" } "" } } { "ROM_RAM.bdf" "" { Schematic "E:/ROM_RAM/ROM_RAM.bdf" { { 64 -16 152 80 "wriadd\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.277 ns) + CELL(0.176 ns) 7.367 ns RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_address_reg5 2 MEM M4K_X17_Y25 0 " "Info: 2: + IC(6.277 ns) + CELL(0.176 ns) = 7.367 ns; Loc. = M4K_X17_Y25; Fanout = 0; MEM Node = 'RAM:inst\|altsyncram:altsyncram_component\|altsyncram_ese1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "6.453 ns" { wriadd[5] RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } "" } } { "db/altsyncram_ese1.tdf" "" { Text "E:/ROM_RAM/db/altsyncram_ese1.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.090 ns ( 14.80 % ) " "Info: Total cell delay = 1.090 ns ( 14.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.277 ns ( 85.20 % ) " "Info: Total interconnect delay = 6.277 ns ( 85.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "7.367 ns" { wriadd[5] RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.367 ns" { wriadd[5] wriadd[5]~combout RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 0.000ns 6.277ns } { 0.000ns 0.914ns 0.176ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "2.993 ns" { sw_clk sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.993 ns" { sw_clk sw_clk~combout sw_clk~clkctrl RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 0.000ns 0.133ns 1.005ns } { 0.000ns 1.020ns 0.000ns 0.835ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "ROM_RAM" "UNKNOWN" "V1" "E:/ROM_RAM/db/ROM_RAM.quartus_db" { Floorplan "E:/ROM_RAM/" "" "7.367 ns" { wriadd[5] RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "7.367 ns" { wriadd[5] wriadd[5]~combout RAM:inst|altsyncram:altsyncram_component|altsyncram_ese1:auto_generated|ram_block1a0~porta_address_reg5 } { 0.000ns 0.000ns 6.277ns } { 0.000ns 0.914ns 0.176ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 24 20:36:03 2016 " "Info: Processing ended: Mon Oct 24 20:36:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
