INFO: [VRFC 10-163] Analyzing VHDL file "D:/Privat/EDS/Projects/Labor/Labor1/Labor1.srcs/sources_1/new/tb_bitaddierer_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_bitaddierer_8'
