v 4
file . "frequency_divider_tb.vhd" "8eaac1148224e5f7af6ddebb000c906f64fef370" "20250518191734.631":
  entity frequency_divider_tb at 1( 0) + 0 on 93;
  architecture testbench of frequency_divider_tb at 7( 109) + 0 on 94;
file . "frequency_divider.vhd" "57267d0770e8f8be8b75146e123dd0fd5fa8b197" "20250518191734.631":
  entity clk_1khz at 1( 0) + 0 on 91;
  architecture behavioral of clk_1khz at 14( 279) + 0 on 92;
