module mult(
input [31:0] x;
input [31:0] y;
input wire clk;
input wire reset;
input wire aluop;
output reg [31:0] hi;
output reg [31:0] lo;
output reg fim;
);

reg [64:0] A;
reg [64:0] S;
reg [64:0] P;
integer n;
reg operando;

initial A = 65'b0;
initial S = 65'b0;
initial P = 65'b0;
initial operando = 0;  
initial cnt = 0;

always @(posedge clk)
begin
    if (!operando && aluop) // mudar p cÃ³digo aluop de 4 bits
    begin
		operando = 1'b1;
	end

	if (reset) 
    begin
		A = 65'b0;
		S = 65'b0;
		P= 65'b0;
		hi = 32'b0;
		lo = 32'b0;
		n = 0;
        operando = 1'b0;
	end
	
	if (operando) 
    begin	
		if(!n)
        begin
			A = {x, 32'b0, 1'b0};
			S = {~x+1, 32'b0, 1'b0};
			P = {32'b0 , y, 1'b0};
			P = P>>>1;
		end 
		else if(n == 32)
        begin
            hi = P[64:33];
			lo = P[32:1];
			n = 0;
			acabou = 2'd1;
			operando = 1'b0;
		end		 
		else 
        begin
			if(P[1:0] == 2'd1)
            begin
				P = P + A;
			end 
			else if(P[1:0]==2'd2)
            begin
				P = P + S;
			end
			P = P>>>1;

		end
		n = n+1;
    end	
end

endmodule
