Analysis & Synthesis report for RelogioDigital
Fri Dec 22 16:27:01 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: RELOGIO:inst|minutos:inst|lpm_divide:Mod0
 14. Parameter Settings for Inferred Entity Instance: CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: RELOGIO:inst|minutos:inst|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: RELOGIO:inst|horas:inst4|lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: RELOGIO:inst|horas:inst4|lpm_divide:Div0
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 22 16:27:01 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; RelogioDigital                                  ;
; Top-level Entity Name              ; projeto                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,175                                           ;
;     Total combinational functions  ; 1,173                                           ;
;     Dedicated logic registers      ; 624                                             ;
; Total registers                    ; 624                                             ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; projeto            ; RelogioDigital     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; Verilog_1995       ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+
; projeto.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/projeto.bdf                ;         ;
; ativador.v                       ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/ativador.v                 ;         ;
; debouncing.v                     ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/debouncing.v               ;         ;
; minutos.v                        ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/minutos.v                  ;         ;
; segundos0.v                      ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/segundos0.v                ;         ;
; segundos1e2.v                    ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/segundos1e2.v              ;         ;
; segundos3.v                      ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/segundos3.v                ;         ;
; horas.v                          ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/horas.v                    ;         ;
; segundos0C.v                     ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/segundos0C.v               ;         ;
; minutosC.v                       ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/minutosC.v                 ;         ;
; horaC.v                          ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/horaC.v                    ;         ;
; CRONOMETRO.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/CRONOMETRO.bdf             ;         ;
; RELOGIO.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/RELOGIO.bdf                ;         ;
; segundos1e2C.v                   ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/segundos1e2C.v             ;         ;
; segundos3C.v                     ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/segundos3C.v               ;         ;
; fdiv.v                           ; yes             ; User Verilog HDL File              ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/fdiv.v                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                              ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                   ;         ;
; db/lpm_divide_25m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/lpm_divide_25m.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/alt_u_div_64f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_05m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/lpm_divide_05m.tdf      ;         ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/sign_div_unsign_7kh.tdf ;         ;
; db/alt_u_div_24f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/alt_u_div_24f.tdf       ;         ;
; db/lpm_divide_vcm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/lpm_divide_vcm.tdf      ;         ;
; db/lpm_divide_tcm.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/db/lpm_divide_tcm.tdf      ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 1,175             ;
;                                             ;                   ;
; Total combinational functions               ; 1173              ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 329               ;
;     -- 3 input functions                    ; 192               ;
;     -- <=2 input functions                  ; 652               ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 702               ;
;     -- arithmetic mode                      ; 471               ;
;                                             ;                   ;
; Total registers                             ; 624               ;
;     -- Dedicated logic registers            ; 624               ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 71                ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Maximum fan-out node                        ; fdiv:inst7|clkout ;
; Maximum fan-out                             ; 592               ;
; Total fan-out                               ; 4596              ;
; Average fan-out                             ; 2.46              ;
+---------------------------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |projeto                                     ; 1173 (0)          ; 624 (0)      ; 0           ; 0            ; 0       ; 0         ; 71   ; 0            ; |projeto                                                                                                                                  ; work         ;
;    |CRONOMETRO:inst1|                        ; 287 (0)           ; 190 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1                                                                                                                 ; work         ;
;       |horaC:inst11|                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|horaC:inst11                                                                                                    ; work         ;
;       |minutosC:inst10|                      ; 73 (65)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|minutosC:inst10                                                                                                 ; work         ;
;          |lpm_divide:Mod0|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_05m:auto_generated|  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Mod0|lpm_divide_05m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_7kh:divider| ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider                       ; work         ;
;                   |alt_u_div_24f:divider|    ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_24f:divider ; work         ;
;       |segundos0C:inst3|                     ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|segundos0C:inst3                                                                                                ; work         ;
;       |segundos1e2C:inst2|                   ; 65 (65)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|segundos1e2C:inst2                                                                                              ; work         ;
;       |segundos1e2C:inst|                    ; 65 (65)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|segundos1e2C:inst                                                                                               ; work         ;
;       |segundos3C:inst4|                     ; 64 (64)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|CRONOMETRO:inst1|segundos3C:inst4                                                                                                ; work         ;
;    |RELOGIO:inst|                            ; 630 (0)           ; 279 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst                                                                                                                     ; work         ;
;       |horas:inst4|                          ; 186 (123)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4                                                                                                         ; work         ;
;          |lpm_divide:Div0|                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4|lpm_divide:Div0                                                                                         ; work         ;
;             |lpm_divide_vcm:auto_generated|  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4|lpm_divide:Div0|lpm_divide_vcm:auto_generated                                                           ; work         ;
;                |sign_div_unsign_9kh:divider| ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider                               ; work         ;
;                   |alt_u_div_64f:divider|    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider         ; work         ;
;          |lpm_divide:Mod0|                   ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4|lpm_divide:Mod0                                                                                         ; work         ;
;             |lpm_divide_25m:auto_generated|  ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4|lpm_divide:Mod0|lpm_divide_25m:auto_generated                                                           ; work         ;
;                |sign_div_unsign_9kh:divider| ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                               ; work         ;
;                   |alt_u_div_64f:divider|    ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|horas:inst4|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider         ; work         ;
;       |minutos:inst|                         ; 187 (124)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst                                                                                                        ; work         ;
;          |lpm_divide:Div0|                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst|lpm_divide:Div0                                                                                        ; work         ;
;             |lpm_divide_vcm:auto_generated|  ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst|lpm_divide:Div0|lpm_divide_vcm:auto_generated                                                          ; work         ;
;                |sign_div_unsign_9kh:divider| ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider                              ; work         ;
;                   |alt_u_div_64f:divider|    ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst|lpm_divide:Div0|lpm_divide_vcm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider        ; work         ;
;          |lpm_divide:Mod0|                   ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst|lpm_divide:Mod0                                                                                        ; work         ;
;             |lpm_divide_25m:auto_generated|  ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated                                                          ; work         ;
;                |sign_div_unsign_9kh:divider| ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider                              ; work         ;
;                   |alt_u_div_64f:divider|    ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|minutos:inst|lpm_divide:Mod0|lpm_divide_25m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider        ; work         ;
;       |segundos0:inst6|                      ; 64 (64)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|segundos0:inst6                                                                                                     ; work         ;
;       |segundos1e2:inst7|                    ; 65 (65)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|segundos1e2:inst7                                                                                                   ; work         ;
;       |segundos1e2:inst8|                    ; 65 (65)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|segundos1e2:inst8                                                                                                   ; work         ;
;       |segundos3:inst9|                      ; 63 (63)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|RELOGIO:inst|segundos3:inst9                                                                                                     ; work         ;
;    |ativador:inst14|                         ; 55 (55)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|ativador:inst14                                                                                                                  ; work         ;
;    |debouncing:inst8|                        ; 75 (75)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|debouncing:inst8                                                                                                                 ; work         ;
;    |debouncing:inst9|                        ; 75 (75)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|debouncing:inst9                                                                                                                 ; work         ;
;    |fdiv:inst7|                              ; 51 (51)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |projeto|fdiv:inst7                                                                                                                       ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+-------------------------------------------------+------------------------------------------------------+
; Register name                                   ; Reason for Removal                                   ;
+-------------------------------------------------+------------------------------------------------------+
; CRONOMETRO:inst1|minutosC:inst10|clockOUT       ; Stuck at GND due to stuck port data_in               ;
; debouncing:inst9|estado                         ; Lost fanout                                          ;
; debouncing:inst8|estado                         ; Lost fanout                                          ;
; CRONOMETRO:inst1|horaC:inst11|count[0..31]      ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|minutosC:inst10|estado         ; Merged with CRONOMETRO:inst1|horaC:inst11|estado     ;
; CRONOMETRO:inst1|horaC:inst11|segundo[1..3]     ; Merged with CRONOMETRO:inst1|horaC:inst11|segundo[0] ;
; CRONOMETRO:inst1|segundos1e2C:inst|estado       ; Merged with CRONOMETRO:inst1|segundos3C:inst4|estado ;
; CRONOMETRO:inst1|segundos1e2C:inst2|estado      ; Merged with CRONOMETRO:inst1|segundos3C:inst4|estado ;
; RELOGIO:inst|segundos1e2:inst8|estado           ; Merged with RELOGIO:inst|segundos3:inst9|estado      ;
; RELOGIO:inst|segundos1e2:inst7|estado           ; Merged with RELOGIO:inst|segundos3:inst9|estado      ;
; RELOGIO:inst|segundos0:inst6|estado             ; Merged with RELOGIO:inst|segundos3:inst9|estado      ;
; CRONOMETRO:inst1|segundos3C:inst4|d             ; Merged with CRONOMETRO:inst1|segundos3C:inst4|a      ;
; RELOGIO:inst|segundos3:inst9|d                  ; Merged with RELOGIO:inst|segundos3:inst9|a           ;
; CRONOMETRO:inst1|horaC:inst11|segundo[0]        ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|minutosC:inst10|b1             ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|minutosC:inst10|g1             ; Stuck at VCC due to stuck port data_in               ;
; CRONOMETRO:inst1|minutosC:inst10|c1             ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|minutosC:inst10|a1             ; Merged with CRONOMETRO:inst1|minutosC:inst10|f1      ;
; CRONOMETRO:inst1|minutosC:inst10|d1             ; Merged with CRONOMETRO:inst1|minutosC:inst10|f1      ;
; CRONOMETRO:inst1|horaC:inst11|e1                ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|d1                ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|c1                ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|b1                ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|a1                ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|f1                ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|g1                ; Stuck at VCC due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|g                 ; Stuck at VCC due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|f                 ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|e                 ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|d                 ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|c                 ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|b                 ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|horaC:inst11|a                 ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|segundos0C:inst3|count[28..31] ; Stuck at GND due to stuck port data_in               ;
; RELOGIO:inst|minutos:inst|count[30,31]          ; Stuck at GND due to stuck port data_in               ;
; RELOGIO:inst|horas:inst4|count[30,31]           ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|segundos0C:inst3|count[25..27] ; Stuck at GND due to stuck port data_in               ;
; CRONOMETRO:inst1|minutosC:inst10|e1             ; Merged with CRONOMETRO:inst1|minutosC:inst10|f1      ;
; CRONOMETRO:inst1|segundos0C:inst3|count[0..24]  ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 103         ;                                                      ;
+-------------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; CRONOMETRO:inst1|minutosC:inst10|clockOUT   ; Stuck at GND              ; CRONOMETRO:inst1|horaC:inst11|count[1], CRONOMETRO:inst1|horaC:inst11|count[2],   ;
;                                             ; due to stuck port data_in ; CRONOMETRO:inst1|horaC:inst11|count[3], CRONOMETRO:inst1|horaC:inst11|count[4],   ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[5], CRONOMETRO:inst1|horaC:inst11|count[6],   ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[7], CRONOMETRO:inst1|horaC:inst11|count[8],   ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[9], CRONOMETRO:inst1|horaC:inst11|count[10],  ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[11], CRONOMETRO:inst1|horaC:inst11|count[12], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[13], CRONOMETRO:inst1|horaC:inst11|count[14], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[15], CRONOMETRO:inst1|horaC:inst11|count[16], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[17], CRONOMETRO:inst1|horaC:inst11|count[18], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[19], CRONOMETRO:inst1|horaC:inst11|count[20], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[21], CRONOMETRO:inst1|horaC:inst11|count[22], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[23], CRONOMETRO:inst1|horaC:inst11|count[24], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[25], CRONOMETRO:inst1|horaC:inst11|count[26], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[27], CRONOMETRO:inst1|horaC:inst11|count[28], ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|count[31]                                           ;
; CRONOMETRO:inst1|segundos0C:inst3|count[31] ; Stuck at GND              ; CRONOMETRO:inst1|segundos0C:inst3|count[27],                                      ;
;                                             ; due to stuck port data_in ; CRONOMETRO:inst1|segundos0C:inst3|count[26],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[25],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[0],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[1],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[2],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[3],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[4],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[5],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[6],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[7],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[8],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[9],                                       ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[10],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[11],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[12],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[13],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[14],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[15],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[16],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[17],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[18],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[19],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[20],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[21],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[22],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[23],                                      ;
;                                             ;                           ; CRONOMETRO:inst1|segundos0C:inst3|count[24]                                       ;
; CRONOMETRO:inst1|horaC:inst11|segundo[0]    ; Stuck at GND              ; CRONOMETRO:inst1|horaC:inst11|e1, CRONOMETRO:inst1|horaC:inst11|d1,               ;
;                                             ; due to stuck port data_in ; CRONOMETRO:inst1|horaC:inst11|c1, CRONOMETRO:inst1|horaC:inst11|b1,               ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|a1, CRONOMETRO:inst1|horaC:inst11|f1,               ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|g1, CRONOMETRO:inst1|horaC:inst11|g,                ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|f, CRONOMETRO:inst1|horaC:inst11|e,                 ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|d, CRONOMETRO:inst1|horaC:inst11|c,                 ;
;                                             ;                           ; CRONOMETRO:inst1|horaC:inst11|b, CRONOMETRO:inst1|horaC:inst11|a                  ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 624   ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 123   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; RELOGIO:inst|horas:inst4|hora[3]       ; 12      ;
; RELOGIO:inst|horas:inst4|hora[2]       ; 14      ;
; RELOGIO:inst|horas:inst4|hora[1]       ; 9       ;
; RELOGIO:inst|horas:inst4|hora[0]       ; 11      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|RELOGIO:inst|segundos1e2:inst7|count[27]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|segundos1e2C:inst|count[5]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|RELOGIO:inst|segundos1e2:inst8|count[29]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|segundos1e2C:inst2|count[24] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|RELOGIO:inst|segundos3:inst9|count[13]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|segundos3C:inst4|count[31]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|minutosC:inst10|count[30]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|RELOGIO:inst|minutos:inst|count[30]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |projeto|RELOGIO:inst|horas:inst4|count[24]            ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|RELOGIO:inst|segundos0:inst6|b                ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|segundos0C:inst3|e           ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|RELOGIO:inst|segundos1e2:inst7|a              ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|segundos1e2C:inst|a          ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|RELOGIO:inst|segundos1e2:inst8|a              ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|segundos1e2C:inst2|e         ;
; 16:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |projeto|RELOGIO:inst|segundos3:inst9|b                ;
; 16:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|segundos3C:inst4|b           ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|RELOGIO:inst|minutos:inst|a                   ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|CRONOMETRO:inst1|minutosC:inst10|a            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |projeto|CRONOMETRO:inst1|minutosC:inst10|f1           ;
; 16:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; Yes        ; |projeto|RELOGIO:inst|horas:inst4|c                    ;
; 64:1               ; 7 bits    ; 294 LEs       ; 42 LEs               ; 252 LEs                ; Yes        ; |projeto|RELOGIO:inst|minutos:inst|a1                  ;
; 64:1               ; 7 bits    ; 294 LEs       ; 42 LEs               ; 252 LEs                ; Yes        ; |projeto|RELOGIO:inst|horas:inst4|e1                   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; Yes        ; |projeto|RELOGIO:inst|minutos:inst|minuto[1]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |projeto|RELOGIO:inst|horas:inst4|hora[4]              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |projeto|RELOGIO:inst|horas:inst4|hora[1]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |projeto|RELOGIO:inst|segundos0:inst6|segundo          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |projeto|CRONOMETRO:inst1|segundos0C:inst3|segundo     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |projeto|RELOGIO:inst|segundos1e2:inst7|segundo        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |projeto|CRONOMETRO:inst1|segundos1e2C:inst|segundo    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |projeto|RELOGIO:inst|segundos1e2:inst8|segundo        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |projeto|CRONOMETRO:inst1|segundos1e2C:inst2|segundo   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |projeto|RELOGIO:inst|segundos3:inst9|segundo          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |projeto|CRONOMETRO:inst1|segundos3C:inst4|segundo     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |projeto|CRONOMETRO:inst1|minutosC:inst10|segundo      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |projeto|RELOGIO:inst|minutos:inst|count               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |projeto|RELOGIO:inst|horas:inst4|count                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RELOGIO:inst|minutos:inst|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_05m ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RELOGIO:inst|minutos:inst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                    ;
+------------------------+----------------+---------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                 ;
; LPM_WIDTHD             ; 4              ; Untyped                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                 ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                          ;
+------------------------+----------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RELOGIO:inst|horas:inst4|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_25m ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RELOGIO:inst|horas:inst4|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_vcm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 22 16:26:57 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RelogioDigital -c RelogioDigital
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file relogiodigital.v
    Info (12023): Found entity 1: RelogioDigital
Info (12021): Found 1 design units, including 1 entities, in source file miliseconds.v
    Info (12023): Found entity 1: miliseconds
Info (12021): Found 1 design units, including 1 entities, in source file digit0to5.v
    Info (12023): Found entity 1: digit0to5
Info (12021): Found 1 design units, including 1 entities, in source file digit0to9.v
    Info (12023): Found entity 1: digit0to9
Info (12021): Found 1 design units, including 1 entities, in source file projeto.bdf
    Info (12023): Found entity 1: projeto
Info (12021): Found 1 design units, including 1 entities, in source file segundos.bdf
    Info (12023): Found entity 1: SEGUNDOS
Info (12021): Found 1 design units, including 1 entities, in source file ativador.v
    Info (12023): Found entity 1: ativador
Info (12021): Found 1 design units, including 1 entities, in source file debouncing.v
    Info (12023): Found entity 1: debouncing
Info (12021): Found 1 design units, including 1 entities, in source file minutos.v
    Info (12023): Found entity 1: minutos
Info (12021): Found 1 design units, including 1 entities, in source file decodificador.v
    Info (12023): Found entity 1: decodificador
Info (12021): Found 1 design units, including 1 entities, in source file segundos0.v
    Info (12023): Found entity 1: segundos0
Info (12021): Found 1 design units, including 1 entities, in source file segundos1e2.v
    Info (12023): Found entity 1: segundos1e2
Info (12021): Found 1 design units, including 1 entities, in source file segundos3.v
    Info (12023): Found entity 1: segundos3
Info (12021): Found 1 design units, including 1 entities, in source file horas.v
    Info (12023): Found entity 1: horas
Info (12021): Found 1 design units, including 1 entities, in source file segundos0c.v
    Info (12023): Found entity 1: segundos0C
Info (12021): Found 1 design units, including 1 entities, in source file minutosc.v
    Info (12023): Found entity 1: minutosC
Warning (10238): Verilog Module Declaration warning at horaC.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "horaC"
Info (12021): Found 1 design units, including 1 entities, in source file horac.v
    Info (12023): Found entity 1: horaC
Info (12021): Found 1 design units, including 1 entities, in source file cronometro.bdf
    Info (12023): Found entity 1: CRONOMETRO
Info (12021): Found 1 design units, including 1 entities, in source file relogio.bdf
    Info (12023): Found entity 1: RELOGIO
Info (12021): Found 1 design units, including 1 entities, in source file segundos1e2c.v
    Info (12023): Found entity 1: segundos1e2C
Info (12021): Found 1 design units, including 1 entities, in source file segundos3c.v
    Info (12023): Found entity 1: segundos3C
Info (12021): Found 1 design units, including 1 entities, in source file fdiv.v
    Info (12023): Found entity 1: fdiv
Info (12127): Elaborating entity "projeto" for the top level hierarchy
Info (12128): Elaborating entity "ativador" for hierarchy "ativador:inst14"
Info (12128): Elaborating entity "RELOGIO" for hierarchy "RELOGIO:inst"
Info (12128): Elaborating entity "segundos0" for hierarchy "RELOGIO:inst|segundos0:inst6"
Warning (10230): Verilog HDL assignment warning at segundos0.v(24): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "segundos1e2" for hierarchy "RELOGIO:inst|segundos1e2:inst7"
Warning (10230): Verilog HDL assignment warning at segundos1e2.v(28): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "segundos3" for hierarchy "RELOGIO:inst|segundos3:inst9"
Warning (10230): Verilog HDL assignment warning at segundos3.v(30): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "minutos" for hierarchy "RELOGIO:inst|minutos:inst"
Warning (10036): Verilog HDL or VHDL warning at minutos.v(6): object "jafoi" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at minutos.v(26): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at minutos.v(43): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at minutos.v(50): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "horas" for hierarchy "RELOGIO:inst|horas:inst4"
Warning (10036): Verilog HDL or VHDL warning at horas.v(6): object "jafoi" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at horas.v(26): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at horas.v(43): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at horas.v(50): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "fdiv" for hierarchy "fdiv:inst7"
Info (12128): Elaborating entity "debouncing" for hierarchy "debouncing:inst8"
Info (12128): Elaborating entity "CRONOMETRO" for hierarchy "CRONOMETRO:inst1"
Info (12128): Elaborating entity "segundos0C" for hierarchy "CRONOMETRO:inst1|segundos0C:inst3"
Warning (10036): Verilog HDL or VHDL warning at segundos0C.v(5): object "jafoi" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at segundos0C.v(25): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "segundos1e2C" for hierarchy "CRONOMETRO:inst1|segundos1e2C:inst"
Warning (10230): Verilog HDL assignment warning at segundos1e2C.v(28): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "segundos3C" for hierarchy "CRONOMETRO:inst1|segundos3C:inst4"
Warning (10230): Verilog HDL assignment warning at segundos3C.v(28): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "minutosC" for hierarchy "CRONOMETRO:inst1|minutosC:inst10"
Warning (10230): Verilog HDL assignment warning at minutosC.v(28): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "horaC" for hierarchy "CRONOMETRO:inst1|horaC:inst11"
Warning (10230): Verilog HDL assignment warning at horaC.v(28): truncated value with size 32 to match size of target (4)
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RELOGIO:inst|minutos:inst|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CRONOMETRO:inst1|minutosC:inst10|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RELOGIO:inst|minutos:inst|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CRONOMETRO:inst1|minutosC:inst10|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RELOGIO:inst|horas:inst4|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "RELOGIO:inst|horas:inst4|Div0"
Info (12130): Elaborated megafunction instantiation "RELOGIO:inst|minutos:inst|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "RELOGIO:inst|minutos:inst|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf
    Info (12023): Found entity 1: lpm_divide_25m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_05m.tdf
    Info (12023): Found entity 1: lpm_divide_05m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf
    Info (12023): Found entity 1: alt_u_div_24f
Info (12130): Elaborated megafunction instantiation "RELOGIO:inst|minutos:inst|lpm_divide:Div0"
Info (12133): Instantiated megafunction "RELOGIO:inst|minutos:inst|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf
    Info (12023): Found entity 1: lpm_divide_vcm
Info (12130): Elaborated megafunction instantiation "CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Div0"
Info (12133): Instantiated megafunction "CRONOMETRO:inst1|minutosC:inst10|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info (12023): Found entity 1: lpm_divide_tcm
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/RelogioDigital.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1528 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 63 output pins
    Info (21061): Implemented 1457 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4620 megabytes
    Info: Processing ended: Fri Dec 22 16:27:01 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aluno/Downloads/ProjetoFinalLCL3/Relogio-Digital-master/Relogio-Digital-master/RelogioDigital.map.smsg.


