$date
	Wed Apr 24 15:03:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module or_4_bit_tb $end
$var wire 1 ! s0 $end
$var parameter 32 " DURATION $end
$var reg 1 # a0 $end
$var reg 1 $ b0 $end
$var reg 1 % c0 $end
$var reg 1 & clk $end
$var reg 1 ' d0 $end
$var reg 2 ( i_b [1:0] $end
$var integer 32 ) i [31:0] $end
$scope module UUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 ' d $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 )
b0 (
x'
0&
x%
x$
x#
x!
$end
#50000
1&
#100000
0&
0#
#150000
1&
#200000
0&
0$
#250000
1&
#300000
0&
0%
#350000
1&
#400000
0!
0&
b1 (
b1 )
0'
#450000
1&
#500000
1!
0&
1#
#550000
1&
#600000
0&
1$
#650000
1&
#700000
0&
1%
#750000
1&
#800000
0&
b10 (
b10 )
1'
#850000
1&
#900000
0&
0#
#950000
1&
#1000000
0&
0$
#1050000
1&
#1100000
0&
0%
#1150000
1&
#1200000
0!
0&
b11 (
b11 )
0'
#1250000
1&
#1300000
1!
0&
1#
#1350000
1&
#1400000
0&
1$
#1450000
1&
#1500000
0&
1%
#1550000
1&
#1600000
0&
b100 )
1'
#1650000
1&
#1700000
0&
#1750000
1&
#1800000
0&
#1850000
1&
#1900000
0&
#1950000
1&
#2000000
0&
#2050000
1&
#2100000
0&
#2150000
1&
#2200000
0&
#2250000
1&
#2300000
0&
#2350000
1&
#2400000
0&
#2450000
1&
#2500000
0&
#2550000
1&
#2600000
0&
