snd_pcm_substream	,	V_56
cpu_to_be32	,	F_9
"Cannot set tx format: %d\n"	,	L_3
snd_pcm_hw_params	,	V_58
ENOMEM	,	V_112
dev_get_drvdata	,	F_33
FSL_SAI_CR2_SYNC	,	V_82
FSL_SAI_CR4_FSE	,	V_43
fsl_sai_set_dai_sysclk_tr	,	F_12
FSL_SAI_CR2_MSEL_MASK	,	V_17
SND_SOC_DAIFMT_I2S	,	V_42
fsl_sai_trigger	,	F_29
dev	,	V_31
FSL_SAI_CR4_MF	,	V_40
big_endian_regs	,	V_5
val	,	V_4
likely	,	F_3
FSL_SAI_RCSR	,	V_84
sai_readl	,	F_1
clk	,	V_30
dma_params_rx	,	V_103
FSL_SAI_CLK_BUS	,	V_18
SND_SOC_DAIFMT_IB_NF	,	V_48
snd_pcm_format_width	,	F_22
FSL_SAI_RMR	,	V_71
be32_to_cpu	,	F_4
params	,	V_59
SNDRV_PCM_TRIGGER_RESUME	,	V_89
FSL_SAI_CR4_FSD_MSTR	,	V_54
FSL_SAI_CR4_FSP	,	V_46
fsl_sai_set_dai_fmt	,	F_19
tcsr	,	V_78
of_node	,	V_108
cmd	,	V_77
GFP_KERNEL	,	V_111
FSL_SAI_CR4_SYWD_MASK	,	V_72
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_90
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_95
maxburst	,	V_117
val_cr4	,	V_35
SND_SOC_DAIFMT_FORMAT_MASK	,	V_41
fsl_sai_startup	,	F_30
val_cr3	,	V_80
SND_DMAENGINE_PCM_FLAG_NO_RESIDUE	,	V_120
val_cr2	,	V_11
SND_SOC_CLOCK_IN	,	V_29
FSL_SAI_RDR	,	V_115
freq	,	V_9
clk_id	,	V_8
val_cr5	,	V_60
snd_soc_dai_set_drvdata	,	F_35
wmb	,	F_8
device_node	,	V_106
FSL_SAI_CLK_MAST1	,	V_20
SNDRV_PCM_TRIGGER_START	,	V_88
SNDRV_PCM_TRIGGER_STOP	,	V_93
__raw_writel	,	F_11
stream	,	V_66
FSL_SAI_CLK_MAST3	,	V_24
FSL_SAI_CLK_MAST2	,	V_22
fsl_sai_dai	,	V_119
FSL_SAI_CR2_BCP	,	V_47
capture_active	,	V_97
__raw_readl	,	F_2
clk_prepare_enable	,	F_15
substream	,	V_57
FSL_SAI_RCR2	,	V_15
fsl_sai_set_dai_fmt_tr	,	F_18
SND_SOC_DAIFMT_MASTER_MASK	,	V_51
FSL_SAI_RCR1	,	V_101
FSL_SAI_RCR4	,	V_38
SND_SOC_DAIFMT_INV_MASK	,	V_44
devm_ioremap_resource	,	F_39
FSL_SAI_RCR3	,	V_87
FSL_SAI_TCSR	,	V_83
rcsr	,	V_79
val_mr	,	V_61
dma_params_tx	,	V_102
FSL_SAI_CR2_BCD_MSTR	,	V_53
SND_SOC_DAIFMT_CBM_CFM	,	V_55
playback_active	,	V_96
FSL_FMT_RECEIVER	,	V_33
FSL_SAI_RCR5	,	V_70
sai_writel	,	F_7
EINVAL	,	V_26
reg_mr	,	V_63
FSL_SAI_CR4_SYWD	,	F_24
of_property_read_bool	,	F_43
FSL_SAI_CR5_WNW	,	F_25
platform_device	,	V_104
SND_SOC_DAIFMT_NB_NF	,	V_50
"Cannot set rx format: %d\n"	,	L_4
FSL_SAI_CR2_MSEL_BUS	,	V_19
FSL_SAI_CR5_FBT	,	F_27
"big-endian-regs"	,	L_7
rmb	,	F_6
__iomem	,	T_2
FSL_SAI_CR5_WNW_MASK	,	V_74
FSL_SAI_MAXBURST_TX	,	V_98
FSL_FMT_TRANSMITTER	,	V_13
dir	,	V_27
fmt	,	V_34
word_width	,	V_65
pdev	,	V_105
SND_SOC_DAIFMT_IB_IF	,	V_45
u32	,	T_1
err_clk	,	V_32
fsl_dir	,	V_10
fsl_sai_dai_probe	,	F_32
ret	,	V_28
FSL_SAI_TCR5	,	V_68
res	,	V_110
FSL_SAI_TCR3	,	V_86
FSL_SAI_TCR4	,	V_37
FSL_SAI_CSR_TERE	,	V_91
FSL_SAI_TCR1	,	V_99
FSL_SAI_TCR2	,	V_14
resource	,	V_109
FSL_SAI_CR3_TRCE	,	V_92
"Cannot get SAI's clock\n"	,	L_6
"big-endian-data"	,	L_8
SND_SOC_DAIFMT_CBS_CFS	,	V_52
PTR_ERR	,	F_41
FSL_SAI_TMR	,	V_69
devm_snd_soc_register_component	,	F_45
cpu_dai	,	V_7
fsl_component	,	V_118
fsl_sai_hw_params	,	F_20
channels	,	V_64
SNDRV_PCM_STREAM_PLAYBACK	,	V_67
params_format	,	F_23
platform_get_resource	,	F_38
devm_snd_dmaengine_pcm_register	,	F_46
params_channels	,	F_21
platform_set_drvdata	,	F_44
devm_kzalloc	,	F_37
np	,	V_107
"Cannot set rx sysclk: %d\n"	,	L_2
FSL_SAI_TDR	,	V_116
FSL_SAI_CR2_MSEL_MCLK1	,	V_21
FSL_SAI_CR2_MSEL_MCLK2	,	V_23
fsl_sai	,	V_1
FSL_SAI_CR2_MSEL_MCLK3	,	V_25
reg_cr5	,	V_62
reg_cr4	,	V_36
reg_cr3	,	V_81
reg_cr2	,	V_12
dev_err	,	F_16
FSL_SAI_MAXBURST_RX	,	V_100
SND_SOC_DAIFMT_NB_IF	,	V_49
cpu_to_le32	,	F_10
le32_to_cpu	,	F_5
sai	,	V_2
big_endian_data	,	V_39
addr	,	V_3
IORESOURCE_MEM	,	V_113
"sai"	,	L_5
FSL_SAI_CR5_W0W	,	F_26
FSL_SAI_CR5_FBT_MASK	,	V_76
devm_clk_get	,	F_42
"Cannot set tx sysclk: %d\n"	,	L_1
start	,	V_114
clk_disable_unprepare	,	F_17
FSL_SAI_CR4_FRSZ_MASK	,	V_73
snd_soc_dai_get_drvdata	,	F_13
snd_soc_dai	,	V_6
fsl_sai_set_dai_sysclk	,	F_14
FSL_SAI_CR4_FRSZ	,	F_28
snd_soc_dai_init_dma_data	,	F_34
FSL_SAI_CSR_FRDE	,	V_85
fsl_sai_probe	,	F_36
fsl_sai_shutdown	,	F_31
SNDRV_PCM_TRIGGER_SUSPEND	,	V_94
FSL_SAI_CR5_W0W_MASK	,	V_75
base	,	V_16
IS_ERR	,	F_40
