// Seed: 1272371668
module module_0 (
    output wor id_0
);
  always_ff
    if (-1) begin : LABEL_0
      begin : LABEL_0
        id_0 = -1;
      end
    end : SymbolIdentifier
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1
);
  tri0 id_3;
  tri1 id_4, id_5, id_6, id_7;
  id_8(
      id_1, 1, id_3 - 1, 'd0, id_5, id_1, 1, (-1), id_0, id_6
  );
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    id_6,
    input logic id_2,
    input logic id_3,
    input tri0 id_4
);
  always_ff id_7 <= id_2;
  assign id_6 = -1;
  initial begin : LABEL_0
    id_6 <= id_6;
  end
endmodule
module module_3 (
    input tri0 id_0,
    input logic id_1,
    input supply0 id_2
);
  wire id_4;
  assign id_5 = id_0 & (1'd0);
  reg id_6, id_7, id_8;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  reg id_9 = 1;
  assign id_5 = id_0;
  always id_7 <= id_1;
  assign id_8 = -1;
  parameter id_10 = 1'd0;
  wire id_11;
  wire id_12;
  bit  id_13;
  assign id_7 = id_9;
  wire id_14;
  timeunit 1ps;
  reg id_15;
  wire id_16;
  integer id_17;
  wire id_18;
  initial id_15 <= 1 == -1;
  assign id_13 = id_15;
endmodule
