-- SPDX-FileCopyrightText: © 2026 FABulous Contributors
-- SPDX-License-Identifier: Apache-2.0

-- See all_ones.vhdl for the `\all\` extended-identifier rationale.

library ieee;
  use ieee.std_logic_1164.all;

entity all_zeros is
  port (
    \all\ : out   std_logic_vector(3 downto 0)
  );
end entity all_zeros;

architecture rtl of all_zeros is

begin

  \all\ <= (others => '0');

end architecture rtl;
