\hypertarget{core__cm4_8h_source}{}\doxysection{core\+\_\+cm4.\+h}
\label{core__cm4_8h_source}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/core\_cm4.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/core\_cm4.h}}
\mbox{\hyperlink{core__cm4_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{10 \textcolor{comment}{/* Copyright (c) 2009 -\/ 2013 ARM LIMITED}}
\DoxyCodeLine{11 \textcolor{comment}{}}
\DoxyCodeLine{12 \textcolor{comment}{   All rights reserved.}}
\DoxyCodeLine{13 \textcolor{comment}{   Redistribution and use in source and binary forms, with or without}}
\DoxyCodeLine{14 \textcolor{comment}{   modification, are permitted provided that the following conditions are met:}}
\DoxyCodeLine{15 \textcolor{comment}{   -\/ Redistributions of source code must retain the above copyright}}
\DoxyCodeLine{16 \textcolor{comment}{     notice, this list of conditions and the following disclaimer.}}
\DoxyCodeLine{17 \textcolor{comment}{   -\/ Redistributions in binary form must reproduce the above copyright}}
\DoxyCodeLine{18 \textcolor{comment}{     notice, this list of conditions and the following disclaimer in the}}
\DoxyCodeLine{19 \textcolor{comment}{     documentation and/or other materials provided with the distribution.}}
\DoxyCodeLine{20 \textcolor{comment}{   -\/ Neither the name of ARM nor the names of its contributors may be used}}
\DoxyCodeLine{21 \textcolor{comment}{     to endorse or promote products derived from this software without}}
\DoxyCodeLine{22 \textcolor{comment}{     specific prior written permission.}}
\DoxyCodeLine{23 \textcolor{comment}{   *}}
\DoxyCodeLine{24 \textcolor{comment}{   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "{}AS IS"{}}}
\DoxyCodeLine{25 \textcolor{comment}{   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE}}
\DoxyCodeLine{26 \textcolor{comment}{   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE}}
\DoxyCodeLine{27 \textcolor{comment}{   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE}}
\DoxyCodeLine{28 \textcolor{comment}{   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR}}
\DoxyCodeLine{29 \textcolor{comment}{   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF}}
\DoxyCodeLine{30 \textcolor{comment}{   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS}}
\DoxyCodeLine{31 \textcolor{comment}{   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN}}
\DoxyCodeLine{32 \textcolor{comment}{   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)}}
\DoxyCodeLine{33 \textcolor{comment}{   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE}}
\DoxyCodeLine{34 \textcolor{comment}{   POSSIBILITY OF SUCH DAMAGE.}}
\DoxyCodeLine{35 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 }
\DoxyCodeLine{38 \textcolor{preprocessor}{\#if defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{39 \textcolor{preprocessor}{ \#pragma system\_include  }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{40 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{41 }
\DoxyCodeLine{42 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{43  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{44 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM4\_H\_GENERIC}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define \_\_CORE\_CM4\_H\_GENERIC}}
\DoxyCodeLine{48 }
\DoxyCodeLine{63 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{64 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{65 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{70 \textcolor{comment}{/*  CMSIS CM4 definitions */}}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION\_MAIN  (0x03)                                   }}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION\_SUB   (0x20)                                   }}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define \_\_CM4\_CMSIS\_VERSION       ((\_\_CM4\_CMSIS\_VERSION\_MAIN << 16) | \(\backslash\)}}
\DoxyCodeLine{74 \textcolor{preprocessor}{                                    \_\_CM4\_CMSIS\_VERSION\_SUB          )     }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                (0x04)                                   }}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#if   defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{80 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{81 \textcolor{preprocessor}{  \#define \_\_INLINE         \_\_inline                                   }}
\DoxyCodeLine{82 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static \_\_inline}}
\DoxyCodeLine{83 }
\DoxyCodeLine{84 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{85 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{86 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{87 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{88 }
\DoxyCodeLine{89 \textcolor{preprocessor}{\#elif defined ( \_\_TMS470\_\_ )}}
\DoxyCodeLine{90 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{91 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{92 }
\DoxyCodeLine{93 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{94 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{95 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{97 }
\DoxyCodeLine{98 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{99 \textcolor{preprocessor}{  \#define \_\_ASM            \_\_asm                                      }}
\DoxyCodeLine{100 \textcolor{preprocessor}{  \#define \_\_INLINE         inline                                     }}
\DoxyCodeLine{101 \textcolor{preprocessor}{  \#define \_\_STATIC\_INLINE  static inline}}
\DoxyCodeLine{102 }
\DoxyCodeLine{103 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{104 }
\DoxyCodeLine{107 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{108 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{109 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{110 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{111 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{112 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{113 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{114 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{115 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{116 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{117 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{118 }
\DoxyCodeLine{119 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{120 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{121 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{122 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{123 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{124 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{125 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{126 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{127 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{128 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{129 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{130 }
\DoxyCodeLine{131 \textcolor{preprocessor}{\#elif defined ( \_\_TMS470\_\_ )}}
\DoxyCodeLine{132 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{133 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{134 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{135 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{136 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{137 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{138 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{139 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{140 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{141 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{142 }
\DoxyCodeLine{143 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{144 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{145 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{146 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{147 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{148 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{149 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{150 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{151 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{152 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{153 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{154 }
\DoxyCodeLine{155 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{156 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{157 \textcolor{preprocessor}{    \#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{158 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1}}
\DoxyCodeLine{159 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{160 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{161 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0}}
\DoxyCodeLine{162 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{163 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{164 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0}}
\DoxyCodeLine{165 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{167 }
\DoxyCodeLine{168 \textcolor{preprocessor}{\#include <stdint.h>}                      \textcolor{comment}{/* standard types definitions                      */}}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#include <\mbox{\hyperlink{core__cm_instr_8h}{core\_cmInstr.h}}>}                \textcolor{comment}{/* Core Instruction Access                         */}}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#include <\mbox{\hyperlink{core__cm_func_8h}{core\_cmFunc.h}}>}                 \textcolor{comment}{/* Core Function Access                            */}}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#include <\mbox{\hyperlink{core__cm4__simd_8h}{core\_cm4\_simd.h}}>}               \textcolor{comment}{/* Compiler specific SIMD Intrinsics               */}}
\DoxyCodeLine{172 }
\DoxyCodeLine{173 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM4\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{174 }
\DoxyCodeLine{175 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{176 }
\DoxyCodeLine{177 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM4\_H\_DEPENDANT}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define \_\_CORE\_CM4\_H\_DEPENDANT}}
\DoxyCodeLine{179 }
\DoxyCodeLine{180 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{182 \textcolor{preprocessor}{  \#ifndef \_\_CM4\_REV}}
\DoxyCodeLine{183 \textcolor{preprocessor}{    \#define \_\_CM4\_REV               0x0000}}
\DoxyCodeLine{184 \textcolor{preprocessor}{    \#warning "{}\_\_CM4\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{185 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{186 }
\DoxyCodeLine{187 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{188 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0}}
\DoxyCodeLine{189 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{190 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{191 }
\DoxyCodeLine{192 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{193 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0}}
\DoxyCodeLine{194 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{195 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{196 }
\DoxyCodeLine{197 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{198 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          4}}
\DoxyCodeLine{199 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{200 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{201 }
\DoxyCodeLine{202 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{203 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0}}
\DoxyCodeLine{204 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{205 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{206 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{207 }
\DoxyCodeLine{208 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{217 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{219 \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{228 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{229 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{230 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{231 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{232 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{233 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{234 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{235 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{236 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{237 \textcolor{comment}{  -\/ Core FPU Register}}
\DoxyCodeLine{238 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{251 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{252 \{}
\DoxyCodeLine{253   \textcolor{keyword}{struct}}
\DoxyCodeLine{254   \{}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M != 0x04)}}
\DoxyCodeLine{256     uint32\_t \_reserved0:27;              }
\DoxyCodeLine{257 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{258     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac58530d3cef56f5dc82028dea20a9a80}{\_reserved0}}:16;              }
\DoxyCodeLine{259     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadcb98a5b9c93b0cb69cdb7af5638f32e}{GE}}:4;                       }
\DoxyCodeLine{260     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac681f266e20b3b3591b961e13633ae13}{\_reserved1}}:7;               }
\DoxyCodeLine{261 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{262     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaee55ed11e5d98610efbab4db41458db1}{Q}}:1;                        }
\DoxyCodeLine{263     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2ab7bc12eeda75cea11a809b09d9c1f6}{V}}:1;                        }
\DoxyCodeLine{264     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac18c05c6c57faaf575df796f0138af0b}{C}}:1;                        }
\DoxyCodeLine{265     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga20b39dff287813f37576596bffd69382}{Z}}:1;                        }
\DoxyCodeLine{266     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga30ec71da5547222e90b09bf41a15a094}{N}}:1;                        }
\DoxyCodeLine{267   \} b;                                   }
\DoxyCodeLine{268   uint32\_t w;                            }
\DoxyCodeLine{269 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{270 }
\DoxyCodeLine{271 }
\DoxyCodeLine{274 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{275 \{}
\DoxyCodeLine{276   \textcolor{keyword}{struct}}
\DoxyCodeLine{277   \{}
\DoxyCodeLine{278     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14ea777ada0fad009d4651f0160d3481}{ISR}}:9;                      }
\DoxyCodeLine{279     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga33571b134d20994a53027f7343c1e61d}{\_reserved0}}:23;              }
\DoxyCodeLine{280   \} b;                                   }
\DoxyCodeLine{281   uint32\_t w;                            }
\DoxyCodeLine{282 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{283 }
\DoxyCodeLine{284 }
\DoxyCodeLine{287 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{288 \{}
\DoxyCodeLine{289   \textcolor{keyword}{struct}}
\DoxyCodeLine{290   \{}
\DoxyCodeLine{291     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga095ad4fd20712136d632680aaef0c21b}{ISR}}:9;                      }
\DoxyCodeLine{292 \textcolor{preprocessor}{\#if (\_\_CORTEX\_M != 0x04)}}
\DoxyCodeLine{293     uint32\_t \_reserved0:15;              }
\DoxyCodeLine{294 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{295     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga49410cfc8dbbf49e4e4ac83aaeb7ba0c}{\_reserved0}}:7;               }
\DoxyCodeLine{296     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d0ec4ccae337c1df5658f8cf4632e76}{GE}}:4;                       }
\DoxyCodeLine{297     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga790056bb6f20ea16cecc784b0dd19ad6}{\_reserved1}}:4;               }
\DoxyCodeLine{298 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{299     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0d75756e692c9fcfd296a2bc7fa3e40d}{T}}:1;                        }
\DoxyCodeLine{300     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1912e5aed27945097bd7ba5a35b964cc}{IT}}:2;                       }
\DoxyCodeLine{301     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9869882e6408088e411ee9d0ce5f8876}{Q}}:1;                        }
\DoxyCodeLine{302     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga56cf4dbe5d05f7c4aec72faf7072a08c}{V}}:1;                        }
\DoxyCodeLine{303     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga580006b83e600b54e196791398a10e99}{C}}:1;                        }
\DoxyCodeLine{304     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac0b0b626d35b6c3465b2ad6bf5fd73a9}{Z}}:1;                        }
\DoxyCodeLine{305     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae8493233ea7fe2fe88035ec8af1fedc4}{N}}:1;                        }
\DoxyCodeLine{306   \} b;                                   }
\DoxyCodeLine{307   uint32\_t w;                            }
\DoxyCodeLine{308 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{309 }
\DoxyCodeLine{310 }
\DoxyCodeLine{313 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{314 \{}
\DoxyCodeLine{315   \textcolor{keyword}{struct}}
\DoxyCodeLine{316   \{}
\DoxyCodeLine{317     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d16582f16362595b1aa55def3bdba81}{nPRIV}}:1;                    }
\DoxyCodeLine{318     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e8e4f5abfd6a28c6fb488063db1241e}{SPSEL}}:1;                    }
\DoxyCodeLine{319     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa700b3605ffdd19951b23b171103c9fa}{FPCA}}:1;                     }
\DoxyCodeLine{320     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3213d064596e3cf77c98d5dba03d2d2d}{\_reserved0}}:29;              }
\DoxyCodeLine{321   \} b;                                   }
\DoxyCodeLine{322   uint32\_t w;                            }
\DoxyCodeLine{323 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{324 }
\DoxyCodeLine{336 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{337 \{}
\DoxyCodeLine{338   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISER[8];                 }
\DoxyCodeLine{339        uint32\_t RESERVED0[24];}
\DoxyCodeLine{340   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICER[8];                 }
\DoxyCodeLine{341        uint32\_t RSERVED1[24];}
\DoxyCodeLine{342   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ISPR[8];                 }
\DoxyCodeLine{343        uint32\_t RESERVED2[24];}
\DoxyCodeLine{344   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICPR[8];                 }
\DoxyCodeLine{345        uint32\_t RESERVED3[24];}
\DoxyCodeLine{346   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IABR[8];                 }
\DoxyCodeLine{347        uint32\_t RESERVED4[56];}
\DoxyCodeLine{348   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  IP[240];                 }
\DoxyCodeLine{349        uint32\_t RESERVED5[644];}
\DoxyCodeLine{350   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t STIR;                    }
\DoxyCodeLine{351 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{352 }
\DoxyCodeLine{353 \textcolor{comment}{/* Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Pos                 0                                          }}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Msk                (0x1FFUL << NVIC\_STIR\_INTID\_Pos)            }}
\DoxyCodeLine{368 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{369 \{}
\DoxyCodeLine{370   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CPUID;                   }
\DoxyCodeLine{371   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ICSR;                    }
\DoxyCodeLine{372   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t VTOR;                    }
\DoxyCodeLine{373   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AIRCR;                   }
\DoxyCodeLine{374   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SCR;                     }
\DoxyCodeLine{375   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CCR;                     }
\DoxyCodeLine{376   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  SHP[12];                 }
\DoxyCodeLine{377   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SHCSR;                   }
\DoxyCodeLine{378   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CFSR;                    }
\DoxyCodeLine{379   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t HFSR;                    }
\DoxyCodeLine{380   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DFSR;                    }
\DoxyCodeLine{381   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMFAR;                   }
\DoxyCodeLine{382   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BFAR;                    }
\DoxyCodeLine{383   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFSR;                    }
\DoxyCodeLine{384   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PFR[2];                  }
\DoxyCodeLine{385   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t DFR;                     }
\DoxyCodeLine{386   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ADR;                     }
\DoxyCodeLine{387   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t MMFR[4];                 }
\DoxyCodeLine{388   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ISAR[5];                 }
\DoxyCodeLine{389        uint32\_t RESERVED0[5];}
\DoxyCodeLine{390   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CPACR;                   }
\DoxyCodeLine{391 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{392 }
\DoxyCodeLine{393 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24                                             }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20                                             }}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16                                             }}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4                                             }}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0                                             }}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL << SCB\_CPUID\_REVISION\_Pos)              }}
\DoxyCodeLine{409 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31                                             }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28                                             }}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27                                             }}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26                                             }}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25                                             }}
\DoxyCodeLine{423 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23                                             }}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22                                             }}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12                                             }}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11                                             }}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0                                             }}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)           }}
\DoxyCodeLine{440 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7                                             }}
\DoxyCodeLine{442 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{444 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{445 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16                                             }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{448 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16                                             }}
\DoxyCodeLine{449 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15                                             }}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Pos              8                                             }}
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Msk             (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)                }}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2                                             }}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1                                             }}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Pos             0                                             }}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Msk            (1UL << SCB\_AIRCR\_VECTRESET\_Pos)               }}
\DoxyCodeLine{466 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4                                             }}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2                                             }}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1                                             }}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{476 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9                                             }}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8                                             }}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4                                             }}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3                                             }}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1                                             }}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Pos          0                                             }}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Msk         (1UL << SCB\_CCR\_NONBASETHRDENA\_Pos)            }}
\DoxyCodeLine{495 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Pos          18                                             }}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Msk          (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)             }}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Pos          17                                             }}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)             }}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Pos          16                                             }}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)             }}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15                                             }}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos       14                                             }}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)          }}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos       13                                             }}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)          }}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Pos       12                                             }}
\DoxyCodeLine{515 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)          }}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11                                             }}
\DoxyCodeLine{518 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10                                             }}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Pos            8                                             }}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Msk           (1UL << SCB\_SHCSR\_MONITORACT\_Pos)              }}
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7                                             }}
\DoxyCodeLine{527 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Pos           3                                             }}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Msk          (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)             }}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Pos           1                                             }}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)             }}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Pos           0                                             }}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)             }}
\DoxyCodeLine{538 \textcolor{comment}{/* SCB Configurable Fault Status Registers Definitions */}}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Pos            16                                             }}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Msk            (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)          }}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Pos             8                                             }}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)            }}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Pos             0                                             }}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_MEMFAULTSR\_Pos)            }}
\DoxyCodeLine{548 \textcolor{comment}{/* SCB Hard Fault Status Registers Definitions */}}
\DoxyCodeLine{549 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Pos              31                                             }}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Msk              (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)                 }}
\DoxyCodeLine{552 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Pos                30                                             }}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Msk                (1UL << SCB\_HFSR\_FORCED\_Pos)                   }}
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Pos                1                                             }}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Msk               (1UL << SCB\_HFSR\_VECTTBL\_Pos)                  }}
\DoxyCodeLine{558 \textcolor{comment}{/* SCB Debug Fault Status Register Definitions */}}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Pos               4                                             }}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Msk              (1UL << SCB\_DFSR\_EXTERNAL\_Pos)                 }}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Pos                 3                                             }}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Msk                (1UL << SCB\_DFSR\_VCATCH\_Pos)                   }}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Pos                2                                             }}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Msk               (1UL << SCB\_DFSR\_DWTTRAP\_Pos)                  }}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Pos                   1                                             }}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Msk                  (1UL << SCB\_DFSR\_BKPT\_Pos)                     }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Pos                 0                                             }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Msk                (1UL << SCB\_DFSR\_HALTED\_Pos)                   }}
\DoxyCodeLine{585 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{586 \{}
\DoxyCodeLine{587        uint32\_t RESERVED0[1];}
\DoxyCodeLine{588   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ICTR;                    }
\DoxyCodeLine{589   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaacadedade30422fed705e8dfc8e6cd8d}{ACTLR}};                   }
\DoxyCodeLine{590 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{591 }
\DoxyCodeLine{592 \textcolor{comment}{/* Interrupt Controller Type Register Definitions */}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Pos         0                                          }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Msk        (0xFUL << SCnSCB\_ICTR\_INTLINESNUM\_Pos)      }}
\DoxyCodeLine{596 \textcolor{comment}{/* Auxiliary Control Register Definitions */}}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISOOFP\_Pos            9                                          }}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISOOFP\_Msk           (1UL << SCnSCB\_ACTLR\_DISOOFP\_Pos)           }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFPCA\_Pos            8                                          }}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFPCA\_Msk           (1UL << SCnSCB\_ACTLR\_DISFPCA\_Pos)           }}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFOLD\_Pos            2                                          }}
\DoxyCodeLine{604 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFOLD\_Msk           (1UL << SCnSCB\_ACTLR\_DISFOLD\_Pos)           }}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDEFWBUF\_Pos         1                                          }}
\DoxyCodeLine{607 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDEFWBUF\_Msk        (1UL << SCnSCB\_ACTLR\_DISDEFWBUF\_Pos)        }}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Pos         0                                          }}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Msk        (1UL << SCnSCB\_ACTLR\_DISMCYCINT\_Pos)        }}
\DoxyCodeLine{623 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{624 \{}
\DoxyCodeLine{625   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{626   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t LOAD;                    }
\DoxyCodeLine{627   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t VAL;                     }
\DoxyCodeLine{628   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CALIB;                   }
\DoxyCodeLine{629 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{630 }
\DoxyCodeLine{631 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16                                             }}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{635 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2                                             }}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1                                             }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0                                             }}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL << SysTick\_CTRL\_ENABLE\_Pos)               }}
\DoxyCodeLine{644 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0                                             }}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)        }}
\DoxyCodeLine{648 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0                                             }}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)        }}
\DoxyCodeLine{652 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{653 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31                                             }}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30                                             }}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0                                             }}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)        }}
\DoxyCodeLine{673 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{674 \{}
\DoxyCodeLine{675   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  \textcolor{keyword}{union}}
\DoxyCodeLine{676   \{}
\DoxyCodeLine{677     \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint8\_t    \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2b3b96d5006672e17ade9879ffd9b23}{u8}};                  }
\DoxyCodeLine{678     \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint16\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga28d82a30d652ffbc6e2d374e3d695c31}{u16}};                 }
\DoxyCodeLine{679     \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga41ba216e122636c892e676b0e6db67f0}{u32}};                 }
\DoxyCodeLine{680   \}  PORT [32];                          }
\DoxyCodeLine{681        uint32\_t RESERVED0[864];}
\DoxyCodeLine{682   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TER;                     }
\DoxyCodeLine{683        uint32\_t RESERVED1[15];}
\DoxyCodeLine{684   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TPR;                     }
\DoxyCodeLine{685        uint32\_t RESERVED2[15];}
\DoxyCodeLine{686   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t TCR;                     }
\DoxyCodeLine{687        uint32\_t RESERVED3[29];}
\DoxyCodeLine{688   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t IWR;                     }
\DoxyCodeLine{689   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t IRR;                     }
\DoxyCodeLine{690   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t IMCR;                    }
\DoxyCodeLine{691        uint32\_t RESERVED4[43];}
\DoxyCodeLine{692   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t LAR;                     }
\DoxyCodeLine{693   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t LSR;                     }
\DoxyCodeLine{694        uint32\_t RESERVED5[6];}
\DoxyCodeLine{695   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID4;                    }
\DoxyCodeLine{696   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID5;                    }
\DoxyCodeLine{697   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID6;                    }
\DoxyCodeLine{698   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID7;                    }
\DoxyCodeLine{699   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID0;                    }
\DoxyCodeLine{700   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID1;                    }
\DoxyCodeLine{701   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID2;                    }
\DoxyCodeLine{702   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PID3;                    }
\DoxyCodeLine{703   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CID0;                    }
\DoxyCodeLine{704   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CID1;                    }
\DoxyCodeLine{705   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CID2;                    }
\DoxyCodeLine{706   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t CID3;                    }
\DoxyCodeLine{707 \} \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};}
\DoxyCodeLine{708 }
\DoxyCodeLine{709 \textcolor{comment}{/* ITM Trace Privilege Register Definitions */}}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Pos                0                                             }}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Msk               (0xFUL << ITM\_TPR\_PRIVMASK\_Pos)                }}
\DoxyCodeLine{713 \textcolor{comment}{/* ITM Trace Control Register Definitions */}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Pos                   23                                             }}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Msk                   (1UL << ITM\_TCR\_BUSY\_Pos)                      }}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define ITM\_TCR\_TraceBusID\_Pos             16                                             }}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define ITM\_TCR\_TraceBusID\_Msk             (0x7FUL << ITM\_TCR\_TraceBusID\_Pos)             }}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Pos                10                                             }}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Msk                (3UL << ITM\_TCR\_GTSFREQ\_Pos)                   }}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Pos              8                                             }}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Msk             (3UL << ITM\_TCR\_TSPrescale\_Pos)                }}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Pos                  4                                             }}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Msk                 (1UL << ITM\_TCR\_SWOENA\_Pos)                    }}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Pos                  3                                             }}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Msk                 (1UL << ITM\_TCR\_DWTENA\_Pos)                    }}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Pos                 2                                             }}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Msk                (1UL << ITM\_TCR\_SYNCENA\_Pos)                   }}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Pos                   1                                             }}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Msk                  (1UL << ITM\_TCR\_TSENA\_Pos)                     }}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Pos                  0                                             }}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Msk                 (1UL << ITM\_TCR\_ITMENA\_Pos)                    }}
\DoxyCodeLine{741 \textcolor{comment}{/* ITM Integration Write Register Definitions */}}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Pos                0                                             }}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Msk               (1UL << ITM\_IWR\_ATVALIDM\_Pos)                  }}
\DoxyCodeLine{745 \textcolor{comment}{/* ITM Integration Read Register Definitions */}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Pos                0                                             }}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Msk               (1UL << ITM\_IRR\_ATREADYM\_Pos)                  }}
\DoxyCodeLine{749 \textcolor{comment}{/* ITM Integration Mode Control Register Definitions */}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Pos            0                                             }}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Msk           (1UL << ITM\_IMCR\_INTEGRATION\_Pos)              }}
\DoxyCodeLine{753 \textcolor{comment}{/* ITM Lock Status Register Definitions */}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Pos                 2                                             }}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Msk                (1UL << ITM\_LSR\_ByteAcc\_Pos)                   }}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Pos                  1                                             }}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Msk                 (1UL << ITM\_LSR\_Access\_Pos)                    }}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Pos                 0                                             }}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Msk                (1UL << ITM\_LSR\_Present\_Pos)                    }\textcolor{comment}{/* end of group CMSIS\_ITM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{764 }
\DoxyCodeLine{765 }
\DoxyCodeLine{774 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{775 \{}
\DoxyCodeLine{776   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{777   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CYCCNT;                  }
\DoxyCodeLine{778   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CPICNT;                  }
\DoxyCodeLine{779   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXCCNT;                  }
\DoxyCodeLine{780   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SLEEPCNT;                }
\DoxyCodeLine{781   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t LSUCNT;                  }
\DoxyCodeLine{782   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FOLDCNT;                 }
\DoxyCodeLine{783   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t PCSR;                    }
\DoxyCodeLine{784   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t COMP0;                   }
\DoxyCodeLine{785   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MASK0;                   }
\DoxyCodeLine{786   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FUNCTION0;               }
\DoxyCodeLine{787        uint32\_t RESERVED0[1];}
\DoxyCodeLine{788   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t COMP1;                   }
\DoxyCodeLine{789   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MASK1;                   }
\DoxyCodeLine{790   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FUNCTION1;               }
\DoxyCodeLine{791        uint32\_t RESERVED1[1];}
\DoxyCodeLine{792   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t COMP2;                   }
\DoxyCodeLine{793   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MASK2;                   }
\DoxyCodeLine{794   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FUNCTION2;               }
\DoxyCodeLine{795        uint32\_t RESERVED2[1];}
\DoxyCodeLine{796   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t COMP3;                   }
\DoxyCodeLine{797   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MASK3;                   }
\DoxyCodeLine{798   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FUNCTION3;               }
\DoxyCodeLine{799 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{800 }
\DoxyCodeLine{801 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28                                          }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27                                          }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26                                          }}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25                                          }}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24                                          }}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Pos             22                                          }}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)           }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Pos            21                                          }}
\DoxyCodeLine{821 \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Msk            (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)          }}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Pos             20                                          }}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Msk             (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)           }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Pos           19                                          }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Msk           (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)         }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Pos             18                                          }}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)           }}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Pos             17                                          }}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)           }}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Pos             16                                          }}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Msk             (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)           }}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Pos            12                                          }}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Msk            (0x1UL << DWT\_CTRL\_PCSAMPLENA\_Pos)          }}
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Pos               10                                          }}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Msk               (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)             }}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Pos                 9                                          }}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Msk                (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)              }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Pos               5                                          }}
\DoxyCodeLine{848 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Msk              (0xFUL << DWT\_CTRL\_POSTINIT\_Pos)            }}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Pos             1                                          }}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Msk            (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)          }}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Pos              0                                          }}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCCNTENA\_Pos)           }}
\DoxyCodeLine{856 \textcolor{comment}{/* DWT CPI Count Register Definitions */}}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Pos               0                                          }}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Msk              (0xFFUL << DWT\_CPICNT\_CPICNT\_Pos)           }}
\DoxyCodeLine{860 \textcolor{comment}{/* DWT Exception Overhead Count Register Definitions */}}
\DoxyCodeLine{861 \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Pos               0                                          }}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Msk              (0xFFUL << DWT\_EXCCNT\_EXCCNT\_Pos)           }}
\DoxyCodeLine{864 \textcolor{comment}{/* DWT Sleep Count Register Definitions */}}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Pos           0                                          }}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Msk          (0xFFUL << DWT\_SLEEPCNT\_SLEEPCNT\_Pos)       }}
\DoxyCodeLine{868 \textcolor{comment}{/* DWT LSU Count Register Definitions */}}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Pos               0                                          }}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Msk              (0xFFUL << DWT\_LSUCNT\_LSUCNT\_Pos)           }}
\DoxyCodeLine{872 \textcolor{comment}{/* DWT Folded-\/instruction Count Register Definitions */}}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Pos             0                                          }}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Msk            (0xFFUL << DWT\_FOLDCNT\_FOLDCNT\_Pos)         }}
\DoxyCodeLine{876 \textcolor{comment}{/* DWT Comparator Mask Register Definitions */}}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define DWT\_MASK\_MASK\_Pos                   0                                          }}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define DWT\_MASK\_MASK\_Msk                  (0x1FUL << DWT\_MASK\_MASK\_Pos)               }}
\DoxyCodeLine{880 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24                                          }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR1\_Pos        16                                          }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR1\_Msk        (0xFUL << DWT\_FUNCTION\_DATAVADDR1\_Pos)      }}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR0\_Pos        12                                          }}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR0\_Msk        (0xFUL << DWT\_FUNCTION\_DATAVADDR0\_Pos)      }}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10                                          }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_LNK1ENA\_Pos            9                                          }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_LNK1ENA\_Msk           (0x1UL << DWT\_FUNCTION\_LNK1ENA\_Pos)         }}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVMATCH\_Pos         8                                          }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVMATCH\_Msk        (0x1UL << DWT\_FUNCTION\_DATAVMATCH\_Pos)      }}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_CYCMATCH\_Pos           7                                          }}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_CYCMATCH\_Msk          (0x1UL << DWT\_FUNCTION\_CYCMATCH\_Pos)        }}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_EMITRANGE\_Pos          5                                          }}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_EMITRANGE\_Msk         (0x1UL << DWT\_FUNCTION\_EMITRANGE\_Pos)       }}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_FUNCTION\_Pos           0                                          }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_FUNCTION\_Msk          (0xFUL << DWT\_FUNCTION\_FUNCTION\_Pos)         }\textcolor{comment}{/* end of group CMSIS\_DWT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{909 }
\DoxyCodeLine{910 }
\DoxyCodeLine{919 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{920 \{}
\DoxyCodeLine{921   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SSPSR;                   }
\DoxyCodeLine{922   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CSPSR;                   }
\DoxyCodeLine{923        uint32\_t RESERVED0[2];}
\DoxyCodeLine{924   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ACPR;                    }
\DoxyCodeLine{925        uint32\_t RESERVED1[55];}
\DoxyCodeLine{926   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SPPR;                    }
\DoxyCodeLine{927        uint32\_t RESERVED2[131];}
\DoxyCodeLine{928   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t FFSR;                    }
\DoxyCodeLine{929   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FFCR;                    }
\DoxyCodeLine{930   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t FSCR;                    }
\DoxyCodeLine{931        uint32\_t RESERVED3[759];}
\DoxyCodeLine{932   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t TRIGGER;                 }
\DoxyCodeLine{933   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t FIFO0;                   }
\DoxyCodeLine{934   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ITATBCTR2;               }
\DoxyCodeLine{935        uint32\_t RESERVED4[1];}
\DoxyCodeLine{936   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t ITATBCTR0;               }
\DoxyCodeLine{937   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t FIFO1;                   }
\DoxyCodeLine{938   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t ITCTRL;                  }
\DoxyCodeLine{939        uint32\_t RESERVED5[39];}
\DoxyCodeLine{940   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CLAIMSET;                }
\DoxyCodeLine{941   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CLAIMCLR;                }
\DoxyCodeLine{942        uint32\_t RESERVED7[8];}
\DoxyCodeLine{943   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t DEVID;                   }
\DoxyCodeLine{944   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t DEVTYPE;                 }
\DoxyCodeLine{945 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{946 }
\DoxyCodeLine{947 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Pos              0                                          }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Msk             (0x1FFFUL << TPI\_ACPR\_PRESCALER\_Pos)        }}
\DoxyCodeLine{951 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0                                          }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL << TPI\_SPPR\_TXMODE\_Pos)              }}
\DoxyCodeLine{955 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3                                          }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2                                          }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1                                          }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0                                          }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL << TPI\_FFSR\_FlInProg\_Pos)            }}
\DoxyCodeLine{968 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8                                          }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1                                          }}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{975 \textcolor{comment}{/* TPI TRIGGER Register Definitions */}}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Pos             0                                          }}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Msk            (0x1UL << TPI\_TRIGGER\_TRIGGER\_Pos)          }}
\DoxyCodeLine{979 \textcolor{comment}{/* TPI Integration ETM Data Register Definitions (FIFO0) */}}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Pos          29                                          }}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Pos        27                                          }}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Pos          26                                          }}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Pos        24                                          }}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Pos                 16                                          }}
\DoxyCodeLine{993 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM2\_Pos)              }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Pos                  8                                          }}
\DoxyCodeLine{996 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM1\_Pos)              }}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Pos                  0                                          }}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM0\_Pos)              }}
\DoxyCodeLine{1001 \textcolor{comment}{/* TPI ITATBCTR2 Register Definitions */}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY\_Pos           0                                          }}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY\_Msk          (0x1UL << TPI\_ITATBCTR2\_ATREADY\_Pos)        }}
\DoxyCodeLine{1005 \textcolor{comment}{/* TPI Integration ITM Data Register Definitions (FIFO1) */}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Pos          29                                          }}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Pos        27                                          }}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Pos          26                                          }}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Pos        24                                          }}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Pos                 16                                          }}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM2\_Pos)              }}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Pos                  8                                          }}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)              }}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Pos                  0                                          }}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM0\_Pos)              }}
\DoxyCodeLine{1027 \textcolor{comment}{/* TPI ITATBCTR0 Register Definitions */}}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY\_Pos           0                                          }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY\_Msk          (0x1UL << TPI\_ITATBCTR0\_ATREADY\_Pos)        }}
\DoxyCodeLine{1031 \textcolor{comment}{/* TPI Integration Mode Control Register Definitions */}}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Pos                 0                                          }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Msk                (0x1UL << TPI\_ITCTRL\_Mode\_Pos)              }}
\DoxyCodeLine{1035 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11                                          }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10                                          }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{1042 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9                                          }}
\DoxyCodeLine{1043 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Pos              6                                          }}
\DoxyCodeLine{1046 \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Msk             (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)           }}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Pos             5                                          }}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Msk            (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)          }}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Pos          0                                          }}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Msk         (0x1FUL << TPI\_DEVID\_NrTraceInput\_Pos)      }}
\DoxyCodeLine{1054 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             0                                          }}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL << TPI\_DEVTYPE\_SubType\_Pos)          }}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           4                                          }}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)         }\textcolor{comment}{/* end of group CMSIS\_TPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1062 }
\DoxyCodeLine{1063 }
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{1073 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1074 \{}
\DoxyCodeLine{1075   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t TYPE;                    }
\DoxyCodeLine{1076   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t CTRL;                    }
\DoxyCodeLine{1077   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RNR;                     }
\DoxyCodeLine{1078   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR;                    }
\DoxyCodeLine{1079   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR;                    }
\DoxyCodeLine{1080   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A1;                 }
\DoxyCodeLine{1081   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A1;                 }
\DoxyCodeLine{1082   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A2;                 }
\DoxyCodeLine{1083   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A2;                 }
\DoxyCodeLine{1084   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RBAR\_A3;                 }
\DoxyCodeLine{1085   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RASR\_A3;                 }
\DoxyCodeLine{1086 \} MPU\_Type;}
\DoxyCodeLine{1087 }
\DoxyCodeLine{1088 \textcolor{comment}{/* MPU Type Register */}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16                                             }}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8                                             }}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0                                             }}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL << MPU\_TYPE\_SEPARATE\_Pos)                 }}
\DoxyCodeLine{1098 \textcolor{comment}{/* MPU Control Register */}}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2                                             }}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1                                             }}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0                                             }}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL << MPU\_CTRL\_ENABLE\_Pos)                   }}
\DoxyCodeLine{1108 \textcolor{comment}{/* MPU Region Number Register */}}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0                                             }}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL << MPU\_RNR\_REGION\_Pos)                 }}
\DoxyCodeLine{1112 \textcolor{comment}{/* MPU Region Base Address Register */}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   5                                             }}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_ADDR\_Pos)             }}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4                                             }}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0                                             }}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL << MPU\_RBAR\_REGION\_Pos)                 }}
\DoxyCodeLine{1122 \textcolor{comment}{/* MPU Region Attribute and Size Register */}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Pos                 16                                             }}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Msk                 (0xFFFFUL << MPU\_RASR\_ATTRS\_Pos)               }}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28                                             }}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24                                             }}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (0x7UL << MPU\_RASR\_AP\_Pos)                     }}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19                                             }}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (0x7UL << MPU\_RASR\_TEX\_Pos)                    }}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18                                             }}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17                                             }}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16                                             }}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8                                             }}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1                                             }}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Pos                 0                                             }}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Msk                (1UL << MPU\_RASR\_ENABLE\_Pos)                   }}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1155 }
\DoxyCodeLine{1156 }
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{1166 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1167 \{}
\DoxyCodeLine{1168        uint32\_t RESERVED0[1];}
\DoxyCodeLine{1169   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FPCCR;                   }
\DoxyCodeLine{1170   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FPCAR;                   }
\DoxyCodeLine{1171   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FPDSCR;                  }
\DoxyCodeLine{1172   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t MVFR0;                   }
\DoxyCodeLine{1173   \mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  uint32\_t MVFR1;                   }
\DoxyCodeLine{1174 \} FPU\_Type;}
\DoxyCodeLine{1175 }
\DoxyCodeLine{1176 \textcolor{comment}{/* Floating-\/Point Context Control Register */}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Pos                31                                             }}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Msk                (1UL << FPU\_FPCCR\_ASPEN\_Pos)                   }}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Pos                30                                             }}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Msk                (1UL << FPU\_FPCCR\_LSPEN\_Pos)                   }}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Pos                8                                             }}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Msk               (1UL << FPU\_FPCCR\_MONRDY\_Pos)                  }}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Pos                 6                                             }}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Msk                (1UL << FPU\_FPCCR\_BFRDY\_Pos)                   }}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Pos                 5                                             }}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Msk                (1UL << FPU\_FPCCR\_MMRDY\_Pos)                   }}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Pos                 4                                             }}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Msk                (1UL << FPU\_FPCCR\_HFRDY\_Pos)                   }}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Pos                3                                             }}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Msk               (1UL << FPU\_FPCCR\_THREAD\_Pos)                  }}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Pos                  1                                             }}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Msk                 (1UL << FPU\_FPCCR\_USER\_Pos)                    }}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Pos                0                                             }}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Msk               (1UL << FPU\_FPCCR\_LSPACT\_Pos)                  }}
\DoxyCodeLine{1204 \textcolor{comment}{/* Floating-\/Point Context Address Register */}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Pos               3                                             }}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Msk              (0x1FFFFFFFUL << FPU\_FPCAR\_ADDRESS\_Pos)        }}
\DoxyCodeLine{1208 \textcolor{comment}{/* Floating-\/Point Default Status Control Register */}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Pos                 26                                             }}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Msk                 (1UL << FPU\_FPDSCR\_AHP\_Pos)                    }}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Pos                  25                                             }}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Msk                  (1UL << FPU\_FPDSCR\_DN\_Pos)                     }}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Pos                  24                                             }}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Msk                  (1UL << FPU\_FPDSCR\_FZ\_Pos)                     }}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Pos               22                                             }}
\DoxyCodeLine{1219 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Msk               (3UL << FPU\_FPDSCR\_RMode\_Pos)                  }}
\DoxyCodeLine{1221 \textcolor{comment}{/* Media and FP Feature Register 0 */}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Pos    28                                             }}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Msk    (0xFUL << FPU\_MVFR0\_FP\_rounding\_modes\_Pos)     }}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Pos        24                                             }}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Msk        (0xFUL << FPU\_MVFR0\_Short\_vectors\_Pos)         }}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Pos          20                                             }}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Msk          (0xFUL << FPU\_MVFR0\_Square\_root\_Pos)           }}
\DoxyCodeLine{1231 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Pos               16                                             }}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Msk               (0xFUL << FPU\_MVFR0\_Divide\_Pos)                }}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Pos    12                                             }}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Msk    (0xFUL << FPU\_MVFR0\_FP\_excep\_trapping\_Pos)     }}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Pos      8                                             }}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Double\_precision\_Pos)      }}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Pos      4                                             }}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Single\_precision\_Pos)      }}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Pos      0                                             }}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Msk     (0xFUL << FPU\_MVFR0\_A\_SIMD\_registers\_Pos)      }}
\DoxyCodeLine{1246 \textcolor{comment}{/* Media and FP Feature Register 1 */}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Pos         28                                             }}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Msk         (0xFUL << FPU\_MVFR1\_FP\_fused\_MAC\_Pos)          }}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Pos              24                                             }}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Msk              (0xFUL << FPU\_MVFR1\_FP\_HPFP\_Pos)               }}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Pos            4                                             }}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Msk           (0xFUL << FPU\_MVFR1\_D\_NaN\_mode\_Pos)            }}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Pos              0                                             }}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Msk             (0xFUL << FPU\_MVFR1\_FtZ\_mode\_Pos)              }}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1261 }
\DoxyCodeLine{1262 }
\DoxyCodeLine{1271 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1272 \{}
\DoxyCodeLine{1273   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DHCSR;                   }
\DoxyCodeLine{1274   \mbox{\hyperlink{core__cm4_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O}}  uint32\_t DCRSR;                   }
\DoxyCodeLine{1275   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DCRDR;                   }
\DoxyCodeLine{1276   \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DEMCR;                   }
\DoxyCodeLine{1277 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{1278 }
\DoxyCodeLine{1279 \textcolor{comment}{/* Debug Halting Control and Status Register */}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16                                             }}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25                                             }}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24                                             }}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19                                             }}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18                                             }}
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17                                             }}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16                                             }}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos     5                                             }}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk    (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)       }}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3                                             }}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2                                             }}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1                                             }}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0                                             }}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)         }}
\DoxyCodeLine{1316 \textcolor{comment}{/* Debug Core Register Selector Register */}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16                                             }}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0                                             }}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL << CoreDebug\_DCRSR\_REGSEL\_Pos)         }}
\DoxyCodeLine{1323 \textcolor{comment}{/* Debug Exception and Monitor Control Register */}}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Pos         24                                             }}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Msk         (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)            }}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Pos        19                                             }}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Msk        (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)           }}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Pos       18                                             }}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)          }}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Pos       17                                             }}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)          }}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Pos         16                                             }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Msk         (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)            }}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10                                             }}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos       9                                             }}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)         }}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos       8                                             }}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)         }}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos      7                                             }}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)        }}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos       6                                             }}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)         }}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos      5                                             }}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)        }}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos        4                                             }}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk       (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)          }}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0                                             }}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL << CoreDebug\_DEMCR\_VC\_CORERESET\_Pos)      }}
\DoxyCodeLine{1372 \textcolor{comment}{/* Memory mapping of Cortex-\/M4 Hardware */}}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define ITM\_BASE            (0xE0000000UL)                            }}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define DWT\_BASE            (0xE0001000UL)                            }}
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define TPI\_BASE            (0xE0040000UL)                            }}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define CoreDebug\_BASE      (0xE000EDF0UL)                            }}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE      )   }}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define ITM                 ((ITM\_Type       *)     ITM\_BASE      )   }}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define DWT                 ((DWT\_Type       *)     DWT\_BASE      )   }}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define TPI                 ((TPI\_Type       *)     TPI\_BASE      )   }}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE)   }}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#if (\_\_MPU\_PRESENT == 1)}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{  \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{1393 \textcolor{preprocessor}{  \#define MPU               ((MPU\_Type       *)     MPU\_BASE      )   }}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1395 }
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#if (\_\_FPU\_PRESENT == 1)}}
\DoxyCodeLine{1397 \textcolor{preprocessor}{  \#define FPU\_BASE          (SCS\_BASE +  0x0F30UL)                    }}
\DoxyCodeLine{1398 \textcolor{preprocessor}{  \#define FPU               ((FPU\_Type       *)     FPU\_BASE      )   }}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1400 }
\DoxyCodeLine{1405 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{1406 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{1407 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{1408 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{1409 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{1410 \textcolor{comment}{  -\/ Core Debug Functions}}
\DoxyCodeLine{1411 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{1412 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{1418 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1435 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga77cfbb35a9d8027e392034321bed6904}{NVIC\_SetPriorityGrouping}}(uint32\_t PriorityGroup)}
\DoxyCodeLine{1436 \{}
\DoxyCodeLine{1437   uint32\_t reg\_value;}
\DoxyCodeLine{1438   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07);               \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{1439 }
\DoxyCodeLine{1440   reg\_value  =  \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{1441   reg\_value \&= \string~(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}});             \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{1442   reg\_value  =  (reg\_value                                 |}
\DoxyCodeLine{1443                 ((uint32\_t)0x5FA << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{1444                 (PriorityGroupTmp << 8));                                     \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{1445   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{1446 \}}
\DoxyCodeLine{1447 }
\DoxyCodeLine{1448 }
\DoxyCodeLine{1455 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga394f7ce2ca826c0da26284d17ac6524d}{NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1456 \{}
\DoxyCodeLine{1457   \textcolor{keywordflow}{return} ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}});   \textcolor{comment}{/* read priority grouping field */}}
\DoxyCodeLine{1458 \}}
\DoxyCodeLine{1459 }
\DoxyCodeLine{1460 }
\DoxyCodeLine{1467 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3349f2e3580d7ce22d6530b7294e5921}{NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1468 \{}
\DoxyCodeLine{1469 \textcolor{comment}{/*  NVIC-\/>ISER[((uint32\_t)(IRQn) >> 5)] = (1 << ((uint32\_t)(IRQn) \& 0x1F));  enable interrupt */}}
\DoxyCodeLine{1470   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(uint32\_t)((int32\_t)IRQn) >> 5] = (uint32\_t)(1 << ((uint32\_t)((int32\_t)IRQn) \& (uint32\_t)0x1F)); \textcolor{comment}{/* enable interrupt */}}
\DoxyCodeLine{1471 \}}
\DoxyCodeLine{1472 }
\DoxyCodeLine{1473 }
\DoxyCodeLine{1480 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga260fba04ac8346855c57f091d4ee1e71}{NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1481 \{}
\DoxyCodeLine{1482   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[((uint32\_t)(IRQn) >> 5)] = (1 << ((uint32\_t)(IRQn) \& 0x1F)); \textcolor{comment}{/* disable interrupt */}}
\DoxyCodeLine{1483 \}}
\DoxyCodeLine{1484 }
\DoxyCodeLine{1485 }
\DoxyCodeLine{1496 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gafec8042db64c0f8ed432b6c8386a05d8}{NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1497 \{}
\DoxyCodeLine{1498   \textcolor{keywordflow}{return}((uint32\_t) ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(uint32\_t)(IRQn) >> 5] \& (1 << ((uint32\_t)(IRQn) \& 0x1F)))?1:0)); \textcolor{comment}{/* Return 1 if pending else 0 */}}
\DoxyCodeLine{1499 \}}
\DoxyCodeLine{1500 }
\DoxyCodeLine{1501 }
\DoxyCodeLine{1508 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3ecf446519da33e1690deffbf5be505f}{NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1509 \{}
\DoxyCodeLine{1510   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[((uint32\_t)(IRQn) >> 5)] = (1 << ((uint32\_t)(IRQn) \& 0x1F)); \textcolor{comment}{/* set interrupt pending */}}
\DoxyCodeLine{1511 \}}
\DoxyCodeLine{1512 }
\DoxyCodeLine{1513 }
\DoxyCodeLine{1520 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga332e10ef9605dc6eb10b9e14511930f8}{NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1521 \{}
\DoxyCodeLine{1522   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[((uint32\_t)(IRQn) >> 5)] = (1 << ((uint32\_t)(IRQn) \& 0x1F)); \textcolor{comment}{/* Clear pending interrupt */}}
\DoxyCodeLine{1523 \}}
\DoxyCodeLine{1524 }
\DoxyCodeLine{1525 }
\DoxyCodeLine{1535 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga47a0f52794068d076c9147aa3cb8d8a6}{NVIC\_GetActive}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1536 \{}
\DoxyCodeLine{1537   \textcolor{keywordflow}{return}((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(uint32\_t)(IRQn) >> 5] \& (1 << ((uint32\_t)(IRQn) \& 0x1F)))?1:0)); \textcolor{comment}{/* Return 1 if active else 0 */}}
\DoxyCodeLine{1538 \}}
\DoxyCodeLine{1539 }
\DoxyCodeLine{1540 }
\DoxyCodeLine{1550 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2305cbd44aaad792e3a4e538bdaf14f9}{NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{1551 \{}
\DoxyCodeLine{1552   \textcolor{keywordflow}{if}(IRQn < 0) \{}
\DoxyCodeLine{1553     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[((uint32\_t)(IRQn) \& 0xF)-\/4] = ((priority << (8 -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& 0xff); \} \textcolor{comment}{/* set Priority for Cortex-\/M  System Interrupts */}}
\DoxyCodeLine{1554   \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1555     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[(uint32\_t)(IRQn)] = ((priority << (8 -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& 0xff);    \}        \textcolor{comment}{/* set Priority for device specific Interrupts  */}}
\DoxyCodeLine{1556 \}}
\DoxyCodeLine{1557 }
\DoxyCodeLine{1558 }
\DoxyCodeLine{1570 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga1cbaf8e6abd4aa4885828e7f24fcfeb4}{NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1571 \{}
\DoxyCodeLine{1572 }
\DoxyCodeLine{1573   \textcolor{keywordflow}{if}(IRQn < 0) \{}
\DoxyCodeLine{1574     \textcolor{keywordflow}{return}((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHP[((uint32\_t)(IRQn) \& 0xF)-\/4] >> (8 -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));  \} \textcolor{comment}{/* get priority for Cortex-\/M  system interrupts */}}
\DoxyCodeLine{1575   \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1576     \textcolor{keywordflow}{return}((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[(uint32\_t)(IRQn)]           >> (8 -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));  \} \textcolor{comment}{/* get priority for device specific interrupts  */}}
\DoxyCodeLine{1577 \}}
\DoxyCodeLine{1578 }
\DoxyCodeLine{1579 }
\DoxyCodeLine{1592 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{1593 \{}
\DoxyCodeLine{1594   uint32\_t PriorityGroupTmp = (PriorityGroup \& 0x07);          \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{1595   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{1596   uint32\_t SubPriorityBits;}
\DoxyCodeLine{1597 }
\DoxyCodeLine{1598   PreemptPriorityBits = ((7 -\/ PriorityGroupTmp) > \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) ? \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}} : 7 -\/ PriorityGroupTmp;}
\DoxyCodeLine{1599   SubPriorityBits     = ((PriorityGroupTmp + \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) < 7) ? 0 : PriorityGroupTmp -\/ 7 + \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}};}
\DoxyCodeLine{1600 }
\DoxyCodeLine{1601   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{1602            ((PreemptPriority \& ((1 << (PreemptPriorityBits)) -\/ 1)) << SubPriorityBits) |}
\DoxyCodeLine{1603            ((SubPriority     \& ((1 << (SubPriorityBits    )) -\/ 1)))}
\DoxyCodeLine{1604          );}
\DoxyCodeLine{1605 \}}
\DoxyCodeLine{1606 }
\DoxyCodeLine{1607 }
\DoxyCodeLine{1620 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga4f23ef94633f75d3c97670a53949003c}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* pPreemptPriority, uint32\_t* pSubPriority)}
\DoxyCodeLine{1621 \{}
\DoxyCodeLine{1622   uint32\_t PriorityGroupTmp = (PriorityGroup \& 0x07);          \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{1623   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{1624   uint32\_t SubPriorityBits;}
\DoxyCodeLine{1625 }
\DoxyCodeLine{1626   PreemptPriorityBits = ((7 -\/ PriorityGroupTmp) > \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) ? \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}} : 7 -\/ PriorityGroupTmp;}
\DoxyCodeLine{1627   SubPriorityBits     = ((PriorityGroupTmp + \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) < 7) ? 0 : PriorityGroupTmp -\/ 7 + \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}};}
\DoxyCodeLine{1628 }
\DoxyCodeLine{1629   *pPreemptPriority = (Priority >> SubPriorityBits) \& ((1 << (PreemptPriorityBits)) -\/ 1);}
\DoxyCodeLine{1630   *pSubPriority     = (Priority                   ) \& ((1 << (SubPriorityBits    )) -\/ 1);}
\DoxyCodeLine{1631 \}}
\DoxyCodeLine{1632 }
\DoxyCodeLine{1633 }
\DoxyCodeLine{1638 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga1143dec48d60a3d6f238c4798a87759c}{NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1639 \{}
\DoxyCodeLine{1640   \_\_DSB();                                                     \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{1641 \textcolor{comment}{                                                                  buffered write are completed before reset */}}
\DoxyCodeLine{1642   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = ((0x5FA << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})      |}
\DoxyCodeLine{1643                  (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) |}
\DoxyCodeLine{1644                  \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}});                   \textcolor{comment}{/* Keep priority group unchanged */}}
\DoxyCodeLine{1645   \_\_DSB();                                                     \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{1646   \textcolor{keywordflow}{while}(1);                                                    \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{1647 \}}
\DoxyCodeLine{1648 }
\DoxyCodeLine{1653 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#if (\_\_Vendor\_SysTickConfig == 0)}}
\DoxyCodeLine{1661 }
\DoxyCodeLine{1677 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae4e8f0238527c69f522029b93c8e5b78}{SysTick\_Config}}(uint32\_t ticks)}
\DoxyCodeLine{1678 \{}
\DoxyCodeLine{1679   \textcolor{keywordflow}{if} ((ticks -\/ 1) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})  \textcolor{keywordflow}{return} (1);      \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{1680 }
\DoxyCodeLine{1681   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = ticks -\/ 1;                                  \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{1682   \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga2305cbd44aaad792e3a4e538bdaf14f9}{NVIC\_SetPriority}} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1<<\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1);  \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{1683   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0;                                          \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{1684   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{1685                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{1686                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                    \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{1687   \textcolor{keywordflow}{return} (0);                                                  \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{1688 \}}
\DoxyCodeLine{1689 }
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1691 }
\DoxyCodeLine{1696 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# Debug In/Output function \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1703 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};                    }
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define                 ITM\_RXBUFFER\_EMPTY    0x5AA55AA5 }}
\DoxyCodeLine{1717 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\_SendChar}} (uint32\_t ch)}
\DoxyCodeLine{1718 \{}
\DoxyCodeLine{1719   \textcolor{keywordflow}{if} ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR \& \mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}})                  \&\&      \textcolor{comment}{/* ITM enabled */}}
\DoxyCodeLine{1720       (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER \& (1UL << 0)        )                    )     \textcolor{comment}{/* ITM Port \#0 enabled */}}
\DoxyCodeLine{1721   \{}
\DoxyCodeLine{1722     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0].u32 == 0);}
\DoxyCodeLine{1723     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0].u8 = (uint8\_t) ch;}
\DoxyCodeLine{1724   \}}
\DoxyCodeLine{1725   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{1726 \}}
\DoxyCodeLine{1727 }
\DoxyCodeLine{1728 }
\DoxyCodeLine{1736 \_\_STATIC\_INLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\_ReceiveChar}} (\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{1737   int32\_t ch = -\/1;                           \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{1738 }
\DoxyCodeLine{1739   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} != \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}}) \{}
\DoxyCodeLine{1740     ch = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{1741     \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};       \textcolor{comment}{/* ready for next character */}}
\DoxyCodeLine{1742   \}}
\DoxyCodeLine{1743 }
\DoxyCodeLine{1744   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{1745 \}}
\DoxyCodeLine{1746 }
\DoxyCodeLine{1747 }
\DoxyCodeLine{1755 \_\_STATIC\_INLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\_CheckChar}} (\textcolor{keywordtype}{void}) \{}
\DoxyCodeLine{1756 }
\DoxyCodeLine{1757   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} == \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}}) \{}
\DoxyCodeLine{1758     \textcolor{keywordflow}{return} (0);                                 \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{1759   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{1760     \textcolor{keywordflow}{return} (1);                                 \textcolor{comment}{/*    character available */}}
\DoxyCodeLine{1761   \}}
\DoxyCodeLine{1762 \}}
\DoxyCodeLine{1763 }
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM4\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1767 }
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1769 }
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{1771 \}}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
