--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TEST.twx TEST.ncd -o TEST.twr TEST.pcf

Design file:              TEST.ncd
Physical constraint file: TEST.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1709 paths analyzed, 354 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.511ns.
--------------------------------------------------------------------------------

Paths for end point d5/m0/clk_1ms (SLICE_X10Y104.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d5/m0/cnt_8 (FF)
  Destination:          d5/m0/clk_1ms (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.582 - 0.680)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d5/m0/cnt_8 to d5/m0/clk_1ms
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y113.AQ      Tcko                  0.341   d5/m0/cnt<11>
                                                       d5/m0/cnt_8
    SLICE_X4Y113.B2      net (fanout=2)        0.622   d5/m0/cnt<8>
    SLICE_X4Y113.B       Tilo                  0.097   d5/m0/n0000_inv2
                                                       d5/m0/n0000_inv2
    SLICE_X4Y113.A4      net (fanout=1)        0.307   d5/m0/n0000_inv2
    SLICE_X4Y113.A       Tilo                  0.097   d5/m0/n0000_inv2
                                                       d5/m0/n0000_inv3
    SLICE_X10Y104.CE     net (fanout=5)        0.795   d5/m0/n0000_inv
    SLICE_X10Y104.CLK    Tceck                 0.119   d5/m0/clk_1ms
                                                       d5/m0/clk_1ms
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.654ns logic, 1.724ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d5/m0/cnt_9 (FF)
  Destination:          d5/m0/clk_1ms (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 2)
  Clock Path Skew:      -0.098ns (0.582 - 0.680)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d5/m0/cnt_9 to d5/m0/clk_1ms
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y113.BQ      Tcko                  0.341   d5/m0/cnt<11>
                                                       d5/m0/cnt_9
    SLICE_X4Y113.B1      net (fanout=2)        0.594   d5/m0/cnt<9>
    SLICE_X4Y113.B       Tilo                  0.097   d5/m0/n0000_inv2
                                                       d5/m0/n0000_inv2
    SLICE_X4Y113.A4      net (fanout=1)        0.307   d5/m0/n0000_inv2
    SLICE_X4Y113.A       Tilo                  0.097   d5/m0/n0000_inv2
                                                       d5/m0/n0000_inv3
    SLICE_X10Y104.CE     net (fanout=5)        0.795   d5/m0/n0000_inv
    SLICE_X10Y104.CLK    Tceck                 0.119   d5/m0/clk_1ms
                                                       d5/m0/clk_1ms
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.654ns logic, 1.696ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d5/m0/cnt_15 (FF)
  Destination:          d5/m0/clk_1ms (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Skew:      -0.096ns (0.582 - 0.678)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d5/m0/cnt_15 to d5/m0/clk_1ms
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y114.DQ      Tcko                  0.341   d5/m0/cnt<15>
                                                       d5/m0/cnt_15
    SLICE_X4Y114.A1      net (fanout=2)        0.507   d5/m0/cnt<15>
    SLICE_X4Y114.A       Tilo                  0.097   d5/m0/n0000_inv1
                                                       d5/m0/n0000_inv1
    SLICE_X4Y113.A5      net (fanout=1)        0.277   d5/m0/n0000_inv1
    SLICE_X4Y113.A       Tilo                  0.097   d5/m0/n0000_inv2
                                                       d5/m0/n0000_inv3
    SLICE_X10Y104.CE     net (fanout=5)        0.795   d5/m0/n0000_inv
    SLICE_X10Y104.CLK    Tceck                 0.119   d5/m0/clk_1ms
                                                       d5/m0/clk_1ms
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.654ns logic, 1.579ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point d1/m0/cnt_4 (SLICE_X32Y103.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/m0/cnt_15 (FF)
  Destination:          d1/m0/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.391ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/m0/cnt_15 to d1/m0/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y105.DQ     Tcko                  0.341   d1/m0/cnt<15>
                                                       d1/m0/cnt_15
    SLICE_X33Y105.B1     net (fanout=2)        0.502   d1/m0/cnt<15>
    SLICE_X33Y105.B      Tilo                  0.097   d1/m0/n0000_inv1
                                                       d1/m0/n0000_inv1
    SLICE_X33Y104.A1     net (fanout=1)        0.591   d1/m0/n0000_inv1
    SLICE_X33Y104.A      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv3
    SLICE_X32Y103.SR     net (fanout=5)        0.449   d1/m0/n0000_inv
    SLICE_X32Y103.CLK    Tsrck                 0.314   d1/m0/cnt<7>
                                                       d1/m0/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.391ns (0.849ns logic, 1.542ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/m0/cnt_8 (FF)
  Destination:          d1/m0/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/m0/cnt_8 to d1/m0/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.AQ     Tcko                  0.341   d1/m0/cnt<11>
                                                       d1/m0/cnt_8
    SLICE_X33Y104.B2     net (fanout=2)        0.619   d1/m0/cnt<8>
    SLICE_X33Y104.B      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv2
    SLICE_X33Y104.A4     net (fanout=1)        0.297   d1/m0/n0000_inv2
    SLICE_X33Y104.A      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv3
    SLICE_X32Y103.SR     net (fanout=5)        0.449   d1/m0/n0000_inv
    SLICE_X32Y103.CLK    Tsrck                 0.314   d1/m0/cnt<7>
                                                       d1/m0/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.849ns logic, 1.365ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/m0/cnt_9 (FF)
  Destination:          d1/m0/cnt_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/m0/cnt_9 to d1/m0/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.BQ     Tcko                  0.341   d1/m0/cnt<11>
                                                       d1/m0/cnt_9
    SLICE_X33Y104.B3     net (fanout=2)        0.585   d1/m0/cnt<9>
    SLICE_X33Y104.B      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv2
    SLICE_X33Y104.A4     net (fanout=1)        0.297   d1/m0/n0000_inv2
    SLICE_X33Y104.A      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv3
    SLICE_X32Y103.SR     net (fanout=5)        0.449   d1/m0/n0000_inv
    SLICE_X32Y103.CLK    Tsrck                 0.314   d1/m0/cnt<7>
                                                       d1/m0/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.849ns logic, 1.331ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point d1/m0/cnt_5 (SLICE_X32Y103.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/m0/cnt_15 (FF)
  Destination:          d1/m0/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.391ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/m0/cnt_15 to d1/m0/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y105.DQ     Tcko                  0.341   d1/m0/cnt<15>
                                                       d1/m0/cnt_15
    SLICE_X33Y105.B1     net (fanout=2)        0.502   d1/m0/cnt<15>
    SLICE_X33Y105.B      Tilo                  0.097   d1/m0/n0000_inv1
                                                       d1/m0/n0000_inv1
    SLICE_X33Y104.A1     net (fanout=1)        0.591   d1/m0/n0000_inv1
    SLICE_X33Y104.A      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv3
    SLICE_X32Y103.SR     net (fanout=5)        0.449   d1/m0/n0000_inv
    SLICE_X32Y103.CLK    Tsrck                 0.314   d1/m0/cnt<7>
                                                       d1/m0/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.391ns (0.849ns logic, 1.542ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/m0/cnt_8 (FF)
  Destination:          d1/m0/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/m0/cnt_8 to d1/m0/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.AQ     Tcko                  0.341   d1/m0/cnt<11>
                                                       d1/m0/cnt_8
    SLICE_X33Y104.B2     net (fanout=2)        0.619   d1/m0/cnt<8>
    SLICE_X33Y104.B      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv2
    SLICE_X33Y104.A4     net (fanout=1)        0.297   d1/m0/n0000_inv2
    SLICE_X33Y104.A      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv3
    SLICE_X32Y103.SR     net (fanout=5)        0.449   d1/m0/n0000_inv
    SLICE_X32Y103.CLK    Tsrck                 0.314   d1/m0/cnt<7>
                                                       d1/m0/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (0.849ns logic, 1.365ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/m0/cnt_9 (FF)
  Destination:          d1/m0/cnt_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.180ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.112 - 0.138)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d1/m0/cnt_9 to d1/m0/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.BQ     Tcko                  0.341   d1/m0/cnt<11>
                                                       d1/m0/cnt_9
    SLICE_X33Y104.B3     net (fanout=2)        0.585   d1/m0/cnt<9>
    SLICE_X33Y104.B      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv2
    SLICE_X33Y104.A4     net (fanout=1)        0.297   d1/m0/n0000_inv2
    SLICE_X33Y104.A      Tilo                  0.097   d1/m0/n0000_inv2
                                                       d1/m0/n0000_inv3
    SLICE_X32Y103.SR     net (fanout=5)        0.449   d1/m0/n0000_inv
    SLICE_X32Y103.CLK    Tsrck                 0.314   d1/m0/cnt<7>
                                                       d1/m0/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.849ns logic, 1.331ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point v1/clk0/clk_pixel (SLICE_X50Y91.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v1/clk0/cnt (FF)
  Destination:          v1/clk0/clk_pixel (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.307 - 0.272)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v1/clk0/cnt to v1/clk0/clk_pixel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y91.DQ      Tcko                  0.141   v1/clk0/cnt
                                                       v1/clk0/cnt
    SLICE_X50Y91.CE      net (fanout=2)        0.124   v1/clk0/cnt
    SLICE_X50Y91.CLK     Tckce       (-Th)    -0.016   v1/clk0/clk_pixel
                                                       v1/clk0/clk_pixel
    -------------------------------------------------  ---------------------------
    Total                                      0.281ns (0.157ns logic, 0.124ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point d5/m0/clk_1ms (SLICE_X10Y104.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d5/m0/clk_1ms (FF)
  Destination:          d5/m0/clk_1ms (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d5/m0/clk_1ms to d5/m0/clk_1ms
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y104.AQ     Tcko                  0.164   d5/m0/clk_1ms
                                                       d5/m0/clk_1ms
    SLICE_X10Y104.A3     net (fanout=3)        0.173   d5/m0/clk_1ms
    SLICE_X10Y104.CLK    Tah         (-Th)     0.075   d5/m0/clk_1ms
                                                       d5/m0/clk_1ms_INV_2_o1_INV_0
                                                       d5/m0/clk_1ms
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.089ns logic, 0.173ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point v1/clk0/cnt (SLICE_X49Y91.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               v1/clk0/cnt (FF)
  Destination:          v1/clk0/cnt (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: v1/clk0/cnt to v1/clk0/cnt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y91.DQ      Tcko                  0.141   v1/clk0/cnt
                                                       v1/clk0/cnt
    SLICE_X49Y91.D3      net (fanout=2)        0.168   v1/clk0/cnt
    SLICE_X49Y91.CLK     Tah         (-Th)     0.047   v1/clk0/cnt
                                                       v1/clk0/GND_6_o_INV_6_o1_INV_0
                                                       v1/clk0/cnt
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.094ns logic, 0.168ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: d2/m0/cnt<3>/CLK
  Logical resource: d2/m0/cnt_0/CK
  Location pin: SLICE_X0Y115.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: d2/m0/cnt<3>/CLK
  Logical resource: d2/m0/cnt_0/CK
  Location pin: SLICE_X0Y115.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.511|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1709 paths, 0 nets, and 228 connections

Design statistics:
   Minimum period:   2.511ns{1}   (Maximum frequency: 398.248MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 17 17:26:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 739 MB



