0.6
2018.3
Dec  7 2018
00:33:28
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.sim/sim_1/synth/func/xsim/tb_alu_func_synth.v,1680141610,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_alu.v,,alu;glbl,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_alu.v,1679826645,verilog,,,,tb_alu,,,,,,,,
