Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  7 18:56:00 2019
| Host         : Engineer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PICtop_timing_summary_routed.rpt -pb PICtop_timing_summary_routed.pb -rpx PICtop_timing_summary_routed.rpx -warn_on_violation
| Design       : PICtop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: DMA_ports/FSM_sequential_s_DMA_current_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DMA_ports/contador_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DMA_ports/contador_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DMA_ports/contador_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: RS232_PHY/Ack_in_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: m_DMA_ACK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m_Send_command_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.692        0.000                      0                  341        0.083        0.000                      0                  341        3.000        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
Clk100MHZ                               {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_PIC_TOP                  {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_PIC_TOP                  {0.000 5.000}      10.000          100.000         
RS232_PHY/Clock_generator/inst/clk_in1  {0.000 25.000}     50.000          20.000          
  clk_out1_Clk_gen_1                    {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_gen_1                    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHZ                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_Clk_PIC_TOP                       38.962        0.000                      0                  135        0.217        0.000                      0                  135       24.500        0.000                       0                    83  
  clkfbout_Clk_PIC_TOP                                                                                                                                                                    7.845        0.000                       0                     3  
RS232_PHY/Clock_generator/inst/clk_in1                                                                                                                                                   15.000        0.000                       0                     1  
  clk_out1_Clk_gen_1                         42.970        0.000                      0                  206        0.083        0.000                      0                  206       24.500        0.000                       0                   125  
  clkfbout_Clk_gen_1                                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Clk_gen_1    clk_out1_Clk_PIC_TOP       37.692        0.000                      0                  131        1.886        0.000                      0                  131  
clk_out1_Clk_PIC_TOP  clk_out1_Clk_gen_1         39.407        0.000                      0                   39        0.207        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHZ
  To Clock:  Clk100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_PIC_TOP
  To Clock:  clk_out1_Clk_PIC_TOP

Setup :            0  Failing Endpoints,  Worst Slack       38.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.962ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.906ns  (logic 2.801ns (25.682%)  route 8.105ns (74.318%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.590    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     4.922 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     4.922    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.167 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.167    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.271 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.579    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.136 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.136    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.234 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.339    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.658 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.062    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.186 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           1.271     9.457    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X5Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X5Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][2]/C
                         clock pessimism              0.624    48.589    
                         clock uncertainty           -0.103    48.486    
    SLICE_X5Y81          FDCE (Setup_fdce_C_D)       -0.067    48.419    RAM_PORTS/contents_ram_reg[3][2]
  -------------------------------------------------------------------
                         required time                         48.419    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                 38.962    

Slack (MET) :             39.238ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[6][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 2.801ns (26.421%)  route 7.800ns (73.579%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 47.964 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.590    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     4.922 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     4.922    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.167 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.167    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.271 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.579    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.136 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.136    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.234 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.339    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.658 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.062    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.186 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           0.966     9.152    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.589    47.964    RAM_PORTS/clk_out1
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][2]/C
                         clock pessimism              0.624    48.588    
                         clock uncertainty           -0.103    48.485    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)       -0.095    48.390    RAM_PORTS/contents_ram_reg[6][2]
  -------------------------------------------------------------------
                         required time                         48.390    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 39.238    

Slack (MET) :             39.243ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.599ns  (logic 2.801ns (26.426%)  route 7.798ns (73.574%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 47.967 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.590    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     4.922 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     4.922    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.167 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.167    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.271 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.579    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.136 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.136    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.234 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.339    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.658 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.062    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.186 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           0.964     9.150    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X5Y82          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    47.967    RAM_PORTS/clk_out1
    SLICE_X5Y82          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][2]/C
                         clock pessimism              0.624    48.591    
                         clock uncertainty           -0.103    48.488    
    SLICE_X5Y82          FDCE (Setup_fdce_C_D)       -0.095    48.393    RAM_PORTS/contents_ram_reg[7][2]
  -------------------------------------------------------------------
                         required time                         48.393    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 39.243    

Slack (MET) :             39.393ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.447ns  (logic 2.801ns (26.812%)  route 7.646ns (73.188%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.590    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     4.922 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     4.922    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.167 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.167    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.271 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.579    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.136 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.136    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.234 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.339    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.658 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.062    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.186 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           0.812     8.998    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][2]/C
                         clock pessimism              0.624    48.589    
                         clock uncertainty           -0.103    48.486    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)       -0.095    48.391    RAM_PORTS/contents_ram_reg[4][2]
  -------------------------------------------------------------------
                         required time                         48.391    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                 39.393    

Slack (MET) :             39.427ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.427ns  (logic 2.801ns (26.862%)  route 7.626ns (73.138%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.088     4.149    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.332     4.481 r  RAM_PORTS/TX_Data_reg[4]_i_72/O
                         net (fo=1, routed)           0.000     4.481    RAM_PORTS/TX_Data_reg[4]_i_72_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I1_O)      0.245     4.726 r  RAM_PORTS/TX_Data_reg[4]_i_33/O
                         net (fo=1, routed)           0.000     4.726    RAM_PORTS/TX_Data_reg[4]_i_33_n_0
    SLICE_X5Y80          MUXF8 (Prop_muxf8_I0_O)      0.104     4.830 r  RAM_PORTS/TX_Data_reg[4]_i_14/O
                         net (fo=1, routed)           0.736     5.566    RAM_PORTS/TX_Data_reg[4]_i_14_n_0
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I0_O)      0.557     6.123 r  RAM_PORTS/TX_Data_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.123    RAM_PORTS/TX_Data_reg[4]_i_5_n_0
    SLICE_X10Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     6.221 r  RAM_PORTS/TX_Data_reg[4]_i_4/O
                         net (fo=1, routed)           0.584     6.805    DMA_ports/contents_ram_reg[49][4]
    SLICE_X8Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.124 r  DMA_ports/TX_Data_reg[4]_i_2/O
                         net (fo=1, routed)           0.689     7.813    DMA_ports/TX_Data_reg[4]_i_2_n_0
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.124     7.937 r  DMA_ports/TX_Data_reg[4]_i_1/O
                         net (fo=9, routed)           1.041     8.978    RAM_PORTS/contents_ram_reg[49][7]_0[4]
    SLICE_X5Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X5Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][4]/C
                         clock pessimism              0.624    48.589    
                         clock uncertainty           -0.103    48.486    
    SLICE_X5Y81          FDCE (Setup_fdce_C_D)       -0.081    48.405    RAM_PORTS/contents_ram_reg[3][4]
  -------------------------------------------------------------------
                         required time                         48.405    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 39.427    

Slack (MET) :             39.427ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.427ns  (logic 2.801ns (26.862%)  route 7.626ns (73.138%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.088     4.149    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.332     4.481 r  RAM_PORTS/TX_Data_reg[4]_i_72/O
                         net (fo=1, routed)           0.000     4.481    RAM_PORTS/TX_Data_reg[4]_i_72_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I1_O)      0.245     4.726 r  RAM_PORTS/TX_Data_reg[4]_i_33/O
                         net (fo=1, routed)           0.000     4.726    RAM_PORTS/TX_Data_reg[4]_i_33_n_0
    SLICE_X5Y80          MUXF8 (Prop_muxf8_I0_O)      0.104     4.830 r  RAM_PORTS/TX_Data_reg[4]_i_14/O
                         net (fo=1, routed)           0.736     5.566    RAM_PORTS/TX_Data_reg[4]_i_14_n_0
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I0_O)      0.557     6.123 r  RAM_PORTS/TX_Data_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.123    RAM_PORTS/TX_Data_reg[4]_i_5_n_0
    SLICE_X10Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     6.221 r  RAM_PORTS/TX_Data_reg[4]_i_4/O
                         net (fo=1, routed)           0.584     6.805    DMA_ports/contents_ram_reg[49][4]
    SLICE_X8Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.124 r  DMA_ports/TX_Data_reg[4]_i_2/O
                         net (fo=1, routed)           0.689     7.813    DMA_ports/TX_Data_reg[4]_i_2_n_0
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.124     7.937 r  DMA_ports/TX_Data_reg[4]_i_1/O
                         net (fo=9, routed)           1.041     8.978    RAM_PORTS/contents_ram_reg[49][7]_0[4]
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][4]/C
                         clock pessimism              0.624    48.589    
                         clock uncertainty           -0.103    48.486    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)       -0.081    48.405    RAM_PORTS/contents_ram_reg[4][4]
  -------------------------------------------------------------------
                         required time                         48.405    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 39.427    

Slack (MET) :             39.500ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 2.794ns (27.055%)  route 7.533ns (72.945%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 47.966 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          0.737     3.799    RAM_PORTS/RAM_ADDR[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.332     4.131 r  RAM_PORTS/TX_Data_reg[3]_i_71/O
                         net (fo=1, routed)           0.000     4.131    RAM_PORTS/TX_Data_reg[3]_i_71_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.238     4.369 r  RAM_PORTS/TX_Data_reg[3]_i_33/O
                         net (fo=1, routed)           0.000     4.369    RAM_PORTS/TX_Data_reg[3]_i_33_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I0_O)      0.104     4.473 r  RAM_PORTS/TX_Data_reg[3]_i_14/O
                         net (fo=1, routed)           0.517     4.989    RAM_PORTS/TX_Data_reg[3]_i_14_n_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I0_O)      0.554     5.543 r  RAM_PORTS/TX_Data_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     5.543    RAM_PORTS/TX_Data_reg[3]_i_5_n_0
    SLICE_X4Y78          MUXF8 (Prop_muxf8_I0_O)      0.104     5.647 r  RAM_PORTS/TX_Data_reg[3]_i_4/O
                         net (fo=1, routed)           0.558     6.206    DMA_ports/contents_ram_reg[49][3]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.316     6.522 r  DMA_ports/TX_Data_reg[3]_i_2/O
                         net (fo=1, routed)           0.670     7.192    DMA_ports/TX_Data_reg[3]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     7.316 r  DMA_ports/TX_Data_reg[3]_i_1/O
                         net (fo=10, routed)          1.562     8.878    RAM_PORTS/contents_ram_reg[49][7]_0[3]
    SLICE_X1Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.591    47.966    RAM_PORTS/clk_out1
    SLICE_X1Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[0][3]/C
                         clock pessimism              0.624    48.590    
                         clock uncertainty           -0.103    48.487    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)       -0.109    48.378    RAM_PORTS/contents_ram_reg[0][3]
  -------------------------------------------------------------------
                         required time                         48.378    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 39.500    

Slack (MET) :             39.510ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.353ns  (logic 2.801ns (27.056%)  route 7.552ns (72.944%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 47.964 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.088     4.149    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.332     4.481 r  RAM_PORTS/TX_Data_reg[4]_i_72/O
                         net (fo=1, routed)           0.000     4.481    RAM_PORTS/TX_Data_reg[4]_i_72_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I1_O)      0.245     4.726 r  RAM_PORTS/TX_Data_reg[4]_i_33/O
                         net (fo=1, routed)           0.000     4.726    RAM_PORTS/TX_Data_reg[4]_i_33_n_0
    SLICE_X5Y80          MUXF8 (Prop_muxf8_I0_O)      0.104     4.830 r  RAM_PORTS/TX_Data_reg[4]_i_14/O
                         net (fo=1, routed)           0.736     5.566    RAM_PORTS/TX_Data_reg[4]_i_14_n_0
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I0_O)      0.557     6.123 r  RAM_PORTS/TX_Data_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.123    RAM_PORTS/TX_Data_reg[4]_i_5_n_0
    SLICE_X10Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     6.221 r  RAM_PORTS/TX_Data_reg[4]_i_4/O
                         net (fo=1, routed)           0.584     6.805    DMA_ports/contents_ram_reg[49][4]
    SLICE_X8Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.124 r  DMA_ports/TX_Data_reg[4]_i_2/O
                         net (fo=1, routed)           0.689     7.813    DMA_ports/TX_Data_reg[4]_i_2_n_0
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.124     7.937 r  DMA_ports/TX_Data_reg[4]_i_1/O
                         net (fo=9, routed)           0.966     8.903    RAM_PORTS/contents_ram_reg[49][7]_0[4]
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.589    47.964    RAM_PORTS/clk_out1
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][4]/C
                         clock pessimism              0.624    48.588    
                         clock uncertainty           -0.103    48.485    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)       -0.072    48.413    RAM_PORTS/contents_ram_reg[6][4]
  -------------------------------------------------------------------
                         required time                         48.413    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                 39.510    

Slack (MET) :             39.546ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.097ns  (logic 3.047ns (30.178%)  route 7.050ns (69.822%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          0.494     3.555    RAM_PORTS/RAM_ADDR[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.332     3.887 r  RAM_PORTS/TX_Data_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     3.887    RAM_PORTS/TX_Data_reg[5]_i_72_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I1_O)      0.247     4.134 r  RAM_PORTS/TX_Data_reg[5]_i_33/O
                         net (fo=1, routed)           0.000     4.134    RAM_PORTS/TX_Data_reg[5]_i_33_n_0
    SLICE_X6Y80          MUXF8 (Prop_muxf8_I0_O)      0.098     4.232 r  RAM_PORTS/TX_Data_reg[5]_i_14/O
                         net (fo=1, routed)           0.869     5.101    RAM_PORTS/TX_Data_reg[5]_i_14_n_0
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I0_O)      0.557     5.658 r  RAM_PORTS/TX_Data_reg[5]_i_5/O
                         net (fo=1, routed)           0.000     5.658    RAM_PORTS/TX_Data_reg[5]_i_5_n_0
    SLICE_X9Y77          MUXF8 (Prop_muxf8_I0_O)      0.104     5.762 r  RAM_PORTS/TX_Data_reg[5]_i_4/O
                         net (fo=1, routed)           0.815     6.577    DMA_ports/contents_ram_reg[49][5]
    SLICE_X8Y78          LUT4 (Prop_lut4_I0_O)        0.344     6.921 r  DMA_ports/TX_Data_reg[5]_i_2/O
                         net (fo=1, routed)           0.290     7.211    DMA_ports/TX_Data_reg[5]_i_2_n_0
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.343     7.554 r  DMA_ports/TX_Data_reg[5]_i_1/O
                         net (fo=9, routed)           1.094     8.648    RAM_PORTS/contents_ram_reg[49][7]_0[5]
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][5]/C
                         clock pessimism              0.624    48.589    
                         clock uncertainty           -0.103    48.486    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)       -0.292    48.194    RAM_PORTS/contents_ram_reg[4][5]
  -------------------------------------------------------------------
                         required time                         48.194    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 39.546    

Slack (MET) :             39.572ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 2.801ns (27.275%)  route 7.468ns (72.725%))
  Logic Levels:           9  (LUT2=2 LUT4=2 LUT6=1 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 47.964 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/Q
                         net (fo=33, routed)          2.837     1.905    DMA_ports/s_DMA_current_state[3]
    SLICE_X7Y79          LUT4 (Prop_lut4_I3_O)        0.150     2.055 r  DMA_ports/contents_ram[254][7]_i_4/O
                         net (fo=1, routed)           0.652     2.707    DMA_ports/Address_aux[0]
    SLICE_X7Y79          LUT2 (Prop_lut2_I0_O)        0.354     3.061 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.590    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     4.922 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     4.922    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.167 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.167    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.271 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.579    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.136 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.136    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.234 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.339    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.658 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.062    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.186 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           0.634     8.820    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X4Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.589    47.964    RAM_PORTS/clk_out1
    SLICE_X4Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[1][2]/C
                         clock pessimism              0.624    48.588    
                         clock uncertainty           -0.103    48.485    
    SLICE_X4Y80          FDCE (Setup_fdce_C_D)       -0.093    48.392    RAM_PORTS/contents_ram_reg[1][2]
  -------------------------------------------------------------------
                         required time                         48.392    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                 39.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 RAM_PORTS/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Temp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.996%)  route 0.164ns (44.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.590    -0.648    RAM_PORTS/clk_out1
    SLICE_X2Y76          FDPE                                         r  RAM_PORTS/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDPE (Prop_fdpe_C_Q)         0.164    -0.484 r  RAM_PORTS/contents_ram_reg[49][3]/Q
                         net (fo=3, routed)           0.164    -0.320    RAM_PORTS/contents_ram_reg_n_0_[49][3]
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  RAM_PORTS/Temp[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    RAM_PORTS_n_15
    SLICE_X2Y74          FDSE                                         r  Temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.889    Clk
    SLICE_X2Y74          FDSE                                         r  Temp_reg[2]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X2Y74          FDSE (Hold_fdse_C_D)         0.121    -0.492    Temp_reg[2]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 RAM_PORTS/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Temp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.209ns (45.609%)  route 0.249ns (54.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.590    -0.648    RAM_PORTS/clk_out1
    SLICE_X2Y76          FDPE                                         r  RAM_PORTS/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDPE (Prop_fdpe_C_Q)         0.164    -0.484 r  RAM_PORTS/contents_ram_reg[49][3]/Q
                         net (fo=3, routed)           0.249    -0.235    RAM_PORTS/contents_ram_reg_n_0_[49][3]
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.045    -0.190 r  RAM_PORTS/Temp[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    RAM_PORTS_n_12
    SLICE_X2Y74          FDSE                                         r  Temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.889    Clk
    SLICE_X2Y74          FDSE                                         r  Temp_reg[6]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X2Y74          FDSE (Hold_fdse_C_D)         0.121    -0.492    Temp_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 RAM_PORTS/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Temp_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.510%)  route 0.250ns (54.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.590    -0.648    RAM_PORTS/clk_out1
    SLICE_X2Y76          FDPE                                         r  RAM_PORTS/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDPE (Prop_fdpe_C_Q)         0.164    -0.484 r  RAM_PORTS/contents_ram_reg[49][3]/Q
                         net (fo=3, routed)           0.250    -0.234    RAM_PORTS/contents_ram_reg_n_0_[49][3]
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.045    -0.189 r  RAM_PORTS/Temp[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    RAM_PORTS_n_13
    SLICE_X2Y74          FDSE                                         r  Temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.889    Clk
    SLICE_X2Y74          FDSE                                         r  Temp_reg[5]/C
                         clock pessimism              0.275    -0.613    
    SLICE_X2Y74          FDSE (Hold_fdse_C_D)         0.120    -0.493    Temp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 m_Send_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_DMA_RQ_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.246ns (52.148%)  route 0.226ns (47.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.649    Clk
    SLICE_X2Y74          FDRE                                         r  m_Send_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.148    -0.501 r  m_Send_command_reg/Q
                         net (fo=6, routed)           0.226    -0.275    DMA_ports/Send_comm
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.098    -0.177 r  DMA_ports/U_DMA_RQ_i_1/O
                         net (fo=1, routed)           0.000    -0.177    m_DMA_RQ
    SLICE_X5Y77          FDRE                                         r  U_DMA_RQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.889    Clk
    SLICE_X5Y77          FDRE                                         r  U_DMA_RQ_reg/C
                         clock pessimism              0.275    -0.613    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.092    -0.521    U_DMA_RQ_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 m_DMA_ACK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_READY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.186ns (25.034%)  route 0.557ns (74.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.649    Clk
    SLICE_X3Y74          FDRE                                         r  m_DMA_ACK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  m_DMA_ACK_reg/Q
                         net (fo=26, routed)          0.351    -0.157    DMA_ports/DMA_ACK
    SLICE_X5Y77          LUT5 (Prop_lut5_I2_O)        0.045    -0.112 r  DMA_ports/U_READY_i_1/O
                         net (fo=1, routed)           0.206     0.094    m_READY
    SLICE_X3Y74          FDRE                                         r  U_READY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.889    Clk
    SLICE_X3Y74          FDRE                                         r  U_READY_reg/C
                         clock pessimism              0.239    -0.649    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.070    -0.579    U_READY_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 m_DMA_ACK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.231ns (20.381%)  route 0.902ns (79.619%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.649    Clk
    SLICE_X3Y74          FDRE                                         r  m_DMA_ACK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  m_DMA_ACK_reg/Q
                         net (fo=26, routed)          0.439    -0.069    DMA_ports/DMA_ACK
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.024 r  DMA_ports/contents_ram[49][7]_i_2/O
                         net (fo=8, routed)           0.293     0.269    DMA_ports/Write_en_RAM
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.045     0.314 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.170     0.484    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X6Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.886    RAM_PORTS/clk_out1
    SLICE_X6Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][4]/C
                         clock pessimism              0.275    -0.610    
    SLICE_X6Y80          FDCE (Hold_fdce_C_CE)       -0.016    -0.626    RAM_PORTS/contents_ram_reg[7][4]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 m_DMA_ACK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.231ns (20.381%)  route 0.902ns (79.619%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.649    Clk
    SLICE_X3Y74          FDRE                                         r  m_DMA_ACK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  m_DMA_ACK_reg/Q
                         net (fo=26, routed)          0.439    -0.069    DMA_ports/DMA_ACK
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.024 r  DMA_ports/contents_ram[49][7]_i_2/O
                         net (fo=8, routed)           0.293     0.269    DMA_ports/Write_en_RAM
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.045     0.314 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.170     0.484    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X6Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.886    RAM_PORTS/clk_out1
    SLICE_X6Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][5]/C
                         clock pessimism              0.275    -0.610    
    SLICE_X6Y80          FDCE (Hold_fdce_C_CE)       -0.016    -0.626    RAM_PORTS/contents_ram_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 m_DMA_ACK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.231ns (20.120%)  route 0.917ns (79.880%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.649    Clk
    SLICE_X3Y74          FDRE                                         r  m_DMA_ACK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  m_DMA_ACK_reg/Q
                         net (fo=26, routed)          0.439    -0.069    DMA_ports/DMA_ACK
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.024 r  DMA_ports/contents_ram[49][7]_i_2/O
                         net (fo=8, routed)           0.293     0.269    DMA_ports/Write_en_RAM
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.045     0.314 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.185     0.499    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.864    -0.884    RAM_PORTS/clk_out1
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][0]/C
                         clock pessimism              0.275    -0.608    
    SLICE_X3Y79          FDCE (Hold_fdce_C_CE)       -0.039    -0.647    RAM_PORTS/contents_ram_reg[7][0]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 m_DMA_ACK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.231ns (20.120%)  route 0.917ns (79.880%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.649    Clk
    SLICE_X3Y74          FDRE                                         r  m_DMA_ACK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  m_DMA_ACK_reg/Q
                         net (fo=26, routed)          0.439    -0.069    DMA_ports/DMA_ACK
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.024 r  DMA_ports/contents_ram[49][7]_i_2/O
                         net (fo=8, routed)           0.293     0.269    DMA_ports/Write_en_RAM
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.045     0.314 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.185     0.499    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.864    -0.884    RAM_PORTS/clk_out1
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][1]/C
                         clock pessimism              0.275    -0.608    
    SLICE_X3Y79          FDCE (Hold_fdce_C_CE)       -0.039    -0.647    RAM_PORTS/contents_ram_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 m_DMA_ACK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.231ns (20.120%)  route 0.917ns (79.880%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.649    Clk
    SLICE_X3Y74          FDRE                                         r  m_DMA_ACK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  m_DMA_ACK_reg/Q
                         net (fo=26, routed)          0.439    -0.069    DMA_ports/DMA_ACK
    SLICE_X5Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.024 r  DMA_ports/contents_ram[49][7]_i_2/O
                         net (fo=8, routed)           0.293     0.269    DMA_ports/Write_en_RAM
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.045     0.314 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.185     0.499    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.864    -0.884    RAM_PORTS/clk_out1
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][3]/C
                         clock pessimism              0.275    -0.608    
    SLICE_X3Y79          FDCE (Hold_fdce_C_CE)       -0.039    -0.647    RAM_PORTS/contents_ram_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  1.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_PIC_TOP
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y81      RAM_PORTS/contents_ram_reg[3][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y81      RAM_PORTS/contents_ram_reg[3][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y81      RAM_PORTS/contents_ram_reg[3][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X5Y81      RAM_PORTS/contents_ram_reg[3][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X5Y81      RAM_PORTS/contents_ram_reg[3][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X1Y81      RAM_PORTS/contents_ram_reg[3][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X5Y81      RAM_PORTS/contents_ram_reg[3][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X5Y81      RAM_PORTS/contents_ram_reg[3][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X5Y81      RAM_PORTS/contents_ram_reg[3][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X5Y81      RAM_PORTS/contents_ram_reg[3][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y81      RAM_PORTS/contents_ram_reg[4][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y81      RAM_PORTS/contents_ram_reg[4][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y81      RAM_PORTS/contents_ram_reg[4][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y81      RAM_PORTS/contents_ram_reg[4][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y82      RAM_PORTS/contents_ram_reg[5][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y61      Temp_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y82      RAM_PORTS/contents_ram_reg[5][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X5Y82      RAM_PORTS/contents_ram_reg[7][2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y80      DMA_ports/FSM_sequential_s_DMA_current_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_PIC_TOP
  To Clock:  clkfbout_Clk_PIC_TOP

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_PIC_TOP
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  RS232_PHY/Clock_generator/inst/clk_in1
  To Clock:  RS232_PHY/Clock_generator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RS232_PHY/Clock_generator/inst/clk_in1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { RS232_PHY/Clock_generator/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_gen_1
  To Clock:  clk_out1_Clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       42.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.970ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.952ns (14.509%)  route 5.609ns (85.491%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 51.590 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.818     8.276    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X0Y78          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.590    51.590    RS232_PHY/Transmitter/clk_out1
    SLICE_X0Y78          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[2]/C
                         clock pessimism              0.096    51.686    
                         clock uncertainty           -0.236    51.451    
    SLICE_X0Y78          FDCE (Setup_fdce_C_CE)      -0.205    51.246    RS232_PHY/Transmitter/s_TX_dataCount_reg[2]
  -------------------------------------------------------------------
                         required time                         51.246    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 42.970    

Slack (MET) :             42.970ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.952ns (14.509%)  route 5.609ns (85.491%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 51.590 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.818     8.276    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X0Y78          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.590    51.590    RS232_PHY/Transmitter/clk_out1
    SLICE_X0Y78          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[3]/C
                         clock pessimism              0.096    51.686    
                         clock uncertainty           -0.236    51.451    
    SLICE_X0Y78          FDCE (Setup_fdce_C_CE)      -0.205    51.246    RS232_PHY/Transmitter/s_TX_dataCount_reg[3]
  -------------------------------------------------------------------
                         required time                         51.246    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 42.970    

Slack (MET) :             42.970ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 0.952ns (14.509%)  route 5.609ns (85.491%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 51.590 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.818     8.276    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X0Y78          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.590    51.590    RS232_PHY/Transmitter/clk_out1
    SLICE_X0Y78          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[4]/C
                         clock pessimism              0.096    51.686    
                         clock uncertainty           -0.236    51.451    
    SLICE_X0Y78          FDCE (Setup_fdce_C_CE)      -0.205    51.246    RS232_PHY/Transmitter/s_TX_dataCount_reg[4]
  -------------------------------------------------------------------
                         required time                         51.246    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 42.970    

Slack (MET) :             43.112ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 0.952ns (14.828%)  route 5.468ns (85.172%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 51.591 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.677     8.135    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X0Y79          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.591    51.591    RS232_PHY/Transmitter/clk_out1
    SLICE_X0Y79          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[5]/C
                         clock pessimism              0.096    51.687    
                         clock uncertainty           -0.236    51.452    
    SLICE_X0Y79          FDCE (Setup_fdce_C_CE)      -0.205    51.247    RS232_PHY/Transmitter/s_TX_dataCount_reg[5]
  -------------------------------------------------------------------
                         required time                         51.247    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                 43.112    

Slack (MET) :             43.112ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 0.952ns (14.828%)  route 5.468ns (85.172%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 51.591 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.677     8.135    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X0Y79          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.591    51.591    RS232_PHY/Transmitter/clk_out1
    SLICE_X0Y79          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[6]/C
                         clock pessimism              0.096    51.687    
                         clock uncertainty           -0.236    51.452    
    SLICE_X0Y79          FDCE (Setup_fdce_C_CE)      -0.205    51.247    RS232_PHY/Transmitter/s_TX_dataCount_reg[6]
  -------------------------------------------------------------------
                         required time                         51.247    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                 43.112    

Slack (MET) :             43.112ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 0.952ns (14.828%)  route 5.468ns (85.172%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 51.591 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.677     8.135    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X0Y79          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.591    51.591    RS232_PHY/Transmitter/clk_out1
    SLICE_X0Y79          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[7]/C
                         clock pessimism              0.096    51.687    
                         clock uncertainty           -0.236    51.452    
    SLICE_X0Y79          FDCE (Setup_fdce_C_CE)      -0.205    51.247    RS232_PHY/Transmitter/s_TX_dataCount_reg[7]
  -------------------------------------------------------------------
                         required time                         51.247    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                 43.112    

Slack (MET) :             43.112ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 0.952ns (14.828%)  route 5.468ns (85.172%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 51.591 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.677     8.135    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X0Y79          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.591    51.591    RS232_PHY/Transmitter/clk_out1
    SLICE_X0Y79          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[8]/C
                         clock pessimism              0.096    51.687    
                         clock uncertainty           -0.236    51.452    
    SLICE_X0Y79          FDCE (Setup_fdce_C_CE)      -0.205    51.247    RS232_PHY/Transmitter/s_TX_dataCount_reg[8]
  -------------------------------------------------------------------
                         required time                         51.247    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                 43.112    

Slack (MET) :             43.125ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.952ns (14.773%)  route 5.492ns (85.227%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 51.592 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.700     8.158    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X2Y81          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.592    51.592    RS232_PHY/Transmitter/clk_out1
    SLICE_X2Y81          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[12]/C
                         clock pessimism              0.096    51.688    
                         clock uncertainty           -0.236    51.453    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    51.284    RS232_PHY/Transmitter/s_TX_dataCount_reg[12]
  -------------------------------------------------------------------
                         required time                         51.284    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 43.125    

Slack (MET) :             43.125ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.952ns (14.773%)  route 5.492ns (85.227%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 51.592 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.700     8.158    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X2Y81          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.592    51.592    RS232_PHY/Transmitter/clk_out1
    SLICE_X2Y81          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[14]/C
                         clock pessimism              0.096    51.688    
                         clock uncertainty           -0.236    51.453    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    51.284    RS232_PHY/Transmitter/s_TX_dataCount_reg[14]
  -------------------------------------------------------------------
                         required time                         51.284    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 43.125    

Slack (MET) :             43.125ns  (required time - arrival time)
  Source:                 RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Transmitter/s_TX_dataCount_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 0.952ns (14.773%)  route 5.492ns (85.227%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 51.592 - 50.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.714     1.714    RS232_PHY/Transmitter/clk_out1
    SLICE_X3Y82          FDCE                                         r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDCE (Prop_fdce_C_Q)         0.456     2.170 r  RS232_PHY/Transmitter/s_pulse_width_reg[3]/Q
                         net (fo=5, routed)           0.978     3.148    RS232_PHY/Transmitter/s_pulse_width[3]
    SLICE_X4Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.272 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4/O
                         net (fo=1, routed)           0.670     3.942    RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_4_n_0
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.124     4.066 r  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[1]_i_3/O
                         net (fo=43, routed)          1.866     5.933    RS232_PHY/Transmitter/eqOp__6
    SLICE_X3Y78          LUT6 (Prop_lut6_I2_O)        0.124     6.057 f  RS232_PHY/Transmitter/FSM_sequential_s_TX_current_state[0]_i_1/O
                         net (fo=10, routed)          1.277     7.334    RS232_PHY/Transmitter/s_TX_next_state__0[0]
    SLICE_X3Y83          LUT4 (Prop_lut4_I3_O)        0.124     7.458 r  RS232_PHY/Transmitter/s_TX_dataCount[31]_i_1/O
                         net (fo=32, routed)          0.700     8.158    RS232_PHY/Transmitter/s_TX_dataCount_0
    SLICE_X2Y81          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.592    51.592    RS232_PHY/Transmitter/clk_out1
    SLICE_X2Y81          FDCE                                         r  RS232_PHY/Transmitter/s_TX_dataCount_reg[15]/C
                         clock pessimism              0.096    51.688    
                         clock uncertainty           -0.236    51.453    
    SLICE_X2Y81          FDCE (Setup_fdce_C_CE)      -0.169    51.284    RS232_PHY/Transmitter/s_TX_dataCount_reg[15]
  -------------------------------------------------------------------
                         required time                         51.284    
                         arrival time                          -8.158    
  -------------------------------------------------------------------
                         slack                                 43.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 RS232_PHY/Shift/register_aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.643%)  route 0.131ns (44.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.560    RS232_PHY/Shift/clk_out1
    SLICE_X8Y75          FDCE                                         r  RS232_PHY/Shift/register_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     0.724 r  RS232_PHY/Shift/register_aux_reg[0]/Q
                         net (fo=1, routed)           0.131     0.854    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.871    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.616    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     0.771    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.828%)  route 0.222ns (61.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.563     0.563    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y77         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.222     0.926    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.874     0.874    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.640    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.823    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 RS232_PHY/Shift/register_aux_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.110%)  route 0.126ns (45.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.560    RS232_PHY/Shift/clk_out1
    SLICE_X8Y75          FDCE                                         r  RS232_PHY/Shift/register_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.148     0.708 r  RS232_PHY/Shift/register_aux_reg[5]/Q
                         net (fo=2, routed)           0.126     0.833    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.871    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.616    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.102     0.718    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 RS232_PHY/Shift/register_aux_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.047%)  route 0.126ns (45.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.560    RS232_PHY/Shift/clk_out1
    SLICE_X8Y75          FDCE                                         r  RS232_PHY/Shift/register_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.148     0.708 r  RS232_PHY/Shift/register_aux_reg[3]/Q
                         net (fo=2, routed)           0.126     0.833    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.871    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.616    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.102     0.718    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.665%)  route 0.249ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.563     0.563    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y78         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y78         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.249     0.976    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.874     0.874    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.640    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.823    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 RS232_PHY/Shift/register_aux_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.317%)  route 0.206ns (55.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.560    RS232_PHY/Shift/clk_out1
    SLICE_X8Y75          FDCE                                         r  RS232_PHY/Shift/register_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     0.724 r  RS232_PHY/Shift/register_aux_reg[4]/Q
                         net (fo=2, routed)           0.206     0.930    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.871    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.616    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     0.771    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.032%)  route 0.286ns (66.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.563     0.563    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y77         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=3, routed)           0.286     0.989    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.874     0.874    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.640    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.823    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.404%)  route 0.263ns (61.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.564     0.564    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X10Y79         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.263     0.991    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.871    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.820    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 RS232_PHY/Shift/register_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.787%)  route 0.182ns (55.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.560    RS232_PHY/Shift/clk_out1
    SLICE_X8Y75          FDCE                                         r  RS232_PHY/Shift/register_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.148     0.708 r  RS232_PHY/Shift/register_aux_reg[2]/Q
                         net (fo=2, routed)           0.182     0.890    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.871    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.616    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.101     0.717    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 RS232_PHY/Shift/register_aux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.809%)  route 0.228ns (58.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.560     0.560    RS232_PHY/Shift/clk_out1
    SLICE_X8Y75          FDCE                                         r  RS232_PHY/Shift/register_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     0.724 r  RS232_PHY/Shift/register_aux_reg[1]/Q
                         net (fo=2, routed)           0.228     0.952    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.871     0.871    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.255     0.616    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.771    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y30     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y30     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    RS232_PHY/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         50.000      49.000     SLICE_X7Y80      RS232_PHY/Ack_in_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X1Y79      RS232_PHY/Data_FF_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X10Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X10Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X11Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X10Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X1Y79      RS232_PHY/Data_FF_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y84      RS232_PHY/Transmitter/s_TX_dataCount_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y84      RS232_PHY/Transmitter/s_TX_dataCount_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y84      RS232_PHY/Transmitter/s_TX_dataCount_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X2Y84      RS232_PHY/Transmitter/s_TX_dataCount_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79      RS232_PHY/Transmitter/s_TX_dataCount_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79      RS232_PHY/Transmitter/s_TX_dataCount_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79      RS232_PHY/Transmitter/s_TX_dataCount_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X0Y79      RS232_PHY/Transmitter/s_TX_dataCount_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X1Y79      RS232_PHY/Data_FF_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X7Y80      RS232_PHY/Ack_in_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X1Y79      RS232_PHY/Data_FF_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X10Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X10Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X11Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X10Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X11Y76     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X10Y77     RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_gen_1
  To Clock:  clkfbout_Clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_gen_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    RS232_PHY/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_gen_1
  To Clock:  clk_out1_Clk_PIC_TOP

Setup :            0  Failing Endpoints,  Worst Slack       37.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.692ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[3][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 2.478ns (31.229%)  route 5.457ns (68.771%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.119     3.250 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.778    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     5.110 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     5.110    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.355 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.355    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.459 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.767    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.324 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.324    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.422 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.528    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.847 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.250    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.374 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           1.271     9.645    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X5Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X5Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][2]/C
                         clock pessimism              0.000    47.965    
                         clock uncertainty           -0.561    47.404    
    SLICE_X5Y81          FDCE (Setup_fdce_C_D)       -0.067    47.337    RAM_PORTS/contents_ram_reg[3][2]
  -------------------------------------------------------------------
                         required time                         47.337    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                 37.692    

Slack (MET) :             37.968ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[6][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 2.478ns (32.476%)  route 5.152ns (67.524%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 47.964 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.119     3.250 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.778    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     5.110 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     5.110    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.355 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.355    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.459 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.767    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.324 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.324    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.422 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.528    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.847 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.250    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.374 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           0.966     9.341    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.589    47.964    RAM_PORTS/clk_out1
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][2]/C
                         clock pessimism              0.000    47.964    
                         clock uncertainty           -0.561    47.403    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)       -0.095    47.308    RAM_PORTS/contents_ram_reg[6][2]
  -------------------------------------------------------------------
                         required time                         47.308    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                 37.968    

Slack (MET) :             37.973ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.628ns  (logic 2.478ns (32.485%)  route 5.150ns (67.515%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 47.967 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.119     3.250 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.778    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     5.110 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     5.110    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.355 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.355    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.459 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.767    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.324 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.324    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.422 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.528    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.847 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.250    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.374 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           0.964     9.338    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X5Y82          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    47.967    RAM_PORTS/clk_out1
    SLICE_X5Y82          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][2]/C
                         clock pessimism              0.000    47.967    
                         clock uncertainty           -0.561    47.406    
    SLICE_X5Y82          FDCE (Setup_fdce_C_D)       -0.095    47.311    RAM_PORTS/contents_ram_reg[7][2]
  -------------------------------------------------------------------
                         required time                         47.311    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                 37.973    

Slack (MET) :             38.123ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 2.478ns (33.148%)  route 4.998ns (66.852%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.119     3.250 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.529     4.778    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y82          LUT6 (Prop_lut6_I4_O)        0.332     5.110 r  RAM_PORTS/TX_Data_reg[2]_i_72/O
                         net (fo=1, routed)           0.000     5.110    RAM_PORTS/TX_Data_reg[2]_i_72_n_0
    SLICE_X5Y82          MUXF7 (Prop_muxf7_I1_O)      0.245     5.355 r  RAM_PORTS/TX_Data_reg[2]_i_33/O
                         net (fo=1, routed)           0.000     5.355    RAM_PORTS/TX_Data_reg[2]_i_33_n_0
    SLICE_X5Y82          MUXF8 (Prop_muxf8_I0_O)      0.104     5.459 r  RAM_PORTS/TX_Data_reg[2]_i_14/O
                         net (fo=1, routed)           0.308     5.767    RAM_PORTS/TX_Data_reg[2]_i_14_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.557     6.324 r  RAM_PORTS/TX_Data_reg[2]_i_5/O
                         net (fo=1, routed)           0.000     6.324    RAM_PORTS/TX_Data_reg[2]_i_5_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.422 r  RAM_PORTS/TX_Data_reg[2]_i_4/O
                         net (fo=1, routed)           1.106     7.528    DMA_ports/contents_ram_reg[49][2]
    SLICE_X7Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.847 r  DMA_ports/TX_Data_reg[2]_i_2/O
                         net (fo=1, routed)           0.403     8.250    DMA_ports/TX_Data_reg[2]_i_2_n_0
    SLICE_X7Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.374 r  DMA_ports/TX_Data_reg[2]_i_1/O
                         net (fo=9, routed)           0.812     9.186    RAM_PORTS/contents_ram_reg[49][7]_0[2]
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][2]/C
                         clock pessimism              0.000    47.965    
                         clock uncertainty           -0.561    47.404    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)       -0.095    47.309    RAM_PORTS/contents_ram_reg[4][2]
  -------------------------------------------------------------------
                         required time                         47.309    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                 38.123    

Slack (MET) :             38.126ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 2.268ns (30.402%)  route 5.192ns (69.598%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 47.966 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.124     3.255 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          1.045     4.299    RAM_PORTS/RAM_ADDR[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     4.423 r  RAM_PORTS/TX_Data_reg[3]_i_71/O
                         net (fo=1, routed)           0.000     4.423    RAM_PORTS/TX_Data_reg[3]_i_71_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.238     4.661 r  RAM_PORTS/TX_Data_reg[3]_i_33/O
                         net (fo=1, routed)           0.000     4.661    RAM_PORTS/TX_Data_reg[3]_i_33_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I0_O)      0.104     4.765 r  RAM_PORTS/TX_Data_reg[3]_i_14/O
                         net (fo=1, routed)           0.517     5.282    RAM_PORTS/TX_Data_reg[3]_i_14_n_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I0_O)      0.554     5.836 r  RAM_PORTS/TX_Data_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     5.836    RAM_PORTS/TX_Data_reg[3]_i_5_n_0
    SLICE_X4Y78          MUXF8 (Prop_muxf8_I0_O)      0.104     5.940 r  RAM_PORTS/TX_Data_reg[3]_i_4/O
                         net (fo=1, routed)           0.558     6.498    DMA_ports/contents_ram_reg[49][3]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.316     6.814 r  DMA_ports/TX_Data_reg[3]_i_2/O
                         net (fo=1, routed)           0.670     7.485    DMA_ports/TX_Data_reg[3]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     7.609 r  DMA_ports/TX_Data_reg[3]_i_1/O
                         net (fo=10, routed)          1.562     9.170    RAM_PORTS/contents_ram_reg[49][7]_0[3]
    SLICE_X1Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.591    47.966    RAM_PORTS/clk_out1
    SLICE_X1Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[0][3]/C
                         clock pessimism              0.000    47.966    
                         clock uncertainty           -0.561    47.405    
    SLICE_X1Y80          FDCE (Setup_fdce_C_D)       -0.109    47.296    RAM_PORTS/contents_ram_reg[0][3]
  -------------------------------------------------------------------
                         required time                         47.296    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                 38.126    

Slack (MET) :             38.157ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[3][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.478ns (33.234%)  route 4.978ns (66.766%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.119     3.250 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.088     4.338    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.332     4.670 r  RAM_PORTS/TX_Data_reg[4]_i_72/O
                         net (fo=1, routed)           0.000     4.670    RAM_PORTS/TX_Data_reg[4]_i_72_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I1_O)      0.245     4.915 r  RAM_PORTS/TX_Data_reg[4]_i_33/O
                         net (fo=1, routed)           0.000     4.915    RAM_PORTS/TX_Data_reg[4]_i_33_n_0
    SLICE_X5Y80          MUXF8 (Prop_muxf8_I0_O)      0.104     5.019 r  RAM_PORTS/TX_Data_reg[4]_i_14/O
                         net (fo=1, routed)           0.736     5.754    RAM_PORTS/TX_Data_reg[4]_i_14_n_0
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I0_O)      0.557     6.311 r  RAM_PORTS/TX_Data_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.311    RAM_PORTS/TX_Data_reg[4]_i_5_n_0
    SLICE_X10Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     6.409 r  RAM_PORTS/TX_Data_reg[4]_i_4/O
                         net (fo=1, routed)           0.584     6.993    DMA_ports/contents_ram_reg[49][4]
    SLICE_X8Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.312 r  DMA_ports/TX_Data_reg[4]_i_2/O
                         net (fo=1, routed)           0.689     8.001    DMA_ports/TX_Data_reg[4]_i_2_n_0
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.125 r  DMA_ports/TX_Data_reg[4]_i_1/O
                         net (fo=9, routed)           1.041     9.167    RAM_PORTS/contents_ram_reg[49][7]_0[4]
    SLICE_X5Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X5Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][4]/C
                         clock pessimism              0.000    47.965    
                         clock uncertainty           -0.561    47.404    
    SLICE_X5Y81          FDCE (Setup_fdce_C_D)       -0.081    47.323    RAM_PORTS/contents_ram_reg[3][4]
  -------------------------------------------------------------------
                         required time                         47.323    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 38.157    

Slack (MET) :             38.157ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.478ns (33.234%)  route 4.978ns (66.766%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.119     3.250 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.088     4.338    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.332     4.670 r  RAM_PORTS/TX_Data_reg[4]_i_72/O
                         net (fo=1, routed)           0.000     4.670    RAM_PORTS/TX_Data_reg[4]_i_72_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I1_O)      0.245     4.915 r  RAM_PORTS/TX_Data_reg[4]_i_33/O
                         net (fo=1, routed)           0.000     4.915    RAM_PORTS/TX_Data_reg[4]_i_33_n_0
    SLICE_X5Y80          MUXF8 (Prop_muxf8_I0_O)      0.104     5.019 r  RAM_PORTS/TX_Data_reg[4]_i_14/O
                         net (fo=1, routed)           0.736     5.754    RAM_PORTS/TX_Data_reg[4]_i_14_n_0
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I0_O)      0.557     6.311 r  RAM_PORTS/TX_Data_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.311    RAM_PORTS/TX_Data_reg[4]_i_5_n_0
    SLICE_X10Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     6.409 r  RAM_PORTS/TX_Data_reg[4]_i_4/O
                         net (fo=1, routed)           0.584     6.993    DMA_ports/contents_ram_reg[49][4]
    SLICE_X8Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.312 r  DMA_ports/TX_Data_reg[4]_i_2/O
                         net (fo=1, routed)           0.689     8.001    DMA_ports/TX_Data_reg[4]_i_2_n_0
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.125 r  DMA_ports/TX_Data_reg[4]_i_1/O
                         net (fo=9, routed)           1.041     9.167    RAM_PORTS/contents_ram_reg[49][7]_0[4]
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][4]/C
                         clock pessimism              0.000    47.965    
                         clock uncertainty           -0.561    47.404    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)       -0.081    47.323    RAM_PORTS/contents_ram_reg[4][4]
  -------------------------------------------------------------------
                         required time                         47.323    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 38.157    

Slack (MET) :             38.217ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 2.268ns (30.748%)  route 5.108ns (69.252%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 47.967 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.124     3.255 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          1.045     4.299    RAM_PORTS/RAM_ADDR[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     4.423 r  RAM_PORTS/TX_Data_reg[3]_i_71/O
                         net (fo=1, routed)           0.000     4.423    RAM_PORTS/TX_Data_reg[3]_i_71_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.238     4.661 r  RAM_PORTS/TX_Data_reg[3]_i_33/O
                         net (fo=1, routed)           0.000     4.661    RAM_PORTS/TX_Data_reg[3]_i_33_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I0_O)      0.104     4.765 r  RAM_PORTS/TX_Data_reg[3]_i_14/O
                         net (fo=1, routed)           0.517     5.282    RAM_PORTS/TX_Data_reg[3]_i_14_n_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I0_O)      0.554     5.836 r  RAM_PORTS/TX_Data_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     5.836    RAM_PORTS/TX_Data_reg[3]_i_5_n_0
    SLICE_X4Y78          MUXF8 (Prop_muxf8_I0_O)      0.104     5.940 r  RAM_PORTS/TX_Data_reg[3]_i_4/O
                         net (fo=1, routed)           0.558     6.498    DMA_ports/contents_ram_reg[49][3]
    SLICE_X6Y78          LUT4 (Prop_lut4_I0_O)        0.316     6.814 r  DMA_ports/TX_Data_reg[3]_i_2/O
                         net (fo=1, routed)           0.670     7.485    DMA_ports/TX_Data_reg[3]_i_2_n_0
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.124     7.609 r  DMA_ports/TX_Data_reg[3]_i_1/O
                         net (fo=10, routed)          1.478     9.086    RAM_PORTS/contents_ram_reg[49][7]_0[3]
    SLICE_X1Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    47.967    RAM_PORTS/clk_out1
    SLICE_X1Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[3][3]/C
                         clock pessimism              0.000    47.967    
                         clock uncertainty           -0.561    47.406    
    SLICE_X1Y81          FDCE (Setup_fdce_C_D)       -0.103    47.303    RAM_PORTS/contents_ram_reg[3][3]
  -------------------------------------------------------------------
                         required time                         47.303    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 38.217    

Slack (MET) :             38.239ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[6][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 2.478ns (33.571%)  route 4.903ns (66.429%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 47.964 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.119     3.250 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          1.088     4.338    RAM_PORTS/RAM_ADDR[0]
    SLICE_X5Y80          LUT6 (Prop_lut6_I4_O)        0.332     4.670 r  RAM_PORTS/TX_Data_reg[4]_i_72/O
                         net (fo=1, routed)           0.000     4.670    RAM_PORTS/TX_Data_reg[4]_i_72_n_0
    SLICE_X5Y80          MUXF7 (Prop_muxf7_I1_O)      0.245     4.915 r  RAM_PORTS/TX_Data_reg[4]_i_33/O
                         net (fo=1, routed)           0.000     4.915    RAM_PORTS/TX_Data_reg[4]_i_33_n_0
    SLICE_X5Y80          MUXF8 (Prop_muxf8_I0_O)      0.104     5.019 r  RAM_PORTS/TX_Data_reg[4]_i_14/O
                         net (fo=1, routed)           0.736     5.754    RAM_PORTS/TX_Data_reg[4]_i_14_n_0
    SLICE_X10Y80         MUXF7 (Prop_muxf7_I0_O)      0.557     6.311 r  RAM_PORTS/TX_Data_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.311    RAM_PORTS/TX_Data_reg[4]_i_5_n_0
    SLICE_X10Y80         MUXF8 (Prop_muxf8_I0_O)      0.098     6.409 r  RAM_PORTS/TX_Data_reg[4]_i_4/O
                         net (fo=1, routed)           0.584     6.993    DMA_ports/contents_ram_reg[49][4]
    SLICE_X8Y78          LUT4 (Prop_lut4_I0_O)        0.319     7.312 r  DMA_ports/TX_Data_reg[4]_i_2/O
                         net (fo=1, routed)           0.689     8.001    DMA_ports/TX_Data_reg[4]_i_2_n_0
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.124     8.125 r  DMA_ports/TX_Data_reg[4]_i_1/O
                         net (fo=9, routed)           0.966     9.092    RAM_PORTS/contents_ram_reg[49][7]_0[4]
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.589    47.964    RAM_PORTS/clk_out1
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][4]/C
                         clock pessimism              0.000    47.964    
                         clock uncertainty           -0.561    47.403    
    SLICE_X5Y80          FDCE (Setup_fdce_C_D)       -0.072    47.331    RAM_PORTS/contents_ram_reg[6][4]
  -------------------------------------------------------------------
                         required time                         47.331    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                 38.239    

Slack (MET) :             38.276ns  (required time - arrival time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_PIC_TOP rise@50.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.724ns (38.228%)  route 4.402ns (61.772%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 47.965 - 50.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.456     2.166 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.356     2.522    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.646 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.485     3.131    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.119     3.250 r  DMA_ports/contents_ram[254][7]_i_2/O
                         net (fo=24, routed)          0.494     3.743    RAM_PORTS/RAM_ADDR[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.332     4.075 r  RAM_PORTS/TX_Data_reg[5]_i_72/O
                         net (fo=1, routed)           0.000     4.075    RAM_PORTS/TX_Data_reg[5]_i_72_n_0
    SLICE_X6Y80          MUXF7 (Prop_muxf7_I1_O)      0.247     4.322 r  RAM_PORTS/TX_Data_reg[5]_i_33/O
                         net (fo=1, routed)           0.000     4.322    RAM_PORTS/TX_Data_reg[5]_i_33_n_0
    SLICE_X6Y80          MUXF8 (Prop_muxf8_I0_O)      0.098     4.420 r  RAM_PORTS/TX_Data_reg[5]_i_14/O
                         net (fo=1, routed)           0.869     5.290    RAM_PORTS/TX_Data_reg[5]_i_14_n_0
    SLICE_X9Y77          MUXF7 (Prop_muxf7_I0_O)      0.557     5.847 r  RAM_PORTS/TX_Data_reg[5]_i_5/O
                         net (fo=1, routed)           0.000     5.847    RAM_PORTS/TX_Data_reg[5]_i_5_n_0
    SLICE_X9Y77          MUXF8 (Prop_muxf8_I0_O)      0.104     5.951 r  RAM_PORTS/TX_Data_reg[5]_i_4/O
                         net (fo=1, routed)           0.815     6.766    DMA_ports/contents_ram_reg[49][5]
    SLICE_X8Y78          LUT4 (Prop_lut4_I0_O)        0.344     7.110 r  DMA_ports/TX_Data_reg[5]_i_2/O
                         net (fo=1, routed)           0.290     7.399    DMA_ports/TX_Data_reg[5]_i_2_n_0
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.343     7.742 r  DMA_ports/TX_Data_reg[5]_i_1/O
                         net (fo=9, routed)           1.094     8.836    RAM_PORTS/contents_ram_reg[49][7]_0[5]
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                     50.000    50.000 r  
    N15                                               0.000    50.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000    50.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814    50.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    51.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    44.654 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.284    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.375 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.590    47.965    RAM_PORTS/clk_out1
    SLICE_X4Y81          FDCE                                         r  RAM_PORTS/contents_ram_reg[4][5]/C
                         clock pessimism              0.000    47.965    
                         clock uncertainty           -0.561    47.404    
    SLICE_X4Y81          FDCE (Setup_fdce_C_D)       -0.292    47.112    RAM_PORTS/contents_ram_reg[4][5]
  -------------------------------------------------------------------
                         required time                         47.112    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                 38.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.886ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_READY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.231ns (22.312%)  route 0.804ns (77.688%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.444     1.178    DMA_ports/ACK_FROM_RS
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.223 r  DMA_ports/U_READY_i_2/O
                         net (fo=1, routed)           0.154     1.377    DMA_ports/U_READY_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I4_O)        0.045     1.422 r  DMA_ports/U_READY_i_1/O
                         net (fo=1, routed)           0.206     1.628    m_READY
    SLICE_X3Y74          FDRE                                         r  U_READY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.889    Clk
    SLICE_X3Y74          FDRE                                         r  U_READY_reg/C
                         clock pessimism              0.000    -0.889    
                         clock uncertainty            0.561    -0.328    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.070    -0.258    U_READY_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.906ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.276ns (28.377%)  route 0.697ns (71.623%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.191     1.350    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.395 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.170     1.565    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X6Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.886    RAM_PORTS/clk_out1
    SLICE_X6Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][4]/C
                         clock pessimism              0.000    -0.886    
                         clock uncertainty            0.561    -0.325    
    SLICE_X6Y80          FDCE (Hold_fdce_C_CE)       -0.016    -0.341    RAM_PORTS/contents_ram_reg[7][4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.276ns (28.377%)  route 0.697ns (71.623%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.191     1.350    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.395 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.170     1.565    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X6Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.886    RAM_PORTS/clk_out1
    SLICE_X6Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][5]/C
                         clock pessimism              0.000    -0.886    
                         clock uncertainty            0.561    -0.325    
    SLICE_X6Y80          FDCE (Hold_fdce_C_CE)       -0.016    -0.341    RAM_PORTS/contents_ram_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.276ns (27.953%)  route 0.711ns (72.047%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.191     1.350    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.395 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.185     1.580    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.864    -0.884    RAM_PORTS/clk_out1
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][0]/C
                         clock pessimism              0.000    -0.884    
                         clock uncertainty            0.561    -0.323    
    SLICE_X3Y79          FDCE (Hold_fdce_C_CE)       -0.039    -0.362    RAM_PORTS/contents_ram_reg[7][0]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.276ns (27.953%)  route 0.711ns (72.047%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.191     1.350    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.395 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.185     1.580    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.864    -0.884    RAM_PORTS/clk_out1
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][1]/C
                         clock pessimism              0.000    -0.884    
                         clock uncertainty            0.561    -0.323    
    SLICE_X3Y79          FDCE (Hold_fdce_C_CE)       -0.039    -0.362    RAM_PORTS/contents_ram_reg[7][1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.276ns (27.953%)  route 0.711ns (72.047%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.191     1.350    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.395 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.185     1.580    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.864    -0.884    RAM_PORTS/clk_out1
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][3]/C
                         clock pessimism              0.000    -0.884    
                         clock uncertainty            0.561    -0.323    
    SLICE_X3Y79          FDCE (Hold_fdce_C_CE)       -0.039    -0.362    RAM_PORTS/contents_ram_reg[7][3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[7][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.276ns (27.953%)  route 0.711ns (72.047%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.191     1.350    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I3_O)        0.045     1.395 r  DMA_ports/contents_ram[7][7]_i_1/O
                         net (fo=8, routed)           0.185     1.580    RAM_PORTS/contents_ram_reg[7][7]_0[0]
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.864    -0.884    RAM_PORTS/clk_out1
    SLICE_X3Y79          FDCE                                         r  RAM_PORTS/contents_ram_reg[7][6]/C
                         clock pessimism              0.000    -0.884    
                         clock uncertainty            0.561    -0.323    
    SLICE_X3Y79          FDCE (Hold_fdce_C_CE)       -0.039    -0.362    RAM_PORTS/contents_ram_reg[7][6]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.955ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.279ns (29.836%)  route 0.656ns (70.164%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.191     1.350    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y79          LUT4 (Prop_lut4_I2_O)        0.048     1.398 r  DMA_ports/contents_ram[2][7]_i_1/O
                         net (fo=8, routed)           0.129     1.528    RAM_PORTS/contents_ram_reg[2][7]_0[0]
    SLICE_X4Y78          FDCE                                         r  RAM_PORTS/contents_ram_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.860    -0.888    RAM_PORTS/clk_out1
    SLICE_X4Y78          FDCE                                         r  RAM_PORTS/contents_ram_reg[2][0]/C
                         clock pessimism              0.000    -0.888    
                         clock uncertainty            0.561    -0.327    
    SLICE_X4Y78          FDCE (Hold_fdce_C_CE)       -0.101    -0.428    RAM_PORTS/contents_ram_reg[2][0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             2.028ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[6][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.276ns (25.765%)  route 0.795ns (74.235%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.328     1.486    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.045     1.531 r  DMA_ports/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.132     1.664    RAM_PORTS/contents_ram_reg[6][7]_0[0]
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.886    RAM_PORTS/clk_out1
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][2]/C
                         clock pessimism              0.000    -0.886    
                         clock uncertainty            0.561    -0.325    
    SLICE_X5Y80          FDCE (Hold_fdce_C_CE)       -0.039    -0.364    RAM_PORTS/contents_ram_reg[6][2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (arrival time - required time)
  Source:                 RS232_PHY/Ack_in_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM_PORTS/contents_ram_reg[6][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_PIC_TOP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_PIC_TOP rise@0.000ns - clk_out1_Clk_gen_1 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.276ns (25.765%)  route 0.795ns (74.235%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.561ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.466ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.622     0.622    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.593     0.593    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDPE (Prop_fdpe_C_Q)         0.141     0.734 f  RS232_PHY/Ack_in_reg/Q
                         net (fo=11, routed)          0.169     0.902    DMA_ports/ACK_FROM_RS
    SLICE_X7Y79          LUT6 (Prop_lut6_I4_O)        0.045     0.947 r  DMA_ports/switches_OBUF[7]_inst_i_10/O
                         net (fo=3, routed)           0.167     1.114    DMA_ports/switches_OBUF[7]_inst_i_10_n_0
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.045     1.159 r  DMA_ports/contents_ram[49][7]_i_6/O
                         net (fo=24, routed)          0.328     1.486    DMA_ports/RAM_ADDR[1]
    SLICE_X5Y81          LUT4 (Prop_lut4_I2_O)        0.045     1.531 r  DMA_ports/contents_ram[6][7]_i_1/O
                         net (fo=8, routed)           0.132     1.664    RAM_PORTS/contents_ram_reg[6][7]_0[0]
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.845    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.316 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.776    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.886    RAM_PORTS/clk_out1
    SLICE_X5Y80          FDCE                                         r  RAM_PORTS/contents_ram_reg[6][4]/C
                         clock pessimism              0.000    -0.886    
                         clock uncertainty            0.561    -0.325    
    SLICE_X5Y80          FDCE (Hold_fdce_C_CE)       -0.039    -0.364    RAM_PORTS/contents_ram_reg[6][4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  2.028    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_PIC_TOP
  To Clock:  clk_out1_Clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       39.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.407ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        12.785ns  (logic 0.918ns (7.180%)  route 11.867ns (92.820%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 f  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.397     6.923    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.047 f  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          2.543     9.590    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X10Y77         LUT5 (Prop_lut5_I3_O)        0.152     9.742 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           1.594    11.336    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X10Y77         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.510    51.510    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y77         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.000    51.510    
                         clock uncertainty           -0.516    50.995    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)       -0.252    50.743    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         50.743    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                 39.407    

Slack (MET) :             39.679ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        12.513ns  (logic 0.918ns (7.336%)  route 11.595ns (92.664%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 f  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.397     6.923    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.047 f  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          2.543     9.590    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X10Y77         LUT5 (Prop_lut5_I3_O)        0.152     9.742 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           1.322    11.064    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X10Y77         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.510    51.510    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X10Y77         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000    51.510    
                         clock uncertainty           -0.516    50.995    
    SLICE_X10Y77         FDRE (Setup_fdre_C_D)       -0.252    50.743    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         50.743    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                 39.679    

Slack (MET) :             40.445ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        11.954ns  (logic 0.890ns (7.445%)  route 11.064ns (92.555%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 r  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.397     6.923    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.047 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          1.695     8.742    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           1.639    10.504    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y77         FDSE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.510    51.510    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y77         FDSE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000    51.510    
                         clock uncertainty           -0.516    50.995    
    SLICE_X10Y77         FDSE (Setup_fdse_C_D)       -0.045    50.950    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         50.950    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                 40.445    

Slack (MET) :             40.648ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        11.764ns  (logic 0.890ns (7.565%)  route 10.874ns (92.435%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 r  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.397     6.923    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124     7.047 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=10, routed)          1.695     8.742    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.866 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           1.450    10.315    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X10Y77         FDSE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.510    51.510    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X10Y77         FDSE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000    51.510    
                         clock uncertainty           -0.516    50.995    
    SLICE_X10Y77         FDSE (Setup_fdse_C_D)       -0.031    50.964    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         50.964    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                 40.648    

Slack (MET) :             41.455ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.945ns  (logic 0.766ns (6.999%)  route 10.179ns (93.001%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 51.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 r  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.725     7.251    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X11Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.375 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           2.120     9.496    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i0__1
    SLICE_X10Y80         FDSE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.513    51.513    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y80         FDSE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.000    51.513    
                         clock uncertainty           -0.516    50.998    
    SLICE_X10Y80         FDSE (Setup_fdse_C_D)       -0.047    50.951    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 41.455    

Slack (MET) :             41.506ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.795ns (7.499%)  route 9.806ns (92.501%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 51.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 r  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.397     6.923    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X10Y76         LUT3 (Prop_lut3_I2_O)        0.153     7.076 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[7]_i_1/O
                         net (fo=8, routed)           2.076     9.151    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]_0[0]
    SLICE_X7Y76          FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.585    51.585    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y76          FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                         clock pessimism              0.000    51.585    
                         clock uncertainty           -0.516    51.070    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.412    50.658    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         50.658    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 41.506    

Slack (MET) :             41.506ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.601ns  (logic 0.795ns (7.499%)  route 9.806ns (92.501%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 51.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 r  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.397     6.923    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X10Y76         LUT3 (Prop_lut3_I2_O)        0.153     7.076 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[7]_i_1/O
                         net (fo=8, routed)           2.076     9.151    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]_0[0]
    SLICE_X7Y76          FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.585    51.585    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X7Y76          FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]/C
                         clock pessimism              0.000    51.585    
                         clock uncertainty           -0.516    51.070    
    SLICE_X7Y76          FDRE (Setup_fdre_C_CE)      -0.412    50.658    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         50.658    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                 41.506    

Slack (MET) :             41.587ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.455ns  (logic 0.766ns (7.327%)  route 9.689ns (92.673%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 51.552 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 r  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.550     7.076    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X10Y76         LUT5 (Prop_lut5_I1_O)        0.124     7.200 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           1.806     9.006    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.552    51.552    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y30         RAMB18E1                                     r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    51.552    
                         clock uncertainty           -0.516    51.036    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    50.593    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         50.593    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 41.587    

Slack (MET) :             41.650ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.732ns  (logic 0.766ns (7.137%)  route 9.966ns (92.863%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 f  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.795     7.321    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X11Y76         LUT3 (Prop_lut3_I1_O)        0.124     7.445 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state[0]_i_1/O
                         net (fo=2, routed)           1.838     9.283    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/next_fwft_state[0]
    SLICE_X11Y76         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.509    51.509    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X11Y76         FDRE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.000    51.509    
                         clock uncertainty           -0.516    50.994    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)       -0.061    50.933    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         50.933    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 41.650    

Slack (MET) :             41.679ns  (required time - arrival time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_gen_1 rise@50.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 0.794ns (7.533%)  route 9.746ns (92.467%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        2.959ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.181    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.888 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -3.178    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.082 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.632    -1.449    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518    -0.931 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[0]/Q
                         net (fo=31, routed)          5.333     4.402    DMA_ports/s_DMA_current_state[0]
    SLICE_X8Y77          LUT5 (Prop_lut5_I3_O)        0.124     4.526 r  DMA_ports/Internal_memory_i_1/O
                         net (fo=8, routed)           2.795     7.321    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.152     7.473 r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1/O
                         net (fo=2, routed)           1.617     9.091    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i0__1
    SLICE_X10Y76         FDSE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.680    51.680    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.509    51.509    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y76         FDSE                                         r  RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.000    51.509    
                         clock uncertainty           -0.516    50.994    
    SLICE_X10Y76         FDSE (Setup_fdse_C_D)       -0.224    50.770    RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         50.770    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                 41.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Ack_in_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 0.518ns (10.750%)  route 4.300ns (89.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    -2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    -5.346 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -3.716    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.625 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.510    -2.115    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.418    -1.697 f  DMA_ports/FSM_sequential_s_DMA_current_state_reg[1]/Q
                         net (fo=32, routed)          4.300     2.604    DMA_ports/s_DMA_current_state[1]
    SLICE_X7Y80          LUT6 (Prop_lut6_I1_O)        0.100     2.704 r  DMA_ports/Ack_in_i_1/O
                         net (fo=1, routed)           0.000     2.704    RS232_PHY/Ack_in_reg_0
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          1.807     1.807    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         1.710     1.710    RS232_PHY/Clk
    SLICE_X7Y80          FDPE                                         r  RS232_PHY/Ack_in_reg/C
                         clock pessimism              0.000     1.710    
                         clock uncertainty            0.516     2.226    
    SLICE_X7Y80          FDPE (Hold_fdpe_C_D)         0.270     2.496    RS232_PHY/Ack_in_reg
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/StartTX_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.209ns (6.556%)  route 2.979ns (93.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.043     2.515    RS232_PHY/E[0]
    SLICE_X3Y78          FDCE                                         r  RS232_PHY/StartTX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.863     0.863    RS232_PHY/Clk
    SLICE_X3Y78          FDCE                                         r  RS232_PHY/StartTX_reg/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.516     1.378    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.070     1.448    RS232_PHY/StartTX_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Data_FF_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.209ns (6.548%)  route 2.983ns (93.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.046     2.518    RS232_PHY/E[0]
    SLICE_X1Y79          FDCE                                         r  RS232_PHY/Data_FF_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.864     0.864    RS232_PHY/Clk
    SLICE_X1Y79          FDCE                                         r  RS232_PHY/Data_FF_reg[4]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.516     1.379    
    SLICE_X1Y79          FDCE (Hold_fdce_C_CE)       -0.039     1.340    RS232_PHY/Data_FF_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Data_FF_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.209ns (6.548%)  route 2.983ns (93.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.046     2.518    RS232_PHY/E[0]
    SLICE_X1Y79          FDCE                                         r  RS232_PHY/Data_FF_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.864     0.864    RS232_PHY/Clk
    SLICE_X1Y79          FDCE                                         r  RS232_PHY/Data_FF_reg[5]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.516     1.379    
    SLICE_X1Y79          FDCE (Hold_fdce_C_CE)       -0.039     1.340    RS232_PHY/Data_FF_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Data_FF_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.209ns (6.548%)  route 2.983ns (93.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.046     2.518    RS232_PHY/E[0]
    SLICE_X1Y79          FDCE                                         r  RS232_PHY/Data_FF_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.864     0.864    RS232_PHY/Clk
    SLICE_X1Y79          FDCE                                         r  RS232_PHY/Data_FF_reg[7]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.516     1.379    
    SLICE_X1Y79          FDCE (Hold_fdce_C_CE)       -0.039     1.340    RS232_PHY/Data_FF_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Data_FF_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.209ns (6.524%)  route 2.994ns (93.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.058     2.530    RS232_PHY/E[0]
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.860     0.860    RS232_PHY/Clk
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[0]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.516     1.375    
    SLICE_X5Y78          FDCE (Hold_fdce_C_CE)       -0.039     1.336    RS232_PHY/Data_FF_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Data_FF_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.209ns (6.524%)  route 2.994ns (93.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.058     2.530    RS232_PHY/E[0]
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.860     0.860    RS232_PHY/Clk
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[1]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.516     1.375    
    SLICE_X5Y78          FDCE (Hold_fdce_C_CE)       -0.039     1.336    RS232_PHY/Data_FF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Data_FF_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.209ns (6.524%)  route 2.994ns (93.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.058     2.530    RS232_PHY/E[0]
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.860     0.860    RS232_PHY/Clk
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.516     1.375    
    SLICE_X5Y78          FDCE (Hold_fdce_C_CE)       -0.039     1.336    RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Data_FF_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.209ns (6.524%)  route 2.994ns (93.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.058     2.530    RS232_PHY/E[0]
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.860     0.860    RS232_PHY/Clk
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[3]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.516     1.375    
    SLICE_X5Y78          FDCE (Hold_fdce_C_CE)       -0.039     1.336    RS232_PHY/Data_FF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_PIC_TOP  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RS232_PHY/Data_FF_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_gen_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_gen_1 rise@0.000ns - clk_out1_Clk_PIC_TOP rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.209ns (6.524%)  route 2.994ns (93.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.516ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.325ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_PIC_TOP rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk100MHZ (IN)
                         net (fo=0)                   0.000     0.000    Clock_generator/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  Clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.617    Clock_generator/inst/clk_in1_Clk_PIC_TOP
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.759 r  Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.264    Clock_generator/inst/clk_out1_Clk_PIC_TOP
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.238 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.673    DMA_ports/clk_out1
    SLICE_X8Y80          FDCE                                         r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164    -0.509 r  DMA_ports/FSM_sequential_s_DMA_current_state_reg[2]/Q
                         net (fo=23, routed)          1.936     1.427    DMA_ports/s_DMA_current_state[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.472 r  DMA_ports/Data_FF[7]_i_1/O
                         net (fo=9, routed)           1.058     2.530    RS232_PHY/E[0]
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  Clock_generator/inst/clkout1_buf/O
                         net (fo=82, routed)          0.896     0.896    RS232_PHY/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  RS232_PHY/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    RS232_PHY/Clock_generator/inst/clk_out1_Clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  RS232_PHY/Clock_generator/inst/clkout1_buf/O
                         net (fo=123, routed)         0.860     0.860    RS232_PHY/Clk
    SLICE_X5Y78          FDCE                                         r  RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.516     1.375    
    SLICE_X5Y78          FDCE (Hold_fdce_C_CE)       -0.039     1.336    RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.194    





