# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB0_PulseWidthModulator_project.srcs/sources_1/new/PulseWidthModulator.vhd" \
"../../../../LAB0_PulseWidthModulator_project.srcs/sim_1/new/tb_PulseWidthModulator.vhd" \

# Do not sort compile order
nosort
