Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Sep 27 09:34:38 2023
| Host         : LAPTOP-9G4PBER8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-18  Warning           Missing input or output delay   26          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (42)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: BLINKER/rCount_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONTROL/FSM_sequential_rState_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: CONTROL/FSM_sequential_rState_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: CONTROL/FSM_sequential_rState_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DBC_PEDESTRIAN/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.651        0.000                      0                  254        0.094        0.000                      0                  254        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.651        0.000                      0                  254        0.094        0.000                      0                  254        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.952ns (24.677%)  route 2.906ns (75.323%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.658     9.021    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.863    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[0]/C
                         clock pessimism              0.273    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.672    SOUND/rCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.952ns (24.677%)  route 2.906ns (75.323%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.658     9.021    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.863    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[1]/C
                         clock pessimism              0.273    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.672    SOUND/rCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.952ns (24.677%)  route 2.906ns (75.323%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.658     9.021    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.863    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[2]/C
                         clock pessimism              0.273    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.672    SOUND/rCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.952ns (24.677%)  route 2.906ns (75.323%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.658     9.021    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492    14.863    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[3]/C
                         clock pessimism              0.273    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.672    SOUND/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.952ns (24.631%)  route 2.913ns (75.369%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.665     9.029    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/C
                         clock pessimism              0.297    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.699    SOUND/rCount_reg[12]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.952ns (24.631%)  route 2.913ns (75.369%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.665     9.029    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
                         clock pessimism              0.297    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.699    SOUND/rCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.952ns (24.631%)  route 2.913ns (75.369%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.665     9.029    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/C
                         clock pessimism              0.297    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.699    SOUND/rCount_reg[14]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.671ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.952ns (24.631%)  route 2.913ns (75.369%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.665     9.029    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495    14.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/C
                         clock pessimism              0.297    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y80          FDRE (Setup_fdre_C_R)       -0.429    14.699    SOUND/rCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  5.671    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.952ns (25.280%)  route 2.814ns (74.720%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.566     8.929    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.494    14.865    SOUND/CLK
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[4]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.674    SOUND/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 SOUND/rCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SOUND/rCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.952ns (25.280%)  route 2.814ns (74.720%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.612     5.163    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.619 r  SOUND/rCount_reg[13]/Q
                         net (fo=2, routed)           1.017     6.636    SOUND/rCount_reg[13]
    SLICE_X1Y79          LUT4 (Prop_lut4_I1_O)        0.124     6.760 f  SOUND/rCount[0]_i_8/O
                         net (fo=1, routed)           0.665     7.425    SOUND/rCount[0]_i_8_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.124     7.549 f  SOUND/rCount[0]_i_6/O
                         net (fo=1, routed)           0.406     7.956    SOUND/rCount[0]_i_6_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.080 r  SOUND/rCount[0]_i_3/O
                         net (fo=2, routed)           0.160     8.239    SOUND/rCount[0]_i_3_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.363 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.566     8.929    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysClk (IN)
                         net (fo=0)                   0.000    10.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.494    14.865    SOUND/CLK
    SLICE_X0Y78          FDRE                                         r  SOUND/rCount_reg[5]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.674    SOUND/rCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DBC_MODE/rCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_MODE/rCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    DBC_MODE/CLK
    SLICE_X3Y49          FDRE                                         r  DBC_MODE/rCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DBC_MODE/rCount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.761    DBC_MODE/rCount_reg_n_0_[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  DBC_MODE/rCount_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DBC_MODE/rCount_reg[12]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.975 r  DBC_MODE/rCount_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.975    DBC_MODE/rCount_reg[16]_i_1__1_n_7
    SLICE_X3Y50          FDRE                                         r  DBC_MODE/rCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    DBC_MODE/CLK
    SLICE_X3Y50          FDRE                                         r  DBC_MODE/rCount_reg[16]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    DBC_MODE/rCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 DBC_MODE/rCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_MODE/rCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    DBC_MODE/CLK
    SLICE_X3Y49          FDRE                                         r  DBC_MODE/rCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DBC_MODE/rCount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.761    DBC_MODE/rCount_reg_n_0_[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  DBC_MODE/rCount_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DBC_MODE/rCount_reg[12]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.986 r  DBC_MODE/rCount_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.986    DBC_MODE/rCount_reg[16]_i_1__1_n_5
    SLICE_X3Y50          FDRE                                         r  DBC_MODE/rCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    DBC_MODE/CLK
    SLICE_X3Y50          FDRE                                         r  DBC_MODE/rCount_reg[18]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    DBC_MODE/rCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  BLINKER/rCount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.989    BLINKER/rCount_reg[4]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[4]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.000 r  BLINKER/rCount_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.000    BLINKER/rCount_reg[4]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[6]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DBC_MODE/rCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_MODE/rCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    DBC_MODE/CLK
    SLICE_X3Y49          FDRE                                         r  DBC_MODE/rCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DBC_MODE/rCount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.761    DBC_MODE/rCount_reg_n_0_[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  DBC_MODE/rCount_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DBC_MODE/rCount_reg[12]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.011 r  DBC_MODE/rCount_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.011    DBC_MODE/rCount_reg[16]_i_1__1_n_6
    SLICE_X3Y50          FDRE                                         r  DBC_MODE/rCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    DBC_MODE/CLK
    SLICE_X3Y50          FDRE                                         r  DBC_MODE/rCount_reg[17]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    DBC_MODE/rCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DBC_MODE/rCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBC_MODE/rCount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    DBC_MODE/CLK
    SLICE_X3Y49          FDRE                                         r  DBC_MODE/rCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DBC_MODE/rCount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.761    DBC_MODE/rCount_reg_n_0_[15]
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.921 r  DBC_MODE/rCount_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.921    DBC_MODE/rCount_reg[12]_i_1__1_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.011 r  DBC_MODE/rCount_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.011    DBC_MODE/rCount_reg[16]_i_1__1_n_4
    SLICE_X3Y50          FDRE                                         r  DBC_MODE/rCount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    DBC_MODE/CLK
    SLICE_X3Y50          FDRE                                         r  DBC_MODE/rCount_reg[19]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    DBC_MODE/rCount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.025 r  BLINKER/rCount_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.025    BLINKER/rCount_reg[4]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[5]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.025 r  BLINKER/rCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.025    BLINKER/rCount_reg[4]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y50          FDRE                                         r  BLINKER/rCount_reg[7]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  BLINKER/rCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    BLINKER/rCount_reg[4]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.028 r  BLINKER/rCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.028    BLINKER/rCount_reg[8]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 BLINKER/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLINKER/rCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.598     1.511    BLINKER/CLK
    SLICE_X0Y49          FDRE                                         r  BLINKER/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BLINKER/rCount_reg[2]/Q
                         net (fo=1, routed)           0.121     1.774    BLINKER/rCount_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.934 r  BLINKER/rCount_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.935    BLINKER/rCount_reg[0]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.974 r  BLINKER/rCount_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.974    BLINKER/rCount_reg[4]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.039 r  BLINKER/rCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.039    BLINKER/rCount_reg[8]_i_1_n_5
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    BLINKER/CLK
    SLICE_X0Y51          FDRE                                         r  BLINKER/rCount_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    BLINKER/rCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     BLINKER/rCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     BLINKER/rCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52     BLINKER/rCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     BLINKER/rCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y53     BLINKER/rCount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y49     BLINKER/rCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y51     BLINKER/rCount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52     BLINKER/rCount_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/rPedestrian_reg/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.303ns  (logic 4.300ns (58.887%)  route 3.002ns (41.113%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          LDCE                         0.000     0.000 r  CONTROL/rPedestrian_reg/G
    SLICE_X3Y52          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CONTROL/rPedestrian_reg/Q
                         net (fo=4, routed)           3.002     3.763    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.539     7.303 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.303    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 1.664ns (23.293%)  route 5.478ns (76.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          2.041     7.142    CONTROL/rStateOld_reg[2]_0
    SLICE_X4Y54          FDCE                                         f  CONTROL/rTimer2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/outLight_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 1.664ns (27.421%)  route 4.403ns (72.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          0.966     6.067    CONTROL/rStateOld_reg[2]_0
    SLICE_X3Y54          LDCE                                         f  CONTROL/outLight_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/outLight_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 1.664ns (28.108%)  route 4.255ns (71.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          0.818     5.918    CONTROL/rStateOld_reg[2]_0
    SLICE_X2Y53          LDCE                                         f  CONTROL/outLight_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/outLight_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 1.664ns (28.108%)  route 4.255ns (71.892%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          0.818     5.918    CONTROL/rStateOld_reg[2]_0
    SLICE_X2Y53          LDCE                                         f  CONTROL/outLight_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 1.664ns (28.600%)  route 4.153ns (71.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          0.716     5.817    CONTROL/rStateOld_reg[2]_0
    SLICE_X3Y51          FDCE                                         f  CONTROL/rTimer2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 1.664ns (28.600%)  route 4.153ns (71.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          0.716     5.817    CONTROL/rStateOld_reg[2]_0
    SLICE_X3Y51          FDCE                                         f  CONTROL/rTimer2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 1.664ns (28.600%)  route 4.153ns (71.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          0.716     5.817    CONTROL/rStateOld_reg[2]_0
    SLICE_X3Y51          FDCE                                         f  CONTROL/rTimer2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rTimer2_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.817ns  (logic 1.664ns (28.600%)  route 4.153ns (71.400%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          0.716     5.817    CONTROL/rStateOld_reg[2]_0
    SLICE_X3Y51          FDCE                                         f  CONTROL/rTimer2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rPedestrian_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.753ns  (logic 1.638ns (28.466%)  route 4.115ns (71.534%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.579     5.093    CONTROL/sysRstb_IBUF
    SLICE_X4Y52          LUT4 (Prop_lut4_I3_O)        0.124     5.217 f  CONTROL/rPedestrian_reg_i_3/O
                         net (fo=1, routed)           0.536     5.753    CONTROL/rPedestrian_reg_i_3_n_0
    SLICE_X3Y52          LDCE                                         f  CONTROL/rPedestrian_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.227ns (64.002%)  route 0.128ns (35.998%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[2]/C
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  CONTROL/rTimer2_reg[2]/Q
                         net (fo=9, routed)           0.128     0.256    CONTROL/rTimer2_reg_n_0_[2]
    SLICE_X3Y51          LUT6 (Prop_lut6_I1_O)        0.099     0.355 r  CONTROL/rTimer2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.355    CONTROL/p_1_in[4]
    SLICE_X3Y51          FDCE                                         r  CONTROL/rTimer2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[5]/C
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer_reg[5]/Q
                         net (fo=8, routed)           0.149     0.313    CONTROL/rTimer_reg[5]
    SLICE_X2Y54          LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  CONTROL/rTimer[5]_i_1/O
                         net (fo=1, routed)           0.000     0.358    CONTROL/p_0_in[5]
    SLICE_X2Y54          FDCE                                         r  CONTROL/rTimer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[1]/C
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[1]/Q
                         net (fo=10, routed)          0.180     0.321    CONTROL/rTimer2_reg_n_0_[1]
    SLICE_X3Y51          LUT5 (Prop_lut5_I3_O)        0.042     0.363 r  CONTROL/rTimer2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    CONTROL/p_1_in[2]
    SLICE_X3Y51          FDCE                                         r  CONTROL/rTimer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[1]/C
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[1]/Q
                         net (fo=10, routed)          0.180     0.321    CONTROL/rTimer2_reg_n_0_[1]
    SLICE_X3Y51          LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  CONTROL/rTimer2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    CONTROL/p_1_in[1]
    SLICE_X3Y51          FDCE                                         r  CONTROL/rTimer2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.697%)  route 0.188ns (50.303%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[1]/C
    SLICE_X3Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[1]/Q
                         net (fo=10, routed)          0.188     0.329    CONTROL/rTimer2_reg_n_0_[1]
    SLICE_X3Y51          LUT6 (Prop_lut6_I2_O)        0.045     0.374 r  CONTROL/rTimer2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.374    CONTROL/p_1_in[3]
    SLICE_X3Y51          FDCE                                         r  CONTROL/rTimer2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.541%)  route 0.197ns (51.459%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[6]/C
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[6]/Q
                         net (fo=8, routed)           0.197     0.338    CONTROL/rTimer2_reg_n_0_[6]
    SLICE_X4Y51          LUT6 (Prop_lut6_I1_O)        0.045     0.383 r  CONTROL/rTimer2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.383    CONTROL/rTimer2[8]_i_1_n_0
    SLICE_X4Y51          FDCE                                         r  CONTROL/rTimer2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[3]/C
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  CONTROL/rTimer_reg[3]/Q
                         net (fo=7, routed)           0.138     0.286    CONTROL/rTimer_reg[3]
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.099     0.385 r  CONTROL/rTimer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    CONTROL/p_0_in[4]
    SLICE_X2Y54          FDCE                                         r  CONTROL/rTimer_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.791%)  route 0.208ns (53.209%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE                         0.000     0.000 r  CONTROL/rTimer2_reg[6]/C
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CONTROL/rTimer2_reg[6]/Q
                         net (fo=8, routed)           0.208     0.349    CONTROL/rTimer2_reg_n_0_[6]
    SLICE_X4Y51          LUT5 (Prop_lut5_I2_O)        0.042     0.391 r  CONTROL/rTimer2[7]_i_1/O
                         net (fo=1, routed)           0.000     0.391    CONTROL/p_1_in[7]
    SLICE_X4Y51          FDCE                                         r  CONTROL/rTimer2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[0]/C
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer_reg[0]/Q
                         net (fo=7, routed)           0.186     0.350    CONTROL/rTimer_reg_n_0_[0]
    SLICE_X2Y54          LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  CONTROL/rTimer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    CONTROL/p_0_in[1]
    SLICE_X2Y54          FDCE                                         r  CONTROL/rTimer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/rTimer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CONTROL/rTimer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE                         0.000     0.000 r  CONTROL/rTimer_reg[0]/C
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  CONTROL/rTimer_reg[0]/Q
                         net (fo=7, routed)           0.186     0.350    CONTROL/rTimer_reg_n_0_[0]
    SLICE_X2Y54          LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  CONTROL/rTimer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.393    CONTROL/p_0_in[3]
    SLICE_X2Y54          FDCE                                         r  CONTROL/rTimer_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BLINKER/rCount_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 3.981ns (50.237%)  route 3.944ns (49.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.624     5.175    BLINKER/CLK
    SLICE_X0Y54          FDRE                                         r  BLINKER/rCount_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  BLINKER/rCount_reg[23]/Q
                         net (fo=20, routed)          3.944     9.575    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.101 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.101    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.122ns (53.705%)  route 3.554ns (46.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.419     5.591 r  LIGHT/rMask_reg[4]/Q
                         net (fo=1, routed)           3.554     9.145    ledRGB_OBUF[4]
    J4                   OBUF (Prop_obuf_I_O)         3.703    12.848 r  ledRGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.848    ledRGB[4]
    J4                                                                r  ledRGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 4.057ns (53.202%)  route 3.568ns (46.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X6Y55          FDRE                                         r  LIGHT/rMask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  LIGHT/rMask_reg[2]/Q
                         net (fo=1, routed)           3.568     9.259    ledRGB_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.539    12.797 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.797    ledRGB[2]
    G6                                                                r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.053ns (53.355%)  route 3.544ns (46.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X6Y55          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  LIGHT/rMask_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           3.544     9.234    lopt_1
    F6                   OBUF (Prop_obuf_I_O)         3.535    12.769 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.769    ledRGB[1]
    F6                                                                r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.482ns  (logic 3.982ns (53.220%)  route 3.500ns (46.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[11]/Q
                         net (fo=1, routed)           3.500     9.128    ledRGB_OBUF[11]
    K1                   OBUF (Prop_obuf_I_O)         3.526    12.654 r  ledRGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.654    ledRGB[11]
    K1                                                                r  ledRGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.063ns (54.396%)  route 3.406ns (45.604%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X6Y55          FDRE                                         r  LIGHT/rMask_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.690 r  LIGHT/rMask_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.406     9.096    lopt
    E1                   OBUF (Prop_obuf_I_O)         3.545    12.641 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.641    ledRGB[0]
    E1                                                                r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBC_MODE/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.411ns  (logic 4.064ns (54.839%)  route 3.347ns (45.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.625     5.176    DBC_MODE/CLK
    SLICE_X2Y51          FDRE                                         r  DBC_MODE/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.518     5.694 r  DBC_MODE/out_reg/Q
                         net (fo=3, routed)           3.347     9.041    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.587 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.587    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBC_PEDESTRIAN/out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 4.025ns (54.395%)  route 3.375ns (45.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.622     5.173    DBC_PEDESTRIAN/CLK
    SLICE_X6Y52          FDRE                                         r  DBC_PEDESTRIAN/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  DBC_PEDESTRIAN/out_reg/Q
                         net (fo=4, routed)           3.375     9.066    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.574 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.574    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.974ns (55.236%)  route 3.221ns (44.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           3.221     8.849    lopt_3
    J2                   OBUF (Prop_obuf_I_O)         3.518    12.367 r  ledRGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.367    ledRGB[7]
    J2                                                                r  ledRGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LIGHT/rMask_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledRGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 3.976ns (55.300%)  route 3.214ns (44.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.621     5.172    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  LIGHT/rMask_reg[8]/Q
                         net (fo=1, routed)           3.214     8.842    ledRGB_OBUF[7]
    J3                   OBUF (Prop_obuf_I_O)         3.520    12.363 r  ledRGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.363    ledRGB[8]
    J3                                                                r  ledRGB[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.214%)  route 0.216ns (53.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.643 f  CONTROL/FSM_sequential_rState_reg[2]/Q
                         net (fo=24, routed)          0.216     1.860    CONTROL/rState[2]
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.045     1.905 r  CONTROL/rTimer2[8]_i_1/O
                         net (fo=1, routed)           0.000     1.905    CONTROL/rTimer2[8]_i_1_n_0
    SLICE_X4Y51          FDCE                                         r  CONTROL/rTimer2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.524%)  route 0.262ns (58.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.505    CONTROL/CLK
    SLICE_X1Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     1.646 f  CONTROL/FSM_sequential_rState_reg[0]/Q
                         net (fo=24, routed)          0.262     1.908    CONTROL/rState[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I1_O)        0.045     1.953 r  CONTROL/rTimer2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.953    CONTROL/p_1_in[3]
    SLICE_X3Y51          FDCE                                         r  CONTROL/rTimer2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rPedestrian_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.146%)  route 0.266ns (58.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.505    CONTROL/CLK
    SLICE_X1Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  CONTROL/FSM_sequential_rState_reg[0]/Q
                         net (fo=24, routed)          0.266     1.913    CONTROL/rState[0]
    SLICE_X3Y52          LUT5 (Prop_lut5_I4_O)        0.045     1.958 r  CONTROL/rPedestrian_reg_i_1/O
                         net (fo=1, routed)           0.000     1.958    CONTROL/rPedestrian_reg_i_1_n_0
    SLICE_X3Y52          LDCE                                         r  CONTROL/rPedestrian_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.815%)  route 0.293ns (61.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.643 f  CONTROL/FSM_sequential_rState_reg[2]/Q
                         net (fo=24, routed)          0.293     1.937    CONTROL/rState[2]
    SLICE_X4Y54          LUT4 (Prop_lut4_I0_O)        0.045     1.982 r  CONTROL/rTimer2[5]_i_1/O
                         net (fo=1, routed)           0.000     1.982    CONTROL/p_1_in[5]
    SLICE_X4Y54          FDCE                                         r  CONTROL/rTimer2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.186ns (38.773%)  route 0.294ns (61.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.643 f  CONTROL/FSM_sequential_rState_reg[2]/Q
                         net (fo=24, routed)          0.294     1.937    CONTROL/rState[2]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.045     1.982 r  CONTROL/rTimer2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.982    CONTROL/p_1_in[1]
    SLICE_X3Y51          FDCE                                         r  CONTROL/rTimer2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.189ns (39.154%)  route 0.294ns (60.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.643 f  CONTROL/FSM_sequential_rState_reg[2]/Q
                         net (fo=24, routed)          0.294     1.937    CONTROL/rState[2]
    SLICE_X3Y51          LUT5 (Prop_lut5_I0_O)        0.048     1.985 r  CONTROL/rTimer2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.985    CONTROL/p_1_in[2]
    SLICE_X3Y51          FDCE                                         r  CONTROL/rTimer2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.185ns (35.392%)  route 0.338ns (64.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.643 f  CONTROL/FSM_sequential_rState_reg[2]/Q
                         net (fo=24, routed)          0.338     1.981    CONTROL/rState[2]
    SLICE_X4Y51          LUT5 (Prop_lut5_I0_O)        0.044     2.025 r  CONTROL/rTimer2[7]_i_1/O
                         net (fo=1, routed)           0.000     2.025    CONTROL/p_1_in[7]
    SLICE_X4Y51          FDCE                                         r  CONTROL/rTimer2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.186ns (35.516%)  route 0.338ns (64.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.589     1.502    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDCE (Prop_fdce_C_Q)         0.141     1.643 f  CONTROL/FSM_sequential_rState_reg[2]/Q
                         net (fo=24, routed)          0.338     1.981    CONTROL/rState[2]
    SLICE_X4Y51          LUT4 (Prop_lut4_I0_O)        0.045     2.026 r  CONTROL/rTimer2[6]_i_1/O
                         net (fo=1, routed)           0.000     2.026    CONTROL/p_1_in[6]
    SLICE_X4Y51          FDCE                                         r  CONTROL/rTimer2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/FSM_sequential_lStateNext_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.189ns (33.925%)  route 0.368ns (66.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.505    CONTROL/CLK
    SLICE_X1Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  CONTROL/FSM_sequential_rState_reg[1]/Q
                         net (fo=17, routed)          0.263     1.910    CONTROL/rState[1]
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.048     1.958 r  CONTROL/FSM_sequential_lStateNext_reg[2]_i_1/O
                         net (fo=1, routed)           0.105     2.063    CONTROL/FSM_sequential_lStateNext_reg[2]_i_1_n_0
    SLICE_X6Y53          LDCE                                         r  CONTROL/FSM_sequential_lStateNext_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_rState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONTROL/rTimer2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.189ns (33.314%)  route 0.378ns (66.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.592     1.505    CONTROL/CLK
    SLICE_X1Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     1.646 f  CONTROL/FSM_sequential_rState_reg[0]/Q
                         net (fo=24, routed)          0.206     1.852    CONTROL/rState[0]
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.048     1.900 r  CONTROL/rTimer2[0]_i_1/O
                         net (fo=1, routed)           0.172     2.073    CONTROL/p_1_in[0]
    SLICE_X4Y51          FDCE                                         r  CONTROL/rTimer2_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            DBC_OFF/DFF1_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.002ns  (logic 1.664ns (23.757%)  route 5.339ns (76.243%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 r  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.902     7.002    DBC_OFF/DFF1_reg_0
    SLICE_X0Y55          FDRE                                         r  DBC_OFF/DFF1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.506     4.877    DBC_OFF/CLK
    SLICE_X0Y55          FDRE                                         r  DBC_OFF/DFF1_reg/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/FSM_sequential_rState_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.984ns  (logic 1.664ns (23.821%)  route 5.320ns (76.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.883     6.984    CONTROL/rStateOld_reg[2]_0
    SLICE_X4Y53          FDCE                                         f  CONTROL/FSM_sequential_rState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.504     4.875    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rStateOld_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.984ns  (logic 1.664ns (23.821%)  route 5.320ns (76.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.883     6.984    CONTROL/rStateOld_reg[2]_0
    SLICE_X4Y53          FDCE                                         f  CONTROL/rStateOld_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.504     4.875    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/rStateOld_reg[0]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rStateOld_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.984ns  (logic 1.664ns (23.821%)  route 5.320ns (76.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.883     6.984    CONTROL/rStateOld_reg[2]_0
    SLICE_X4Y53          FDCE                                         f  CONTROL/rStateOld_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.504     4.875    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/rStateOld_reg[1]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            CONTROL/rStateOld_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.984ns  (logic 1.664ns (23.821%)  route 5.320ns (76.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           3.437     4.951    BLINKER/sysRstb_IBUF
    SLICE_X4Y52          LUT1 (Prop_lut1_I0_O)        0.150     5.101 f  BLINKER/outLight_reg[2]_i_3/O
                         net (fo=48, routed)          1.883     6.984    CONTROL/rStateOld_reg[2]_0
    SLICE_X4Y53          FDCE                                         f  CONTROL/rStateOld_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.504     4.875    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/rStateOld_reg[2]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.947ns  (logic 1.638ns (23.573%)  route 5.309ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           4.644     6.158    SOUND/sysRstb_IBUF
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.282 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.665     6.947    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495     4.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[12]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.947ns  (logic 1.638ns (23.573%)  route 5.309ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           4.644     6.158    SOUND/sysRstb_IBUF
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.282 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.665     6.947    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495     4.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[13]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.947ns  (logic 1.638ns (23.573%)  route 5.309ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           4.644     6.158    SOUND/sysRstb_IBUF
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.282 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.665     6.947    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495     4.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[14]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.947ns  (logic 1.638ns (23.573%)  route 5.309ns (76.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           4.644     6.158    SOUND/sysRstb_IBUF
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.282 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.665     6.947    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.495     4.866    SOUND/CLK
    SLICE_X0Y80          FDRE                                         r  SOUND/rCount_reg[15]/C

Slack:                    inf
  Source:                 sysRstb
                            (input port)
  Destination:            SOUND/rCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 1.638ns (23.597%)  route 5.302ns (76.403%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  sysRstb (IN)
                         net (fo=0)                   0.000     0.000    sysRstb
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  sysRstb_IBUF_inst/O
                         net (fo=9, routed)           4.644     6.158    SOUND/sysRstb_IBUF
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.282 r  SOUND/rCount[0]_i_1/O
                         net (fo=20, routed)          0.658     6.940    SOUND/rCount[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.492     4.863    SOUND/CLK
    SLICE_X0Y77          FDRE                                         r  SOUND/rCount_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL/FSM_sequential_lStateNext_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CONTROL/FSM_sequential_rState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.243ns (70.639%)  route 0.101ns (29.361%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/FSM_sequential_lStateNext_reg[1]/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  CONTROL/FSM_sequential_lStateNext_reg[1]/Q
                         net (fo=1, routed)           0.101     0.344    CONTROL/lStateNext__0[1]
    SLICE_X1Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    CONTROL/CLK
    SLICE_X1Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[1]/C

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_lStateNext_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            CONTROL/FSM_sequential_rState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.243ns (69.456%)  route 0.107ns (30.544%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          LDCE                         0.000     0.000 r  CONTROL/FSM_sequential_lStateNext_reg[2]/G
    SLICE_X6Y53          LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  CONTROL/FSM_sequential_lStateNext_reg[2]/Q
                         net (fo=1, routed)           0.107     0.350    CONTROL/lStateNext__0[2]
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    CONTROL/CLK
    SLICE_X4Y53          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[2]/C

Slack:                    inf
  Source:                 CONTROL/FSM_sequential_lStateNext_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            CONTROL/FSM_sequential_rState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.243ns (61.342%)  route 0.153ns (38.658%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          LDCE                         0.000     0.000 r  CONTROL/FSM_sequential_lStateNext_reg[0]/G
    SLICE_X2Y52          LDCE (EnToQ_ldce_G_Q)        0.243     0.243 r  CONTROL/FSM_sequential_lStateNext_reg[0]/Q
                         net (fo=1, routed)           0.153     0.396    CONTROL/lStateNext__0[0]
    SLICE_X1Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.863     2.021    CONTROL/CLK
    SLICE_X1Y52          FDCE                                         r  CONTROL/FSM_sequential_rState_reg[0]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.265ns (51.685%)  route 0.248ns (48.315%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X3Y54          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 f  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.248     0.471    LIGHT/rMask_reg[2]_0[1]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.042     0.513 r  LIGHT/rMask[4]_i_1/O
                         net (fo=1, routed)           0.000     0.513    LIGHT/rMask[4]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[4]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.268ns (51.966%)  route 0.248ns (48.034%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X3Y54          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.248     0.471    LIGHT/rMask_reg[2]_0[1]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.045     0.516 r  LIGHT/rMask[11]_i_1/O
                         net (fo=1, routed)           0.000     0.516    LIGHT/rMask[11]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[11]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.268ns (46.813%)  route 0.304ns (53.187%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X3Y54          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.304     0.527    LIGHT/rMask_reg[2]_0[1]
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.045     0.572 r  LIGHT/rMask[8]_i_1/O
                         net (fo=2, routed)           0.000     0.572    LIGHT/rMask[8]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[8]_lopt_replica/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.266ns (39.881%)  route 0.401ns (60.119%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X3Y54          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.237     0.460    CONTROL/Q[1]
    SLICE_X4Y55          LUT2 (Prop_lut2_I1_O)        0.043     0.503 r  CONTROL/rMask[2]_i_1/O
                         net (fo=3, routed)           0.164     0.667    LIGHT/D[0]
    SLICE_X6Y55          FDRE                                         r  LIGHT/rMask_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X6Y55          FDRE                                         r  LIGHT/rMask_reg[2]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.268ns (39.017%)  route 0.419ns (60.983%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X3Y54          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 f  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.237     0.460    LIGHT/rMask_reg[2]_0[1]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.045     0.505 r  LIGHT/rMask/O
                         net (fo=7, routed)           0.182     0.687    LIGHT/rMask_n_0
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[11]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.268ns (39.017%)  route 0.419ns (60.983%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X3Y54          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 f  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.237     0.460    LIGHT/rMask_reg[2]_0[1]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.045     0.505 r  LIGHT/rMask/O
                         net (fo=7, routed)           0.182     0.687    LIGHT/rMask_n_0
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[4]/C

Slack:                    inf
  Source:                 CONTROL/outLight_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LIGHT/rMask_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.268ns (39.017%)  route 0.419ns (60.983%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          LDCE                         0.000     0.000 r  CONTROL/outLight_reg[1]/G
    SLICE_X3Y54          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 f  CONTROL/outLight_reg[1]/Q
                         net (fo=5, routed)           0.237     0.460    LIGHT/rMask_reg[2]_0[1]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.045     0.505 r  LIGHT/rMask/O
                         net (fo=7, routed)           0.182     0.687    LIGHT/rMask_n_0
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysClk (IN)
                         net (fo=0)                   0.000     0.000    sysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  sysClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    sysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  sysClk_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.860     2.018    LIGHT/CLK
    SLICE_X4Y55          FDRE                                         r  LIGHT/rMask_reg[8]/C





