/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [5:0] _01_;
  reg [15:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire [35:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [31:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[11] | in_data[154]);
  assign celloutsig_0_11z = ~(celloutsig_0_3z[2] | celloutsig_0_2z);
  assign celloutsig_0_32z = ~(celloutsig_0_22z[3] | celloutsig_0_1z);
  reg [20:0] _06_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 21'h000000;
    else _06_ <= { celloutsig_0_21z[28:14], celloutsig_0_22z };
  assign out_data[20:0] = _06_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 6'h00;
    else _00_ <= celloutsig_1_0z[8:3];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 6'h00;
    else _01_ <= { in_data[60:56], celloutsig_0_2z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 16'h0000;
    else _02_ <= { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_1_5z = { celloutsig_1_0z[5:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } & { celloutsig_1_0z[11:3], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } & { in_data[115], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_12z = in_data[168:163] & celloutsig_1_5z[6:1];
  assign celloutsig_0_33z = { in_data[53:27], celloutsig_0_30z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_24z } / { 1'h1, celloutsig_0_17z[7:3], celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_29z };
  assign celloutsig_1_10z = celloutsig_1_9z[20:2] / { 1'h1, celloutsig_1_9z[14:3], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[31], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } / { 1'h1, in_data[69:64], celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z } === { celloutsig_1_5z[3:2], celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[78:68], celloutsig_0_7z } === { celloutsig_0_6z[1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_3z[3:1] === { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_7z = { in_data[37:13], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z } && { in_data[42:15], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_14z = in_data[47:25] && { in_data[79:58], celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[75:70] && { in_data[47:45], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = celloutsig_1_0z[11:8] < celloutsig_1_0z[6:3];
  assign celloutsig_1_0z = in_data[182:171] % { 1'h1, in_data[151:141] };
  assign celloutsig_0_12z = celloutsig_0_11z ? { in_data[40:36], celloutsig_0_6z } : { 1'h0, celloutsig_0_0z, celloutsig_0_6z, 1'h0, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_7z ? { in_data[54:42], 1'h1 } : _02_[15:2];
  assign celloutsig_0_21z = celloutsig_0_19z ? { in_data[82:49], celloutsig_0_11z, celloutsig_0_11z } : { celloutsig_0_17z[3:1], _02_, celloutsig_0_7z, celloutsig_0_1z, 1'h0, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_1_4z = in_data[149:144] != { celloutsig_1_0z[9:7], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_10z[6:4], celloutsig_1_2z } != _00_[5:2];
  assign celloutsig_0_18z = { in_data[76:73], celloutsig_0_16z, celloutsig_0_11z } != { celloutsig_0_17z[10:6], celloutsig_0_4z };
  assign celloutsig_0_17z = - { _02_[3:2], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_7z, _01_, celloutsig_0_13z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_6z } !== { celloutsig_0_3z[2], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_21z[17:15], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_13z } | celloutsig_0_17z[11:6];
  assign celloutsig_0_26z = { in_data[88:84], celloutsig_0_0z } | { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_1_2z = ~^ { celloutsig_1_0z[9:7], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_0z[9:8], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_1z = ~^ in_data[70:56];
  assign celloutsig_0_0z = ^ in_data[52:38];
  assign celloutsig_1_6z = ^ in_data[124:121];
  assign celloutsig_0_5z = ^ in_data[26:22];
  assign celloutsig_1_19z = ^ { celloutsig_1_10z[15:0], celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_8z = ^ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_16z = ^ in_data[51:31];
  assign celloutsig_0_24z = ^ { _02_[7:1], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_0z };
  assign celloutsig_0_30z = ^ { in_data[48], celloutsig_0_29z, celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_3z[7:5], celloutsig_0_8z } >> { celloutsig_0_33z[8:7], celloutsig_0_8z, celloutsig_0_30z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } >>> { in_data[1:0], celloutsig_0_2z };
  assign celloutsig_0_23z = celloutsig_0_17z[11:6] >>> { celloutsig_0_12z[4:0], celloutsig_0_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[1] & in_data[15]) | in_data[66]);
  assign celloutsig_0_29z = ~((celloutsig_0_26z[0] & celloutsig_0_3z[3]) | celloutsig_0_13z);
  assign { out_data[128], out_data[96], out_data[35:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z };
endmodule
