# Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
# SPDX-License-Identifier: MIT
"""DSL example 09: direct grouped convolution 16c (bake-off 2).

A streaming direct convolution for `C=K=16` per group, processed
row-by-row with an MFMA 16x16x16 fp16 pipeline and a 3-acc circular
output accumulator. Targets the bake-off problem shape:

  N=32, H=W=200, groups in {16, 32}, cpg=kpg=16, 3x3, pad=1

Algorithm:
  - 8 waves per workgroup, one wave per group, BLOCK_Q=16
  - Double-buffered LDS for the input row, ping-pong on y%2
  - 3-accumulator circular pipeline along H
  - Per output row: 9 MFMAs (R*S)

Reference numbers from the bake-off study
`convolution_direct_vs_implicit_gemm_study.md`:
  CK Tile streaming direct-conv (`v2_16c_*`):
    groups=8:  ~155 TFLOPS
    groups=16: ~250 TFLOPS
    groups=32: ~254 TFLOPS

This DSL emission uses K32 folding plus a wide vector direct epilogue
to land in the high-performance band for this shape on gfx950.
"""

from __future__ import annotations

import argparse
from pathlib import Path

from rocke.core.arch import ArchTarget
from rocke.helpers import compile_kernel, make_conv_manifest, write_artifact
from rocke.instances.common.conv_direct_grouped import (
    DirectConv16cSpec,
    DirectConvProblem,
    build_direct_conv_16c,
)


def main() -> int:
    parser = argparse.ArgumentParser()
    parser.add_argument(
        "--output-dir",
        default=str(Path(__file__).parent / "output" / "bake_off_direct_conv_16c"),
    )
    parser.add_argument(
        "--arch", default="gfx950", help="gfx target (gfx942, gfx950, ...)"
    )
    parser.add_argument(
        "--isa",
        default=None,
        help="raw comgr triple; overrides --arch when set",
    )
    parser.add_argument(
        "--groups",
        type=int,
        default=16,
        help="number of groups (16 or 32 in the bake-off)",
    )
    parser.add_argument(
        "--verify",
        action="store_true",
        help="after emitting, run the kernel and assert correctness vs a "
        "grouped NumPy fp32 reference (bad=0 at the bake-off 1e-2 "
        "tolerance), then exit.",
    )
    parser.add_argument(
        "--no-fold-k32",
        dest="fold_k32",
        action="store_false",
        help="disable the K32-folded wide-atom (mfma_f32_16x16x32_f16) main "
        "loop and emit only 16x16x16 f16 MFMAs (the gfx942-capable path). The "
        "K32 fold is the intended fast path on gfx950 (CDNA4) and is ENABLED "
        "by default; it folds S=0/1 into one wide K=32 MFMA per (R) plus a "
        "K=16 residual for S=2. It is bit-correct (bad=0) -- the earlier "
        "edge-row correctness bug was a real accumulator-ordering hazard in "
        "the fold (wide-atom result consumed as the next MFMA's C-operand), "
        "now fixed by issuing the K=16 residual before the wide K=32 atom.",
    )
    parser.set_defaults(fold_k32=True)
    args = parser.parse_args()

    # Resolve the codegen arch. The K32-folded main loop emits the wide
    # mfma_f32_16x16x32_f16 atom, which only exists on CDNA4 (gfx950+).
    # On gfx942 that intrinsic is unselectable (hard comgr crash), so we
    # gate K32 folding on the target actually carrying the wide atom.
    arch = args.arch
    if args.isa is not None:
        from rocke.core.arch import arch_from_isa

        arch = arch_from_isa(args.isa) or arch
    target = ArchTarget.from_gfx(arch)
    has_wide_k = target.mma.has_shape(
        a_dtype="fp16", b_dtype="fp16", c_dtype="fp32", m=16, n=16, k=32
    )

    problem = DirectConvProblem(
        N=32,
        H=200,
        W=200,
        groups=args.groups,
        cpg=16,
        kpg=16,
        KH=3,
        KW=3,
        PAD=1,
        stride=1,
    )
    # Empirical policy:
    #   groups=16 -> block_groups=4 + K32 fold + wide vec epilogue: ~210 TFLOPS.
    #   groups=32 -> block_groups=8 is better for per-launch throughput (~103 TFLOPS).
    block_groups = 4 if args.groups <= 16 else 8
    # K32 fold is a gfx950 (CDNA4) wide-atom optimization and the intended
    # fast path. It is ENABLED by default (use ``--no-fold-k32`` for the
    # gfx942-capable 16x16x16-only path). It folds S=0/1 into one wide
    # ``mfma_f32_16x16x32_f16`` per (R) plus a K=16 residual for S=2, and is
    # bit-correct (bad=0) -- see ``conv_direct_grouped.build_direct_conv_16c``
    # for the accumulator-ordering fix (K=16 residual issued before the wide
    # K=32 atom). Still require both the empirical policy (groups<=16) and
    # hardware support for the wide atom before honouring the request.
    use_k32 = args.fold_k32 and (args.groups <= 16) and has_wide_k
    spec = DirectConv16cSpec(
        problem=problem,
        name="rocke_ex09_bake_off_direct_conv_16c",
        block_q=16,
        block_groups=block_groups,
        double_buffer=False,
        fold_k32=use_k32,
    )

    kernel = build_direct_conv_16c(spec)
    if args.isa is not None:
        artifact = compile_kernel(kernel, isa=args.isa)
    else:
        artifact = compile_kernel(kernel, arch=arch)

    p = problem
    q_tiles = (p.W + spec.block_q - 1) // spec.block_q
    g_tiles = p.groups // spec.block_groups
    manifest = make_conv_manifest(
        artifact=artifact,
        block_m=spec.block_q,
        block_n=spec.block_groups,
        block_k=p.cpg,
        threads_per_block=spec.threads_per_block,
        conv=[
            p.N,
            p.H,
            p.W,
            p.total_c,
            p.total_k,
            p.KH,
            p.KW,
            p.stride,
            p.stride,
            p.PAD,
            p.PAD,
            1,
            1,
        ],
        groups=p.groups,
        cpg=p.cpg,
        kpg=p.kpg,
        conv_layout="direct_grouped",
        grid_explicit=[q_tiles, g_tiles, p.N],
        warmup_iters=5,
        timed_iters=50,
        atoms=["tile.mfma_f32_16x16x16_f16"]
        + (["tile.mfma_f32_16x16x32_f16"] if use_k32 else []),
        notes=(
            "Direct grouped convolution 16c — bake-off 2. "
            + ("K32-folded " if use_k32 else "")
            + "BLOCK_Q=16, 3-acc circular pipeline, wide vector direct "
            "epilogue. Python-native runtime verifies against a grouped "
            "NumPy fp32 reference."
        ),
        extra={
            "default_shape": [p.N, p.H * p.W * p.N, p.total_k],
        },
    )
    paths = write_artifact(artifact, Path(args.output_dir), manifest)
    print(
        f"emitted {paths['hsaco']} ({artifact.hsaco_bytes} bytes) in "
        f"{artifact.timings['total']:.2f} ms total"
    )

    if args.verify:
        # Mirror the example-test correctness gate: load the freshly emitted
        # HSACO + manifest through the Python-native runner, which runs the
        # kernel and compares against a grouped NumPy fp32 reference at the
        # bake-off 1e-2 tolerance, and assert bad=0.
        from rocke.run_manifest import run_manifest

        summary = run_manifest(
            Path(paths["manifest"]),
            Path(paths["hsaco"]),
            verify=True,
        )
        print(
            f"verify max_abs_diff={summary.max_abs_diff:.8g} "
            f"bad={summary.bad_count}/{summary.total}"
        )
        if summary.bad_count:
            raise SystemExit(
                f"direct_conv_16c verify FAILED: {summary.bad_count} bad "
                f"elements (max_abs_diff={summary.max_abs_diff:.6g})"
            )
        print("verify OK (bad=0)")
    return 0


if __name__ == "__main__":
    raise SystemExit(main())
