Coverage Report by instance with details

=================================================================================
=== Instance: /TB/my_apb_if
=== Design Unit: work.apb_if
=================================================================================

Assertion Coverage:
    Assertions                      15        15         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/TB/my_apb_if/PENABLE_AT_SETUP_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(90)
                                                        0          3
/TB/my_apb_if/PENABLE_ENTERING_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(98)
                                                        0          3
/TB/my_apb_if/PENABLE_EXITING_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(106)
                                                        0          3
/TB/my_apb_if/PENABLE_STABLE_AT_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(114)
                                                        0          3
/TB/my_apb_if/PWRITE_STABLE_AT_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(122)
                                                        0          3
/TB/my_apb_if/PADDR_STABLE_AT_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(130)
                                                        0          3
/TB/my_apb_if/PWDATA_STABLE_AT_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(138)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PSEL_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(150)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PENABLE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(157)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PWRITE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(164)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PADDR_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(171)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PWDATA_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(178)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PRDATA_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(186)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PREADY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(193)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PSLVERR_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(200)
                                                        0          3

=================================================================================
=== Instance: /TB/my_md_tx_if
=== Design Unit: work.md_if
=================================================================================

Assertion Coverage:
    Assertions                      15        15         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/TB/my_md_tx_if/#ublk#7579126#83/immed__84
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(84)
                                                        0          3
/TB/my_md_tx_if/#ublk#7579126#89/immed__90
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(90)
                                                        0          3
/TB/my_md_tx_if/VALID_HIGH_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(101)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_DATA_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(109)
                                                        0          1
/TB/my_md_tx_if/STABLE_DATA_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(117)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_OFFSET_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(125)
                                                        0          1
/TB/my_md_tx_if/STABLE_OFFSET_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(133)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_SIZE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(141)
                                                        0          1
/TB/my_md_tx_if/STABLE_SIZE_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(149)
                                                        0          1
/TB/my_md_tx_if/SIZE_EQ_0_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(157)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_ERR_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(165)
                                                        0          1
/TB/my_md_tx_if/ERR_HIGH_AT_VALID_AND_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(173)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_VALID_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(181)
                                                        0          3
/TB/my_md_tx_if/UNKNOWN_VALUE_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(189)
                                                        0          1
/TB/my_md_tx_if/SIZE_PLUS_OFFSET_GT_DATA_WIDTH_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(197)
                                                        0          1

=================================================================================
=== Instance: /TB/my_md_rx_if
=== Design Unit: work.md_if
=================================================================================

Assertion Coverage:
    Assertions                      15        11         4    73.33%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/TB/my_md_rx_if/#ublk#7579126#83/immed__84
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(84)
                                                        0          3
/TB/my_md_rx_if/#ublk#7579126#89/immed__90
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(90)
                                                        0          3
/TB/my_md_rx_if/VALID_HIGH_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(101)
                                                        0          0
/TB/my_md_rx_if/UNKNOWN_VALUE_DATA_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(109)
                                                        0          2
/TB/my_md_rx_if/STABLE_DATA_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(117)
                                                        0          0
/TB/my_md_rx_if/UNKNOWN_VALUE_OFFSET_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(125)
                                                        0          2
/TB/my_md_rx_if/STABLE_OFFSET_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(133)
                                                        0          0
/TB/my_md_rx_if/UNKNOWN_VALUE_SIZE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(141)
                                                        0          2
/TB/my_md_rx_if/STABLE_SIZE_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(149)
                                                        0          0
/TB/my_md_rx_if/SIZE_EQ_0_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(157)
                                                        0          2
/TB/my_md_rx_if/UNKNOWN_VALUE_ERR_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(165)
                                                        0          2
/TB/my_md_rx_if/ERR_HIGH_AT_VALID_AND_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(173)
                                                        0          2
/TB/my_md_rx_if/UNKNOWN_VALUE_VALID_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(181)
                                                        0          3
/TB/my_md_rx_if/UNKNOWN_VALUE_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(189)
                                                        0          2
/TB/my_md_rx_if/SIZE_PLUS_OFFSET_GT_DATA_WIDTH_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(197)
                                                        0          2

=================================================================================
=== Instance: /TB/DUT/core/rx_fifo
=== Design Unit: work.cfs_synch_fifo
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/TB/DUT/core/rx_fifo/#ublk#72574239#54/immed__59
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_synch_fifo.v(59)
                                                        0          3
/TB/DUT/core/rx_fifo/#ublk#72574239#54/immed__55
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_synch_fifo.v(55)
                                                        0          3

=================================================================================
=== Instance: /TB/DUT/core/tx_fifo
=== Design Unit: work.cfs_synch_fifo
=================================================================================

Assertion Coverage:
    Assertions                       2         2         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/TB/DUT/core/tx_fifo/#ublk#72574239#54/immed__59
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_synch_fifo.v(59)
                                                        0          3
/TB/DUT/core/tx_fifo/#ublk#72574239#54/immed__55
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_synch_fifo.v(55)
                                                        0          3

=================================================================================
=== Instance: /TB/DUT/core
=== Design Unit: work.cfs_aligner_core
=================================================================================

Assertion Coverage:
    Assertions                       3         3         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/TB/DUT/core/#ublk#167905109#187/immed__196
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_aligner_core.v(196)
                                                        0          3
/TB/DUT/core/#ublk#167905109#187/immed__192
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_aligner_core.v(192)
                                                        0          3
/TB/DUT/core/#ublk#167905109#187/immed__188
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_aligner_core.v(188)
                                                        0          3

=================================================================================
=== Instance: /uvm_pkg
=== Design Unit: work.uvm_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/uvm_pkg/uvm_component_name_check_visitor/visit/immed__262
                     C:/questasim64_2021.1/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(262)
                                                        0          3

=================================================================================
=== Instance: /uvm_ext_pkg
=== Design Unit: work.uvm_ext_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      2        na        na   100.00%
        Coverpoints/Crosses          2        na        na        na
            Covergroup Bins         48        48         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /uvm_ext_pkg/uvm_ext_cover_index_wrapper/uvm_ext_cover_index_wrapper__1/cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    1914          1          -    Covered              
        bin values[1]                                    1914          1          -    Covered              
        bin values[2]                                    1914          1          -    Covered              
        bin values[3]                                    1914          1          -    Covered              
        bin values[4]                                    1914          1          -    Covered              
        bin values[5]                                    1914          1          -    Covered              
        bin values[6]                                    1914          1          -    Covered              
        bin values[7]                                    1914          1          -    Covered              
        bin values[8]                                    1914          1          -    Covered              
        bin values[9]                                    1914          1          -    Covered              
        bin values[10]                                   1914          1          -    Covered              
        bin values[11]                                   1914          1          -    Covered              
        bin values[12]                                   1914          1          -    Covered              
        bin values[13]                                   1914          1          -    Covered              
        bin values[14]                                   1914          1          -    Covered              
        bin values[15]                                   1914          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_addr_0_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    1412          1          -    Covered              
        bin values[1]                                    1413          1          -    Covered              
        bin values[2]                                    1024          1          -    Covered              
        bin values[3]                                    1289          1          -    Covered              
        bin values[4]                                     916          1          -    Covered              
        bin values[5]                                     953          1          -    Covered              
        bin values[6]                                     915          1          -    Covered              
        bin values[7]                                     908          1          -    Covered              
        bin values[8]                                    1424          1          -    Covered              
        bin values[9]                                    1379          1          -    Covered              
        bin values[10]                                   1416          1          -    Covered              
        bin values[11]                                   1409          1          -    Covered              
        bin values[12]                                   1429          1          -    Covered              
        bin values[13]                                   1421          1          -    Covered              
        bin values[14]                                   1433          1          -    Covered              
        bin values[15]                                   1447          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_addr_1_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                     502          1          -    Covered              
        bin values[1]                                     501          1          -    Covered              
        bin values[2]                                     890          1          -    Covered              
        bin values[3]                                     625          1          -    Covered              
        bin values[4]                                     998          1          -    Covered              
        bin values[5]                                     961          1          -    Covered              
        bin values[6]                                     999          1          -    Covered              
        bin values[7]                                    1006          1          -    Covered              
        bin values[8]                                     490          1          -    Covered              
        bin values[9]                                     535          1          -    Covered              
        bin values[10]                                    498          1          -    Covered              
        bin values[11]                                    505          1          -    Covered              
        bin values[12]                                    485          1          -    Covered              
        bin values[13]                                    493          1          -    Covered              
        bin values[14]                                    481          1          -    Covered              
        bin values[15]                                    467          1          -    Covered              
 TYPE /uvm_ext_pkg/uvm_ext_cover_index_wrapper/uvm_ext_cover_index_wrapper__2/cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                   14492          1          -    Covered              
        bin values[1]                                   24916          1          -    Covered              
        bin values[2]                                   33232          1          -    Covered              
        bin values[3]                                   36186          1          -    Covered              
        bin values[4]                                   36186          1          -    Covered              
        bin values[5]                                   36186          1          -    Covered              
        bin values[6]                                   36186          1          -    Covered              
        bin values[7]                                   36186          1          -    Covered              
        bin values[8]                                   36440          1          -    Covered              
        bin values[9]                                   35412          1          -    Covered              
        bin values[10]                                  31216          1          -    Covered              
        bin values[11]                                  28262          1          -    Covered              
        bin values[12]                                  28262          1          -    Covered              
        bin values[13]                                  28262          1          -    Covered              
        bin values[14]                                  28262          1          -    Covered              
        bin values[15]                                  28262          1          -    Covered              
        bin values[16]                                  17398          1          -    Covered              
        bin values[17]                                   8982          1          -    Covered              
        bin values[18]                                   4862          1          -    Covered              
        bin values[19]                                   4862          1          -    Covered              
        bin values[20]                                   4862          1          -    Covered              
        bin values[21]                                   4862          1          -    Covered              
        bin values[22]                                   4862          1          -    Covered              
        bin values[23]                                   4862          1          -    Covered              
        bin values[24]                                   5720          1          -    Covered              
        bin values[25]                                   4740          1          -    Covered              
        bin values[26]                                   4740          1          -    Covered              
        bin values[27]                                   4740          1          -    Covered              
        bin values[28]                                   4740          1          -    Covered              
        bin values[29]                                   4740          1          -    Covered              
        bin values[30]                                   4740          1          -    Covered              
        bin values[31]                                   4740          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_wr_data_0_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                     426          1          -    Covered              
        bin values[1]                                     469          1          -    Covered              
        bin values[2]                                     468          1          -    Covered              
        bin values[3]                                     531          1          -    Covered              
        bin values[4]                                     503          1          -    Covered              
        bin values[5]                                     641          1          -    Covered              
        bin values[6]                                     640          1          -    Covered              
        bin values[7]                                     647          1          -    Covered              
        bin values[8]                                     594          1          -    Covered              
        bin values[9]                                     573          1          -    Covered              
        bin values[10]                                    653          1          -    Covered              
        bin values[11]                                    639          1          -    Covered              
        bin values[12]                                    648          1          -    Covered              
        bin values[13]                                    635          1          -    Covered              
        bin values[14]                                    652          1          -    Covered              
        bin values[15]                                    636          1          -    Covered              
        bin values[16]                                    581          1          -    Covered              
        bin values[17]                                    650          1          -    Covered              
        bin values[18]                                    638          1          -    Covered              
        bin values[19]                                    630          1          -    Covered              
        bin values[20]                                    655          1          -    Covered              
        bin values[21]                                    657          1          -    Covered              
        bin values[22]                                    663          1          -    Covered              
        bin values[23]                                    653          1          -    Covered              
        bin values[24]                                    645          1          -    Covered              
        bin values[25]                                    662          1          -    Covered              
        bin values[26]                                    632          1          -    Covered              
        bin values[27]                                    658          1          -    Covered              
        bin values[28]                                    667          1          -    Covered              
        bin values[29]                                    625          1          -    Covered              
        bin values[30]                                    666          1          -    Covered              
        bin values[31]                                    625          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_wr_data_1_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                     462          1          -    Covered              
        bin values[1]                                     419          1          -    Covered              
        bin values[2]                                     420          1          -    Covered              
        bin values[3]                                     357          1          -    Covered              
        bin values[4]                                     385          1          -    Covered              
        bin values[5]                                     247          1          -    Covered              
        bin values[6]                                     248          1          -    Covered              
        bin values[7]                                     241          1          -    Covered              
        bin values[8]                                     294          1          -    Covered              
        bin values[9]                                     315          1          -    Covered              
        bin values[10]                                    235          1          -    Covered              
        bin values[11]                                    249          1          -    Covered              
        bin values[12]                                    240          1          -    Covered              
        bin values[13]                                    253          1          -    Covered              
        bin values[14]                                    236          1          -    Covered              
        bin values[15]                                    252          1          -    Covered              
        bin values[16]                                    307          1          -    Covered              
        bin values[17]                                    238          1          -    Covered              
        bin values[18]                                    250          1          -    Covered              
        bin values[19]                                    258          1          -    Covered              
        bin values[20]                                    233          1          -    Covered              
        bin values[21]                                    231          1          -    Covered              
        bin values[22]                                    225          1          -    Covered              
        bin values[23]                                    235          1          -    Covered              
        bin values[24]                                    243          1          -    Covered              
        bin values[25]                                    226          1          -    Covered              
        bin values[26]                                    256          1          -    Covered              
        bin values[27]                                    230          1          -    Covered              
        bin values[28]                                    221          1          -    Covered              
        bin values[29]                                    263          1          -    Covered              
        bin values[30]                                    222          1          -    Covered              
        bin values[31]                                    263          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_rd_data_0_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                     859          1          -    Covered              
        bin values[1]                                     932          1          -    Covered              
        bin values[2]                                     894          1          -    Covered              
        bin values[3]                                     975          1          -    Covered              
        bin values[4]                                     949          1          -    Covered              
        bin values[5]                                    1008          1          -    Covered              
        bin values[6]                                    1008          1          -    Covered              
        bin values[7]                                    1006          1          -    Covered              
        bin values[8]                                     979          1          -    Covered              
        bin values[9]                                     960          1          -    Covered              
        bin values[10]                                   1026          1          -    Covered              
        bin values[11]                                   1026          1          -    Covered              
        bin values[12]                                   1026          1          -    Covered              
        bin values[13]                                   1026          1          -    Covered              
        bin values[14]                                   1026          1          -    Covered              
        bin values[15]                                   1026          1          -    Covered              
        bin values[16]                                   1026          1          -    Covered              
        bin values[17]                                   1026          1          -    Covered              
        bin values[18]                                   1026          1          -    Covered              
        bin values[19]                                   1026          1          -    Covered              
        bin values[20]                                   1026          1          -    Covered              
        bin values[21]                                   1026          1          -    Covered              
        bin values[22]                                   1026          1          -    Covered              
        bin values[23]                                   1026          1          -    Covered              
        bin values[24]                                   1026          1          -    Covered              
        bin values[25]                                   1026          1          -    Covered              
        bin values[26]                                   1026          1          -    Covered              
        bin values[27]                                   1026          1          -    Covered              
        bin values[28]                                   1026          1          -    Covered              
        bin values[29]                                   1026          1          -    Covered              
        bin values[30]                                   1026          1          -    Covered              
        bin values[31]                                   1026          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_rd_data_1_cover_index 
                                                       31.25%        100          -    Uncovered            
    covered/total bins:                                    10         32          -                      
    missing/total bins:                                    22         32          -                      
    % Hit:                                             31.25%        100          -                      
    Coverpoint index                                   31.25%        100          -    Uncovered            
        covered/total bins:                                10         32          -                      
        missing/total bins:                                22         32          -                      
        % Hit:                                         31.25%        100          -                      
        bin values[0]                                     167          1          -    Covered              
        bin values[1]                                      94          1          -    Covered              
        bin values[2]                                     132          1          -    Covered              
        bin values[3]                                      51          1          -    Covered              
        bin values[4]                                      77          1          -    Covered              
        bin values[5]                                      18          1          -    Covered              
        bin values[6]                                      18          1          -    Covered              
        bin values[7]                                      20          1          -    Covered              
        bin values[8]                                      47          1          -    Covered              
        bin values[9]                                      66          1          -    Covered              
        bin values[10]                                      0          1          -    ZERO                 
        bin values[11]                                      0          1          -    ZERO                 
        bin values[12]                                      0          1          -    ZERO                 
        bin values[13]                                      0          1          -    ZERO                 
        bin values[14]                                      0          1          -    ZERO                 
        bin values[15]                                      0          1          -    ZERO                 
        bin values[16]                                      0          1          -    ZERO                 
        bin values[17]                                      0          1          -    ZERO                 
        bin values[18]                                      0          1          -    ZERO                 
        bin values[19]                                      0          1          -    ZERO                 
        bin values[20]                                      0          1          -    ZERO                 
        bin values[21]                                      0          1          -    ZERO                 
        bin values[22]                                      0          1          -    ZERO                 
        bin values[23]                                      0          1          -    ZERO                 
        bin values[24]                                      0          1          -    ZERO                 
        bin values[25]                                      0          1          -    ZERO                 
        bin values[26]                                      0          1          -    ZERO                 
        bin values[27]                                      0          1          -    ZERO                 
        bin values[28]                                      0          1          -    ZERO                 
        bin values[29]                                      0          1          -    ZERO                 
        bin values[30]                                      0          1          -    ZERO                 
        bin values[31]                                      0          1          -    ZERO                 
 Covergroup instance uvm_test_top.my_algn_env.my_md_master_agent.my_coverage.wrap_cover_data_0_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    4148          1          -    Covered              
        bin values[1]                                    7880          1          -    Covered              
        bin values[2]                                   11442          1          -    Covered              
        bin values[3]                                   12466          1          -    Covered              
        bin values[4]                                   12276          1          -    Covered              
        bin values[5]                                   12192          1          -    Covered              
        bin values[6]                                   12250          1          -    Covered              
        bin values[7]                                   12482          1          -    Covered              
        bin values[8]                                   13110          1          -    Covered              
        bin values[9]                                   13876          1          -    Covered              
        bin values[10]                                  12608          1          -    Covered              
        bin values[11]                                  11840          1          -    Covered              
        bin values[12]                                  11862          1          -    Covered              
        bin values[13]                                  11670          1          -    Covered              
        bin values[14]                                  11872          1          -    Covered              
        bin values[15]                                  11876          1          -    Covered              
        bin values[16]                                   7740          1          -    Covered              
        bin values[17]                                   3540          1          -    Covered              
        bin values[18]                                   1486          1          -    Covered              
        bin values[19]                                   1520          1          -    Covered              
        bin values[20]                                   1526          1          -    Covered              
        bin values[21]                                   1444          1          -    Covered              
        bin values[22]                                   1508          1          -    Covered              
        bin values[23]                                   1478          1          -    Covered              
        bin values[24]                                   1252          1          -    Covered              
        bin values[25]                                    808          1          -    Covered              
        bin values[26]                                    802          1          -    Covered              
        bin values[27]                                    790          1          -    Covered              
        bin values[28]                                    780          1          -    Covered              
        bin values[29]                                    834          1          -    Covered              
        bin values[30]                                    776          1          -    Covered              
        bin values[31]                                    766          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_master_agent.my_coverage.wrap_cover_data_1_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    4188          1          -    Covered              
        bin values[1]                                    8126          1          -    Covered              
        bin values[2]                                   11510          1          -    Covered              
        bin values[3]                                   12070          1          -    Covered              
        bin values[4]                                   12260          1          -    Covered              
        bin values[5]                                   12344          1          -    Covered              
        bin values[6]                                   12286          1          -    Covered              
        bin values[7]                                   12054          1          -    Covered              
        bin values[8]                                   13218          1          -    Covered              
        bin values[9]                                   14178          1          -    Covered              
        bin values[10]                                  12620          1          -    Covered              
        bin values[11]                                  11804          1          -    Covered              
        bin values[12]                                  11782          1          -    Covered              
        bin values[13]                                  11974          1          -    Covered              
        bin values[14]                                  11772          1          -    Covered              
        bin values[15]                                  11768          1          -    Covered              
        bin values[16]                                   7744          1          -    Covered              
        bin values[17]                                   3528          1          -    Covered              
        bin values[18]                                   1462          1          -    Covered              
        bin values[19]                                   1428          1          -    Covered              
        bin values[20]                                   1422          1          -    Covered              
        bin values[21]                                   1504          1          -    Covered              
        bin values[22]                                   1440          1          -    Covered              
        bin values[23]                                   1470          1          -    Covered              
        bin values[24]                                   1296          1          -    Covered              
        bin values[25]                                    760          1          -    Covered              
        bin values[26]                                    766          1          -    Covered              
        bin values[27]                                    778          1          -    Covered              
        bin values[28]                                    788          1          -    Covered              
        bin values[29]                                    734          1          -    Covered              
        bin values[30]                                    792          1          -    Covered              
        bin values[31]                                    802          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_slave_agent.my_coverage.wrap_cover_data_0_cover_index 
                                                       75.00%        100          -    Uncovered            
    covered/total bins:                                    24         32          -                      
    missing/total bins:                                     8         32          -                      
    % Hit:                                             75.00%        100          -                      
    Coverpoint index                                   75.00%        100          -    Uncovered            
        covered/total bins:                                24         32          -                      
        missing/total bins:                                 8         32          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    2078          1          -    Covered              
        bin values[1]                                    3524          1          -    Covered              
        bin values[2]                                    4290          1          -    Covered              
        bin values[3]                                    4900          1          -    Covered              
        bin values[4]                                    4912          1          -    Covered              
        bin values[5]                                    4904          1          -    Covered              
        bin values[6]                                    4914          1          -    Covered              
        bin values[7]                                    4952          1          -    Covered              
        bin values[8]                                    4084          1          -    Covered              
        bin values[9]                                    2722          1          -    Covered              
        bin values[10]                                   2038          1          -    Covered              
        bin values[11]                                   1378          1          -    Covered              
        bin values[12]                                   1350          1          -    Covered              
        bin values[13]                                   1272          1          -    Covered              
        bin values[14]                                   1320          1          -    Covered              
        bin values[15]                                   1342          1          -    Covered              
        bin values[16]                                      0          1          -    ZERO                 
        bin values[17]                                      0          1          -    ZERO                 
        bin values[18]                                      0          1          -    ZERO                 
        bin values[19]                                      0          1          -    ZERO                 
        bin values[20]                                      0          1          -    ZERO                 
        bin values[21]                                      0          1          -    ZERO                 
        bin values[22]                                      0          1          -    ZERO                 
        bin values[23]                                      0          1          -    ZERO                 
        bin values[24]                                    616          1          -    Covered              
        bin values[25]                                    624          1          -    Covered              
        bin values[26]                                    620          1          -    Covered              
        bin values[27]                                    672          1          -    Covered              
        bin values[28]                                    670          1          -    Covered              
        bin values[29]                                    646          1          -    Covered              
        bin values[30]                                    594          1          -    Covered              
        bin values[31]                                    616          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_slave_agent.my_coverage.wrap_cover_data_1_cover_index 
                                                       75.00%        100          -    Uncovered            
    covered/total bins:                                    24         32          -                      
    missing/total bins:                                     8         32          -                      
    % Hit:                                             75.00%        100          -                      
    Coverpoint index                                   75.00%        100          -    Uncovered            
        covered/total bins:                                24         32          -                      
        missing/total bins:                                 8         32          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    2164          1          -    Covered              
        bin values[1]                                    3472          1          -    Covered              
        bin values[2]                                    4076          1          -    Covered              
        bin values[3]                                    4836          1          -    Covered              
        bin values[4]                                    4824          1          -    Covered              
        bin values[5]                                    4832          1          -    Covered              
        bin values[6]                                    4822          1          -    Covered              
        bin values[7]                                    4784          1          -    Covered              
        bin values[8]                                    4114          1          -    Covered              
        bin values[9]                                    2722          1          -    Covered              
        bin values[10]                                   2036          1          -    Covered              
        bin values[11]                                   1326          1          -    Covered              
        bin values[12]                                   1354          1          -    Covered              
        bin values[13]                                   1432          1          -    Covered              
        bin values[14]                                   1384          1          -    Covered              
        bin values[15]                                   1362          1          -    Covered              
        bin values[16]                                      0          1          -    ZERO                 
        bin values[17]                                      0          1          -    ZERO                 
        bin values[18]                                      0          1          -    ZERO                 
        bin values[19]                                      0          1          -    ZERO                 
        bin values[20]                                      0          1          -    ZERO                 
        bin values[21]                                      0          1          -    ZERO                 
        bin values[22]                                      0          1          -    ZERO                 
        bin values[23]                                      0          1          -    ZERO                 
        bin values[24]                                    642          1          -    Covered              
        bin values[25]                                    634          1          -    Covered              
        bin values[26]                                    638          1          -    Covered              
        bin values[27]                                    586          1          -    Covered              
        bin values[28]                                    588          1          -    Covered              
        bin values[29]                                    612          1          -    Covered              
        bin values[30]                                    664          1          -    Covered              
        bin values[31]                                    642          1          -    Covered              

=================================================================================
=== Instance: /md_pkg
=== Design Unit: work.md_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      2        na        na    95.83%
        Coverpoints/Crosses          7        na        na        na
            Covergroup Bins         39        34         5    87.17%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /md_pkg/md_coverage/md_coverage__1/cover_item 
                                                       91.66%        100          -    Uncovered            
    covered/total bins:                                    32         37          -                      
    missing/total bins:                                     5         37          -                      
    % Hit:                                             86.48%        100          -                      
    Coverpoint offset                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                   12578          1          -    Covered              
        bin values[1]                                   12832          1          -    Covered              
        bin values[2]                                    1968          1          -    Covered              
        bin values[3]                                    2826          1          -    Covered              
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[MD_OKAY]                               22441          1          -    Covered              
        bin auto[MD_ERR]                                 7763          1          -    Covered              
    Coverpoint size                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[1]                                    9404          1          -    Covered              
        bin values[2]                                    8364          1          -    Covered              
        bin values[3]                                    9482          1          -    Covered              
        bin values[4]                                    2954          1          -    Covered              
    Coverpoint length                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 5         10          -                      
        missing/total bins:                                 5         10          -                      
        % Hit:                                         50.00%        100          -                      
        illegal_bin length_lt_1                             0                     -    ZERO                 
        bin length_eq_2                                   810          1          -    Covered              
        bin length_le_10[0]                               780          1          -    Covered              
        bin length_le_10[1]                               813          1          -    Covered              
        bin length_le_10[2]                               857          1          -    Covered              
        bin length_le_10[3]                               842          1          -    Covered              
        bin length_le_10[4]                                 0          1          -    ZERO                 
        bin length_le_10[5]                                 0          1          -    ZERO                 
        bin length_le_10[6]                                 0          1          -    ZERO                 
        bin length_le_10[7]                                 0          1          -    ZERO                 
        bin length_gt_10                                    0          1          -    ZERO                 
    Coverpoint prev_item_delay                        100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin back2back                                    5108          1          -    Covered              
        bin length_le_5[0]                                236          1          -    Covered              
        bin length_le_5[1]                               1180          1          -    Covered              
        bin length_le_5[2]                               1976          1          -    Covered              
        bin length_le_5[3]                               2898          1          -    Covered              
        bin length_le_5[4]                               3784          1          -    Covered              
        bin length_gt_6                                 15022          1          -    Covered              
    Cross offset_x_size                               100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[4],values[0]>                    2954          1          -    Covered              
            bin <values[3],values[1]>                    4120          1          -    Covered              
            bin <values[3],values[0]>                    5362          1          -    Covered              
            bin <values[2],values[2]>                     980          1          -    Covered              
            bin <values[2],values[1]>                    5276          1          -    Covered              
            bin <values[2],values[0]>                    2108          1          -    Covered              
            bin <values[1],values[3]>                    2826          1          -    Covered              
            bin <values[1],values[2]>                     988          1          -    Covered              
            bin <values[1],values[1]>                    3436          1          -    Covered              
            bin <values[1],values[0]>                    2154          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_offset_plus_size_gt_data_width 
                                                            0                     -    ZERO                 
 Covergroup instance uvm_test_top.my_algn_env.my_md_master_agent.my_coverage_cover_item 
                                                       78.57%        100          -    Uncovered            
    covered/total bins:                                    25         37          -                      
    missing/total bins:                                    12         37          -                      
    % Hit:                                             67.56%        100          -                      
    Coverpoint offset                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    8336          1          -    Covered              
        bin values[1]                                   10128          1          -    Covered              
        bin values[2]                                    1968          1          -    Covered              
        bin values[3]                                    1568          1          -    Covered              
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[MD_OKAY]                               14621          1          -    Covered              
        bin auto[MD_ERR]                                 7379          1          -    Covered              
    Coverpoint size                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[1]                                    3954          1          -    Covered              
        bin values[2]                                    6980          1          -    Covered              
        bin values[3]                                    9482          1          -    Covered              
        bin values[4]                                    1584          1          -    Covered              
    Coverpoint length                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0         10          -                      
        missing/total bins:                                10         10          -                      
        % Hit:                                          0.00%        100          -                      
        illegal_bin length_lt_1                             0                     -    ZERO                 
        bin length_eq_2                                     0          1          -    ZERO                 
        bin length_le_10[0]                                 0          1          -    ZERO                 
        bin length_le_10[1]                                 0          1          -    ZERO                 
        bin length_le_10[2]                                 0          1          -    ZERO                 
        bin length_le_10[3]                                 0          1          -    ZERO                 
        bin length_le_10[4]                                 0          1          -    ZERO                 
        bin length_le_10[5]                                 0          1          -    ZERO                 
        bin length_le_10[6]                                 0          1          -    ZERO                 
        bin length_le_10[7]                                 0          1          -    ZERO                 
        bin length_gt_10                                    0          1          -    ZERO                 
    Coverpoint prev_item_delay                         71.42%        100          -    Uncovered            
        covered/total bins:                                 5          7          -                      
        missing/total bins:                                 2          7          -                      
        % Hit:                                         71.42%        100          -                      
        bin back2back                                       0          1          -    ZERO                 
        bin length_le_5[0]                                  0          1          -    ZERO                 
        bin length_le_5[1]                                946          1          -    Covered              
        bin length_le_5[2]                               1760          1          -    Covered              
        bin length_le_5[3]                               2668          1          -    Covered              
        bin length_le_5[4]                               3602          1          -    Covered              
        bin length_gt_6                                 13024          1          -    Covered              
    Cross offset_x_size                               100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[4],values[0]>                    1584          1          -    Covered              
            bin <values[3],values[1]>                    4120          1          -    Covered              
            bin <values[3],values[0]>                    5362          1          -    Covered              
            bin <values[2],values[2]>                     980          1          -    Covered              
            bin <values[2],values[1]>                    5276          1          -    Covered              
            bin <values[2],values[0]>                     724          1          -    Covered              
            bin <values[1],values[3]>                    1568          1          -    Covered              
            bin <values[1],values[1]>                     732          1          -    Covered              
            bin <values[1],values[2]>                     988          1          -    Covered              
            bin <values[1],values[0]>                     666          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_offset_plus_size_gt_data_width 
                                                            0                     -    ZERO                 
 Covergroup instance uvm_test_top.my_algn_env.my_md_slave_agent.my_coverage_cover_item 
                                                       75.00%        100          -    Uncovered            
    covered/total bins:                                    25         37          -                      
    missing/total bins:                                    12         37          -                      
    % Hit:                                             67.56%        100          -                      
    Coverpoint offset                                  75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    4242          1          -    Covered              
        bin values[1]                                    2704          1          -    Covered              
        bin values[2]                                       0          1          -    ZERO                 
        bin values[3]                                    1258          1          -    Covered              
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[MD_OKAY]                                7820          1          -    Covered              
        bin auto[MD_ERR]                                  384          1          -    Covered              
    Coverpoint size                                    75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                    5450          1          -    Covered              
        bin values[2]                                    1384          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
        bin values[4]                                    1370          1          -    Covered              
    Coverpoint length                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 5         10          -                      
        missing/total bins:                                 5         10          -                      
        % Hit:                                         50.00%        100          -                      
        illegal_bin length_lt_1                             0                     -    ZERO                 
        bin length_eq_2                                   810          1          -    Covered              
        bin length_le_10[0]                               780          1          -    Covered              
        bin length_le_10[1]                               813          1          -    Covered              
        bin length_le_10[2]                               857          1          -    Covered              
        bin length_le_10[3]                               842          1          -    Covered              
        bin length_le_10[4]                                 0          1          -    ZERO                 
        bin length_le_10[5]                                 0          1          -    ZERO                 
        bin length_le_10[6]                                 0          1          -    ZERO                 
        bin length_le_10[7]                                 0          1          -    ZERO                 
        bin length_gt_10                                    0          1          -    ZERO                 
    Coverpoint prev_item_delay                        100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin back2back                                    5108          1          -    Covered              
        bin length_le_5[0]                                236          1          -    Covered              
        bin length_le_5[1]                                234          1          -    Covered              
        bin length_le_5[2]                                216          1          -    Covered              
        bin length_le_5[3]                                230          1          -    Covered              
        bin length_le_5[4]                                182          1          -    Covered              
        bin length_gt_6                                  1998          1          -    Covered              
    Cross offset_x_size                                50.00%        100          -    Uncovered            
        covered/total bins:                                 5         10          -                      
        missing/total bins:                                 5         10          -                      
        % Hit:                                         50.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[4],values[0]>                    1370          1          -    Covered              
            bin <values[2],values[0]>                    1384          1          -    Covered              
            bin <values[1],values[3]>                    1258          1          -    Covered              
            bin <values[1],values[1]>                    2704          1          -    Covered              
            bin <values[1],values[0]>                    1488          1          -    Covered              
            bin <values[3],*>                               0          1          2    ZERO                 
            bin <*,values[2]>                               0          1          2    ZERO                 
            bin <values[2],values[1]>                       0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin ignore_offset_plus_size_gt_data_width 
                                                            0                     -    ZERO                 
 TYPE /md_pkg/md_coverage/md_coverage__1/cover_reset 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    172403          1          -    Covered              
        bin auto[1]                                     27549          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_master_agent.my_coverage_cover_reset 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     88976          1          -    Covered              
        bin auto[1]                                     11000          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_slave_agent.my_coverage_cover_reset 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     83427          1          -    Covered              
        bin auto[1]                                     16549          1          -    Covered              

=================================================================================
=== Instance: /apb_pkg
=== Design Unit: work.apb_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      2        na        na    91.30%
        Coverpoints/Crosses          7        na        na        na
            Covergroup Bins         31        21        10    67.74%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /apb_pkg/apb_coverage/cover_item                 82.61%        100          -    Uncovered            
    covered/total bins:                                    19         29          -                      
    missing/total bins:                                    10         29          -                      
    % Hit:                                             65.51%        100          -                      
    Coverpoint direction                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint length                                  10.00%        100          -    Uncovered            
        covered/total bins:                                 1         10          -                      
        missing/total bins:                                 9         10          -                      
        % Hit:                                         10.00%        100          -                      
    Coverpoint prev_item_delay                         85.71%        100          -    Uncovered            
        covered/total bins:                                 6          7          -                      
        missing/total bins:                                 1          7          -                      
        % Hit:                                         85.71%        100          -                      
    Coverpoint trans_direction                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross response_x_direction                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage_cover_item 
                                                       82.61%        100          -    Uncovered            
    covered/total bins:                                    19         29          -                      
    missing/total bins:                                    10         29          -                      
    % Hit:                                             65.51%        100          -                      
    Coverpoint direction                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[APB_READ]                               1026          1          -    Covered              
        bin auto[APB_WRITE]                               888          1          -    Covered              
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[APB_OKAY]                                914          1          -    Covered              
        bin auto[APB_ERR]                                1000          1          -    Covered              
    Coverpoint length                                  10.00%        100          -    Uncovered            
        covered/total bins:                                 1         10          -                      
        missing/total bins:                                 9         10          -                      
        % Hit:                                         10.00%        100          -                      
        bin length_eq_2                                     0          1          -    ZERO                 
        bin length_le_10[0]                              1914          1          -    Covered              
        bin length_le_10[1]                                 0          1          -    ZERO                 
        bin length_le_10[2]                                 0          1          -    ZERO                 
        bin length_le_10[3]                                 0          1          -    ZERO                 
        bin length_le_10[4]                                 0          1          -    ZERO                 
        bin length_le_10[5]                                 0          1          -    ZERO                 
        bin length_le_10[6]                                 0          1          -    ZERO                 
        bin length_le_10[7]                                 0          1          -    ZERO                 
        bin length_gt_10                                    0          1          -    ZERO                 
    Coverpoint prev_item_delay                         85.71%        100          -    Uncovered            
        covered/total bins:                                 6          7          -                      
        missing/total bins:                                 1          7          -                      
        % Hit:                                         85.71%        100          -                      
        bin back2back                                       0          1          -    ZERO                 
        bin length_le_5[0]                                 22          1          -    Covered              
        bin length_le_5[1]                                 73          1          -    Covered              
        bin length_le_5[2]                                102          1          -    Covered              
        bin length_le_5[3]                                154          1          -    Covered              
        bin length_le_5[4]                                190          1          -    Covered              
        bin length_gt_6                                  1373          1          -    Covered              
    Coverpoint trans_direction                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin direction_trans[APB_WRITE=>APB_WRITE]         408          1          -    Covered              
        bin direction_trans[APB_WRITE=>APB_READ]          480          1          -    Covered              
        bin direction_trans[APB_READ=>APB_WRITE]          478          1          -    Covered              
        bin direction_trans[APB_READ=>APB_READ]           545          1          -    Covered              
    Cross response_x_direction                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[APB_ERR],auto[APB_WRITE]>           491          1          -    Covered              
            bin <auto[APB_OKAY],auto[APB_WRITE]>          397          1          -    Covered              
            bin <auto[APB_ERR],auto[APB_READ]>            509          1          -    Covered              
            bin <auto[APB_OKAY],auto[APB_READ]>           517          1          -    Covered              
 TYPE /apb_pkg/apb_coverage/cover_reset               100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         6          1          -    Covered              
        bin auto[1]                                      1914          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage_cover_reset 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         6          1          -    Covered              
        bin auto[1]                                      1914          1          -    Covered              

=================================================================================
=== Instance: /env_pkg
=== Design Unit: work.env_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na    67.75%
        Coverpoints/Crosses          6        na        na        na
            Covergroup Bins        355        37       318    10.42%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /env_pkg/algn_coverage/cover_split               67.75%        100          -    Uncovered            
    covered/total bins:                                    37        355          -                      
    missing/total bins:                                   318        355          -                      
    % Hit:                                             10.42%        100          -                      
    Coverpoint ctrl_offset                             75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    1052          1          -    Covered              
        bin values[1]                                     630          1          -    Covered              
        bin values[2]                                       0          1          -    ZERO                 
        bin values[3]                                     293          1          -    Covered              
    Coverpoint ctrl_size                               75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                    1298          1          -    Covered              
        bin values[2]                                     337          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
        bin values[4]                                     340          1          -    Covered              
    Coverpoint md_offset                               75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                     954          1          -    Covered              
        bin values[1]                                     403          1          -    Covered              
        bin values[2]                                     618          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
    Coverpoint md_size                                 75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                       0          1          -    ZERO                 
        bin values[2]                                     849          1          -    Covered              
        bin values[3]                                     403          1          -    Covered              
        bin values[4]                                     723          1          -    Covered              
    Coverpoint num_bytes_needed                       100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[1]                                    1645          1          -    Covered              
        bin values[2]                                     250          1          -    Covered              
        bin values[3]                                      80          1          -    Covered              
    Cross all                                           6.54%        100          -    Uncovered            
        covered/total bins:                                22        336          -                      
        missing/total bins:                               314        336          -                      
        % Hit:                                          6.54%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[3],values[1],values[1],values[3],values[1]> 
                                                           69          1          -    Covered              
            bin <values[3],values[1],values[2],values[2],values[1]> 
                                                          118          1          -    Covered              
            bin <values[3],values[1],values[0],values[4],values[1]> 
                                                           69          1          -    Covered              
            bin <values[3],values[1],values[0],values[2],values[1]> 
                                                           37          1          -    Covered              
            bin <values[1],values[1],values[1],values[3],values[1]> 
                                                          149          1          -    Covered              
            bin <values[1],values[1],values[2],values[2],values[1]> 
                                                          245          1          -    Covered              
            bin <values[1],values[1],values[0],values[4],values[1]> 
                                                          149          1          -    Covered              
            bin <values[1],values[1],values[0],values[2],values[1]> 
                                                           87          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[3]> 
                                                           80          1          -    Covered              
            bin <values[0],values[4],values[2],values[2],values[1]> 
                                                           52          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[2]> 
                                                           90          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[1]> 
                                                           80          1          -    Covered              
            bin <values[0],values[4],values[0],values[2],values[1]> 
                                                           38          1          -    Covered              
            bin <values[0],values[2],values[1],values[3],values[2]> 
                                                           90          1          -    Covered              
            bin <values[0],values[1],values[1],values[3],values[1]> 
                                                           95          1          -    Covered              
            bin <values[0],values[2],values[2],values[2],values[1]> 
                                                           55          1          -    Covered              
            bin <values[0],values[1],values[2],values[2],values[1]> 
                                                          148          1          -    Covered              
            bin <values[0],values[2],values[0],values[4],values[2]> 
                                                           70          1          -    Covered              
            bin <values[0],values[2],values[0],values[4],values[1]> 
                                                           90          1          -    Covered              
            bin <values[0],values[1],values[0],values[4],values[1]> 
                                                           95          1          -    Covered              
            bin <values[0],values[2],values[0],values[2],values[1]> 
                                                           32          1          -    Covered              
            bin <values[0],values[1],values[0],values[2],values[1]> 
                                                           37          1          -    Covered              
            bin <values[2],*,*,*,*>                         0          1         96    ZERO                 
            bin <*,*,values[3],*,*>                         0          1         84    ZERO                 
            bin <*,*,*,values[1],*>                         0          1         84    ZERO                 
            bin <values[3],*,*,*,values[3]>                 0          1         16    ZERO                 
            bin <values[1],*,*,*,values[3]>                 0          1         16    ZERO                 
            bin <values[3],*,*,*,values[2]>                 0          1         16    ZERO                 
            bin <values[1],*,*,*,values[2]>                 0          1         16    ZERO                 
            bin <*,values[4],values[1],*,*>                 0          1         12    ZERO                 
            bin <*,values[4],*,values[3],*>                 0          1         12    ZERO                 
            bin <*,values[2],*,*,values[3]>                 0          1         32    ZERO                 
            bin <*,values[1],*,*,values[3]>                 0          1         64    ZERO                 
            bin <*,values[1],*,*,values[2]>                 0          1         64    ZERO                 
            bin <*,*,values[2],values[3],*>                 0          1         21    ZERO                 
            bin <*,*,values[0],values[3],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],values[4],*>                 0          1         21    ZERO                 
            bin <*,*,values[2],values[4],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],values[2],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],*,values[3]>                 0          1         28    ZERO                 
            bin <*,*,values[2],*,values[3]>                 0          1         28    ZERO                 
            bin <*,*,values[2],*,values[2]>                 0          1         28    ZERO                 
            bin <*,*,*,values[3],values[3]>                 0          1         28    ZERO                 
            bin <*,*,*,values[2],values[3]>                 0          1         28    ZERO                 
            bin <*,*,*,values[2],values[2]>                 0          1         28    ZERO                 
            bin <*,values[2],values[1],*,values[1]> 
                                                            0          1          8    ZERO                 
            bin <*,values[2],*,values[3],values[1]> 
                                                            0          1          8    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin ignore_ctrl                          0                     -    ZERO                 
 Covergroup instance uvm_test_top.my_algn_env.my_algn_coverage_cover_split 
                                                       67.75%        100          -    Uncovered            
    covered/total bins:                                    37        355          -                      
    missing/total bins:                                   318        355          -                      
    % Hit:                                             10.42%        100          -                      
    Coverpoint ctrl_offset                             75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    1052          1          -    Covered              
        bin values[1]                                     630          1          -    Covered              
        bin values[2]                                       0          1          -    ZERO                 
        bin values[3]                                     293          1          -    Covered              
    Coverpoint ctrl_size                               75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                    1298          1          -    Covered              
        bin values[2]                                     337          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
        bin values[4]                                     340          1          -    Covered              
    Coverpoint md_offset                               75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                     954          1          -    Covered              
        bin values[1]                                     403          1          -    Covered              
        bin values[2]                                     618          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
    Coverpoint md_size                                 75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                       0          1          -    ZERO                 
        bin values[2]                                     849          1          -    Covered              
        bin values[3]                                     403          1          -    Covered              
        bin values[4]                                     723          1          -    Covered              
    Coverpoint num_bytes_needed                       100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[1]                                    1645          1          -    Covered              
        bin values[2]                                     250          1          -    Covered              
        bin values[3]                                      80          1          -    Covered              
    Cross all                                           6.54%        100          -    Uncovered            
        covered/total bins:                                22        336          -                      
        missing/total bins:                               314        336          -                      
        % Hit:                                          6.54%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[3],values[1],values[1],values[3],values[1]> 
                                                           69          1          -    Covered              
            bin <values[3],values[1],values[2],values[2],values[1]> 
                                                          118          1          -    Covered              
            bin <values[3],values[1],values[0],values[4],values[1]> 
                                                           69          1          -    Covered              
            bin <values[3],values[1],values[0],values[2],values[1]> 
                                                           37          1          -    Covered              
            bin <values[1],values[1],values[1],values[3],values[1]> 
                                                          149          1          -    Covered              
            bin <values[1],values[1],values[2],values[2],values[1]> 
                                                          245          1          -    Covered              
            bin <values[1],values[1],values[0],values[4],values[1]> 
                                                          149          1          -    Covered              
            bin <values[1],values[1],values[0],values[2],values[1]> 
                                                           87          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[3]> 
                                                           80          1          -    Covered              
            bin <values[0],values[4],values[2],values[2],values[1]> 
                                                           52          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[2]> 
                                                           90          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[1]> 
                                                           80          1          -    Covered              
            bin <values[0],values[4],values[0],values[2],values[1]> 
                                                           38          1          -    Covered              
            bin <values[0],values[2],values[1],values[3],values[2]> 
                                                           90          1          -    Covered              
            bin <values[0],values[1],values[1],values[3],values[1]> 
                                                           95          1          -    Covered              
            bin <values[0],values[2],values[2],values[2],values[1]> 
                                                           55          1          -    Covered              
            bin <values[0],values[1],values[2],values[2],values[1]> 
                                                          148          1          -    Covered              
            bin <values[0],values[2],values[0],values[4],values[2]> 
                                                           70          1          -    Covered              
            bin <values[0],values[2],values[0],values[4],values[1]> 
                                                           90          1          -    Covered              
            bin <values[0],values[1],values[0],values[4],values[1]> 
                                                           95          1          -    Covered              
            bin <values[0],values[2],values[0],values[2],values[1]> 
                                                           32          1          -    Covered              
            bin <values[0],values[1],values[0],values[2],values[1]> 
                                                           37          1          -    Covered              
            bin <values[2],*,*,*,*>                         0          1         96    ZERO                 
            bin <*,*,values[3],*,*>                         0          1         84    ZERO                 
            bin <*,*,*,values[1],*>                         0          1         84    ZERO                 
            bin <values[3],*,*,*,values[3]>                 0          1         16    ZERO                 
            bin <values[1],*,*,*,values[3]>                 0          1         16    ZERO                 
            bin <values[3],*,*,*,values[2]>                 0          1         16    ZERO                 
            bin <values[1],*,*,*,values[2]>                 0          1         16    ZERO                 
            bin <*,values[4],values[1],*,*>                 0          1         12    ZERO                 
            bin <*,values[4],*,values[3],*>                 0          1         12    ZERO                 
            bin <*,values[2],*,*,values[3]>                 0          1         32    ZERO                 
            bin <*,values[1],*,*,values[3]>                 0          1         64    ZERO                 
            bin <*,values[1],*,*,values[2]>                 0          1         64    ZERO                 
            bin <*,*,values[2],values[3],*>                 0          1         21    ZERO                 
            bin <*,*,values[0],values[3],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],values[4],*>                 0          1         21    ZERO                 
            bin <*,*,values[2],values[4],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],values[2],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],*,values[3]>                 0          1         28    ZERO                 
            bin <*,*,values[2],*,values[3]>                 0          1         28    ZERO                 
            bin <*,*,values[2],*,values[2]>                 0          1         28    ZERO                 
            bin <*,*,*,values[3],values[3]>                 0          1         28    ZERO                 
            bin <*,*,*,values[2],values[3]>                 0          1         28    ZERO                 
            bin <*,*,*,values[2],values[2]>                 0          1         28    ZERO                 
            bin <*,values[2],values[1],*,values[1]> 
                                                            0          1          8    ZERO                 
            bin <*,values[2],*,values[3],values[1]> 
                                                            0          1          8    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin ignore_ctrl                          0                     -    ZERO                 

COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /uvm_ext_pkg/uvm_ext_cover_index_wrapper/uvm_ext_cover_index_wrapper__1/cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    1914          1          -    Covered              
        bin values[1]                                    1914          1          -    Covered              
        bin values[2]                                    1914          1          -    Covered              
        bin values[3]                                    1914          1          -    Covered              
        bin values[4]                                    1914          1          -    Covered              
        bin values[5]                                    1914          1          -    Covered              
        bin values[6]                                    1914          1          -    Covered              
        bin values[7]                                    1914          1          -    Covered              
        bin values[8]                                    1914          1          -    Covered              
        bin values[9]                                    1914          1          -    Covered              
        bin values[10]                                   1914          1          -    Covered              
        bin values[11]                                   1914          1          -    Covered              
        bin values[12]                                   1914          1          -    Covered              
        bin values[13]                                   1914          1          -    Covered              
        bin values[14]                                   1914          1          -    Covered              
        bin values[15]                                   1914          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_addr_0_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    1412          1          -    Covered              
        bin values[1]                                    1413          1          -    Covered              
        bin values[2]                                    1024          1          -    Covered              
        bin values[3]                                    1289          1          -    Covered              
        bin values[4]                                     916          1          -    Covered              
        bin values[5]                                     953          1          -    Covered              
        bin values[6]                                     915          1          -    Covered              
        bin values[7]                                     908          1          -    Covered              
        bin values[8]                                    1424          1          -    Covered              
        bin values[9]                                    1379          1          -    Covered              
        bin values[10]                                   1416          1          -    Covered              
        bin values[11]                                   1409          1          -    Covered              
        bin values[12]                                   1429          1          -    Covered              
        bin values[13]                                   1421          1          -    Covered              
        bin values[14]                                   1433          1          -    Covered              
        bin values[15]                                   1447          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_addr_1_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    16         16          -                      
    missing/total bins:                                     0         16          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                16         16          -                      
        missing/total bins:                                 0         16          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                     502          1          -    Covered              
        bin values[1]                                     501          1          -    Covered              
        bin values[2]                                     890          1          -    Covered              
        bin values[3]                                     625          1          -    Covered              
        bin values[4]                                     998          1          -    Covered              
        bin values[5]                                     961          1          -    Covered              
        bin values[6]                                     999          1          -    Covered              
        bin values[7]                                    1006          1          -    Covered              
        bin values[8]                                     490          1          -    Covered              
        bin values[9]                                     535          1          -    Covered              
        bin values[10]                                    498          1          -    Covered              
        bin values[11]                                    505          1          -    Covered              
        bin values[12]                                    485          1          -    Covered              
        bin values[13]                                    493          1          -    Covered              
        bin values[14]                                    481          1          -    Covered              
        bin values[15]                                    467          1          -    Covered              
 TYPE /uvm_ext_pkg/uvm_ext_cover_index_wrapper/uvm_ext_cover_index_wrapper__2/cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                   14492          1          -    Covered              
        bin values[1]                                   24916          1          -    Covered              
        bin values[2]                                   33232          1          -    Covered              
        bin values[3]                                   36186          1          -    Covered              
        bin values[4]                                   36186          1          -    Covered              
        bin values[5]                                   36186          1          -    Covered              
        bin values[6]                                   36186          1          -    Covered              
        bin values[7]                                   36186          1          -    Covered              
        bin values[8]                                   36440          1          -    Covered              
        bin values[9]                                   35412          1          -    Covered              
        bin values[10]                                  31216          1          -    Covered              
        bin values[11]                                  28262          1          -    Covered              
        bin values[12]                                  28262          1          -    Covered              
        bin values[13]                                  28262          1          -    Covered              
        bin values[14]                                  28262          1          -    Covered              
        bin values[15]                                  28262          1          -    Covered              
        bin values[16]                                  17398          1          -    Covered              
        bin values[17]                                   8982          1          -    Covered              
        bin values[18]                                   4862          1          -    Covered              
        bin values[19]                                   4862          1          -    Covered              
        bin values[20]                                   4862          1          -    Covered              
        bin values[21]                                   4862          1          -    Covered              
        bin values[22]                                   4862          1          -    Covered              
        bin values[23]                                   4862          1          -    Covered              
        bin values[24]                                   5720          1          -    Covered              
        bin values[25]                                   4740          1          -    Covered              
        bin values[26]                                   4740          1          -    Covered              
        bin values[27]                                   4740          1          -    Covered              
        bin values[28]                                   4740          1          -    Covered              
        bin values[29]                                   4740          1          -    Covered              
        bin values[30]                                   4740          1          -    Covered              
        bin values[31]                                   4740          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_wr_data_0_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                     426          1          -    Covered              
        bin values[1]                                     469          1          -    Covered              
        bin values[2]                                     468          1          -    Covered              
        bin values[3]                                     531          1          -    Covered              
        bin values[4]                                     503          1          -    Covered              
        bin values[5]                                     641          1          -    Covered              
        bin values[6]                                     640          1          -    Covered              
        bin values[7]                                     647          1          -    Covered              
        bin values[8]                                     594          1          -    Covered              
        bin values[9]                                     573          1          -    Covered              
        bin values[10]                                    653          1          -    Covered              
        bin values[11]                                    639          1          -    Covered              
        bin values[12]                                    648          1          -    Covered              
        bin values[13]                                    635          1          -    Covered              
        bin values[14]                                    652          1          -    Covered              
        bin values[15]                                    636          1          -    Covered              
        bin values[16]                                    581          1          -    Covered              
        bin values[17]                                    650          1          -    Covered              
        bin values[18]                                    638          1          -    Covered              
        bin values[19]                                    630          1          -    Covered              
        bin values[20]                                    655          1          -    Covered              
        bin values[21]                                    657          1          -    Covered              
        bin values[22]                                    663          1          -    Covered              
        bin values[23]                                    653          1          -    Covered              
        bin values[24]                                    645          1          -    Covered              
        bin values[25]                                    662          1          -    Covered              
        bin values[26]                                    632          1          -    Covered              
        bin values[27]                                    658          1          -    Covered              
        bin values[28]                                    667          1          -    Covered              
        bin values[29]                                    625          1          -    Covered              
        bin values[30]                                    666          1          -    Covered              
        bin values[31]                                    625          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_wr_data_1_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                     462          1          -    Covered              
        bin values[1]                                     419          1          -    Covered              
        bin values[2]                                     420          1          -    Covered              
        bin values[3]                                     357          1          -    Covered              
        bin values[4]                                     385          1          -    Covered              
        bin values[5]                                     247          1          -    Covered              
        bin values[6]                                     248          1          -    Covered              
        bin values[7]                                     241          1          -    Covered              
        bin values[8]                                     294          1          -    Covered              
        bin values[9]                                     315          1          -    Covered              
        bin values[10]                                    235          1          -    Covered              
        bin values[11]                                    249          1          -    Covered              
        bin values[12]                                    240          1          -    Covered              
        bin values[13]                                    253          1          -    Covered              
        bin values[14]                                    236          1          -    Covered              
        bin values[15]                                    252          1          -    Covered              
        bin values[16]                                    307          1          -    Covered              
        bin values[17]                                    238          1          -    Covered              
        bin values[18]                                    250          1          -    Covered              
        bin values[19]                                    258          1          -    Covered              
        bin values[20]                                    233          1          -    Covered              
        bin values[21]                                    231          1          -    Covered              
        bin values[22]                                    225          1          -    Covered              
        bin values[23]                                    235          1          -    Covered              
        bin values[24]                                    243          1          -    Covered              
        bin values[25]                                    226          1          -    Covered              
        bin values[26]                                    256          1          -    Covered              
        bin values[27]                                    230          1          -    Covered              
        bin values[28]                                    221          1          -    Covered              
        bin values[29]                                    263          1          -    Covered              
        bin values[30]                                    222          1          -    Covered              
        bin values[31]                                    263          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_rd_data_0_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                     859          1          -    Covered              
        bin values[1]                                     932          1          -    Covered              
        bin values[2]                                     894          1          -    Covered              
        bin values[3]                                     975          1          -    Covered              
        bin values[4]                                     949          1          -    Covered              
        bin values[5]                                    1008          1          -    Covered              
        bin values[6]                                    1008          1          -    Covered              
        bin values[7]                                    1006          1          -    Covered              
        bin values[8]                                     979          1          -    Covered              
        bin values[9]                                     960          1          -    Covered              
        bin values[10]                                   1026          1          -    Covered              
        bin values[11]                                   1026          1          -    Covered              
        bin values[12]                                   1026          1          -    Covered              
        bin values[13]                                   1026          1          -    Covered              
        bin values[14]                                   1026          1          -    Covered              
        bin values[15]                                   1026          1          -    Covered              
        bin values[16]                                   1026          1          -    Covered              
        bin values[17]                                   1026          1          -    Covered              
        bin values[18]                                   1026          1          -    Covered              
        bin values[19]                                   1026          1          -    Covered              
        bin values[20]                                   1026          1          -    Covered              
        bin values[21]                                   1026          1          -    Covered              
        bin values[22]                                   1026          1          -    Covered              
        bin values[23]                                   1026          1          -    Covered              
        bin values[24]                                   1026          1          -    Covered              
        bin values[25]                                   1026          1          -    Covered              
        bin values[26]                                   1026          1          -    Covered              
        bin values[27]                                   1026          1          -    Covered              
        bin values[28]                                   1026          1          -    Covered              
        bin values[29]                                   1026          1          -    Covered              
        bin values[30]                                   1026          1          -    Covered              
        bin values[31]                                   1026          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage.wrap_cover_rd_data_1_cover_index 
                                                       31.25%        100          -    Uncovered            
    covered/total bins:                                    10         32          -                      
    missing/total bins:                                    22         32          -                      
    % Hit:                                             31.25%        100          -                      
    Coverpoint index                                   31.25%        100          -    Uncovered            
        covered/total bins:                                10         32          -                      
        missing/total bins:                                22         32          -                      
        % Hit:                                         31.25%        100          -                      
        bin values[0]                                     167          1          -    Covered              
        bin values[1]                                      94          1          -    Covered              
        bin values[2]                                     132          1          -    Covered              
        bin values[3]                                      51          1          -    Covered              
        bin values[4]                                      77          1          -    Covered              
        bin values[5]                                      18          1          -    Covered              
        bin values[6]                                      18          1          -    Covered              
        bin values[7]                                      20          1          -    Covered              
        bin values[8]                                      47          1          -    Covered              
        bin values[9]                                      66          1          -    Covered              
        bin values[10]                                      0          1          -    ZERO                 
        bin values[11]                                      0          1          -    ZERO                 
        bin values[12]                                      0          1          -    ZERO                 
        bin values[13]                                      0          1          -    ZERO                 
        bin values[14]                                      0          1          -    ZERO                 
        bin values[15]                                      0          1          -    ZERO                 
        bin values[16]                                      0          1          -    ZERO                 
        bin values[17]                                      0          1          -    ZERO                 
        bin values[18]                                      0          1          -    ZERO                 
        bin values[19]                                      0          1          -    ZERO                 
        bin values[20]                                      0          1          -    ZERO                 
        bin values[21]                                      0          1          -    ZERO                 
        bin values[22]                                      0          1          -    ZERO                 
        bin values[23]                                      0          1          -    ZERO                 
        bin values[24]                                      0          1          -    ZERO                 
        bin values[25]                                      0          1          -    ZERO                 
        bin values[26]                                      0          1          -    ZERO                 
        bin values[27]                                      0          1          -    ZERO                 
        bin values[28]                                      0          1          -    ZERO                 
        bin values[29]                                      0          1          -    ZERO                 
        bin values[30]                                      0          1          -    ZERO                 
        bin values[31]                                      0          1          -    ZERO                 
 Covergroup instance uvm_test_top.my_algn_env.my_md_master_agent.my_coverage.wrap_cover_data_0_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    4148          1          -    Covered              
        bin values[1]                                    7880          1          -    Covered              
        bin values[2]                                   11442          1          -    Covered              
        bin values[3]                                   12466          1          -    Covered              
        bin values[4]                                   12276          1          -    Covered              
        bin values[5]                                   12192          1          -    Covered              
        bin values[6]                                   12250          1          -    Covered              
        bin values[7]                                   12482          1          -    Covered              
        bin values[8]                                   13110          1          -    Covered              
        bin values[9]                                   13876          1          -    Covered              
        bin values[10]                                  12608          1          -    Covered              
        bin values[11]                                  11840          1          -    Covered              
        bin values[12]                                  11862          1          -    Covered              
        bin values[13]                                  11670          1          -    Covered              
        bin values[14]                                  11872          1          -    Covered              
        bin values[15]                                  11876          1          -    Covered              
        bin values[16]                                   7740          1          -    Covered              
        bin values[17]                                   3540          1          -    Covered              
        bin values[18]                                   1486          1          -    Covered              
        bin values[19]                                   1520          1          -    Covered              
        bin values[20]                                   1526          1          -    Covered              
        bin values[21]                                   1444          1          -    Covered              
        bin values[22]                                   1508          1          -    Covered              
        bin values[23]                                   1478          1          -    Covered              
        bin values[24]                                   1252          1          -    Covered              
        bin values[25]                                    808          1          -    Covered              
        bin values[26]                                    802          1          -    Covered              
        bin values[27]                                    790          1          -    Covered              
        bin values[28]                                    780          1          -    Covered              
        bin values[29]                                    834          1          -    Covered              
        bin values[30]                                    776          1          -    Covered              
        bin values[31]                                    766          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_master_agent.my_coverage.wrap_cover_data_1_cover_index 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    32         32          -                      
    missing/total bins:                                     0         32          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint index                                  100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    4188          1          -    Covered              
        bin values[1]                                    8126          1          -    Covered              
        bin values[2]                                   11510          1          -    Covered              
        bin values[3]                                   12070          1          -    Covered              
        bin values[4]                                   12260          1          -    Covered              
        bin values[5]                                   12344          1          -    Covered              
        bin values[6]                                   12286          1          -    Covered              
        bin values[7]                                   12054          1          -    Covered              
        bin values[8]                                   13218          1          -    Covered              
        bin values[9]                                   14178          1          -    Covered              
        bin values[10]                                  12620          1          -    Covered              
        bin values[11]                                  11804          1          -    Covered              
        bin values[12]                                  11782          1          -    Covered              
        bin values[13]                                  11974          1          -    Covered              
        bin values[14]                                  11772          1          -    Covered              
        bin values[15]                                  11768          1          -    Covered              
        bin values[16]                                   7744          1          -    Covered              
        bin values[17]                                   3528          1          -    Covered              
        bin values[18]                                   1462          1          -    Covered              
        bin values[19]                                   1428          1          -    Covered              
        bin values[20]                                   1422          1          -    Covered              
        bin values[21]                                   1504          1          -    Covered              
        bin values[22]                                   1440          1          -    Covered              
        bin values[23]                                   1470          1          -    Covered              
        bin values[24]                                   1296          1          -    Covered              
        bin values[25]                                    760          1          -    Covered              
        bin values[26]                                    766          1          -    Covered              
        bin values[27]                                    778          1          -    Covered              
        bin values[28]                                    788          1          -    Covered              
        bin values[29]                                    734          1          -    Covered              
        bin values[30]                                    792          1          -    Covered              
        bin values[31]                                    802          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_slave_agent.my_coverage.wrap_cover_data_0_cover_index 
                                                       75.00%        100          -    Uncovered            
    covered/total bins:                                    24         32          -                      
    missing/total bins:                                     8         32          -                      
    % Hit:                                             75.00%        100          -                      
    Coverpoint index                                   75.00%        100          -    Uncovered            
        covered/total bins:                                24         32          -                      
        missing/total bins:                                 8         32          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    2078          1          -    Covered              
        bin values[1]                                    3524          1          -    Covered              
        bin values[2]                                    4290          1          -    Covered              
        bin values[3]                                    4900          1          -    Covered              
        bin values[4]                                    4912          1          -    Covered              
        bin values[5]                                    4904          1          -    Covered              
        bin values[6]                                    4914          1          -    Covered              
        bin values[7]                                    4952          1          -    Covered              
        bin values[8]                                    4084          1          -    Covered              
        bin values[9]                                    2722          1          -    Covered              
        bin values[10]                                   2038          1          -    Covered              
        bin values[11]                                   1378          1          -    Covered              
        bin values[12]                                   1350          1          -    Covered              
        bin values[13]                                   1272          1          -    Covered              
        bin values[14]                                   1320          1          -    Covered              
        bin values[15]                                   1342          1          -    Covered              
        bin values[16]                                      0          1          -    ZERO                 
        bin values[17]                                      0          1          -    ZERO                 
        bin values[18]                                      0          1          -    ZERO                 
        bin values[19]                                      0          1          -    ZERO                 
        bin values[20]                                      0          1          -    ZERO                 
        bin values[21]                                      0          1          -    ZERO                 
        bin values[22]                                      0          1          -    ZERO                 
        bin values[23]                                      0          1          -    ZERO                 
        bin values[24]                                    616          1          -    Covered              
        bin values[25]                                    624          1          -    Covered              
        bin values[26]                                    620          1          -    Covered              
        bin values[27]                                    672          1          -    Covered              
        bin values[28]                                    670          1          -    Covered              
        bin values[29]                                    646          1          -    Covered              
        bin values[30]                                    594          1          -    Covered              
        bin values[31]                                    616          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_slave_agent.my_coverage.wrap_cover_data_1_cover_index 
                                                       75.00%        100          -    Uncovered            
    covered/total bins:                                    24         32          -                      
    missing/total bins:                                     8         32          -                      
    % Hit:                                             75.00%        100          -                      
    Coverpoint index                                   75.00%        100          -    Uncovered            
        covered/total bins:                                24         32          -                      
        missing/total bins:                                 8         32          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    2164          1          -    Covered              
        bin values[1]                                    3472          1          -    Covered              
        bin values[2]                                    4076          1          -    Covered              
        bin values[3]                                    4836          1          -    Covered              
        bin values[4]                                    4824          1          -    Covered              
        bin values[5]                                    4832          1          -    Covered              
        bin values[6]                                    4822          1          -    Covered              
        bin values[7]                                    4784          1          -    Covered              
        bin values[8]                                    4114          1          -    Covered              
        bin values[9]                                    2722          1          -    Covered              
        bin values[10]                                   2036          1          -    Covered              
        bin values[11]                                   1326          1          -    Covered              
        bin values[12]                                   1354          1          -    Covered              
        bin values[13]                                   1432          1          -    Covered              
        bin values[14]                                   1384          1          -    Covered              
        bin values[15]                                   1362          1          -    Covered              
        bin values[16]                                      0          1          -    ZERO                 
        bin values[17]                                      0          1          -    ZERO                 
        bin values[18]                                      0          1          -    ZERO                 
        bin values[19]                                      0          1          -    ZERO                 
        bin values[20]                                      0          1          -    ZERO                 
        bin values[21]                                      0          1          -    ZERO                 
        bin values[22]                                      0          1          -    ZERO                 
        bin values[23]                                      0          1          -    ZERO                 
        bin values[24]                                    642          1          -    Covered              
        bin values[25]                                    634          1          -    Covered              
        bin values[26]                                    638          1          -    Covered              
        bin values[27]                                    586          1          -    Covered              
        bin values[28]                                    588          1          -    Covered              
        bin values[29]                                    612          1          -    Covered              
        bin values[30]                                    664          1          -    Covered              
        bin values[31]                                    642          1          -    Covered              
 TYPE /md_pkg/md_coverage/md_coverage__1/cover_item 
                                                       91.66%        100          -    Uncovered            
    covered/total bins:                                    32         37          -                      
    missing/total bins:                                     5         37          -                      
    % Hit:                                             86.48%        100          -                      
    Coverpoint offset                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                   12578          1          -    Covered              
        bin values[1]                                   12832          1          -    Covered              
        bin values[2]                                    1968          1          -    Covered              
        bin values[3]                                    2826          1          -    Covered              
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[MD_OKAY]                               22441          1          -    Covered              
        bin auto[MD_ERR]                                 7763          1          -    Covered              
    Coverpoint size                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[1]                                    9404          1          -    Covered              
        bin values[2]                                    8364          1          -    Covered              
        bin values[3]                                    9482          1          -    Covered              
        bin values[4]                                    2954          1          -    Covered              
    Coverpoint length                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 5         10          -                      
        missing/total bins:                                 5         10          -                      
        % Hit:                                         50.00%        100          -                      
        illegal_bin length_lt_1                             0                     -    ZERO                 
        bin length_eq_2                                   810          1          -    Covered              
        bin length_le_10[0]                               780          1          -    Covered              
        bin length_le_10[1]                               813          1          -    Covered              
        bin length_le_10[2]                               857          1          -    Covered              
        bin length_le_10[3]                               842          1          -    Covered              
        bin length_le_10[4]                                 0          1          -    ZERO                 
        bin length_le_10[5]                                 0          1          -    ZERO                 
        bin length_le_10[6]                                 0          1          -    ZERO                 
        bin length_le_10[7]                                 0          1          -    ZERO                 
        bin length_gt_10                                    0          1          -    ZERO                 
    Coverpoint prev_item_delay                        100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin back2back                                    5108          1          -    Covered              
        bin length_le_5[0]                                236          1          -    Covered              
        bin length_le_5[1]                               1180          1          -    Covered              
        bin length_le_5[2]                               1976          1          -    Covered              
        bin length_le_5[3]                               2898          1          -    Covered              
        bin length_le_5[4]                               3784          1          -    Covered              
        bin length_gt_6                                 15022          1          -    Covered              
    Cross offset_x_size                               100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[4],values[0]>                    2954          1          -    Covered              
            bin <values[3],values[1]>                    4120          1          -    Covered              
            bin <values[3],values[0]>                    5362          1          -    Covered              
            bin <values[2],values[2]>                     980          1          -    Covered              
            bin <values[2],values[1]>                    5276          1          -    Covered              
            bin <values[2],values[0]>                    2108          1          -    Covered              
            bin <values[1],values[3]>                    2826          1          -    Covered              
            bin <values[1],values[2]>                     988          1          -    Covered              
            bin <values[1],values[1]>                    3436          1          -    Covered              
            bin <values[1],values[0]>                    2154          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_offset_plus_size_gt_data_width 
                                                            0                     -    ZERO                 
 Covergroup instance uvm_test_top.my_algn_env.my_md_master_agent.my_coverage_cover_item 
                                                       78.57%        100          -    Uncovered            
    covered/total bins:                                    25         37          -                      
    missing/total bins:                                    12         37          -                      
    % Hit:                                             67.56%        100          -                      
    Coverpoint offset                                 100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[0]                                    8336          1          -    Covered              
        bin values[1]                                   10128          1          -    Covered              
        bin values[2]                                    1968          1          -    Covered              
        bin values[3]                                    1568          1          -    Covered              
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[MD_OKAY]                               14621          1          -    Covered              
        bin auto[MD_ERR]                                 7379          1          -    Covered              
    Coverpoint size                                   100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[1]                                    3954          1          -    Covered              
        bin values[2]                                    6980          1          -    Covered              
        bin values[3]                                    9482          1          -    Covered              
        bin values[4]                                    1584          1          -    Covered              
    Coverpoint length                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0         10          -                      
        missing/total bins:                                10         10          -                      
        % Hit:                                          0.00%        100          -                      
        illegal_bin length_lt_1                             0                     -    ZERO                 
        bin length_eq_2                                     0          1          -    ZERO                 
        bin length_le_10[0]                                 0          1          -    ZERO                 
        bin length_le_10[1]                                 0          1          -    ZERO                 
        bin length_le_10[2]                                 0          1          -    ZERO                 
        bin length_le_10[3]                                 0          1          -    ZERO                 
        bin length_le_10[4]                                 0          1          -    ZERO                 
        bin length_le_10[5]                                 0          1          -    ZERO                 
        bin length_le_10[6]                                 0          1          -    ZERO                 
        bin length_le_10[7]                                 0          1          -    ZERO                 
        bin length_gt_10                                    0          1          -    ZERO                 
    Coverpoint prev_item_delay                         71.42%        100          -    Uncovered            
        covered/total bins:                                 5          7          -                      
        missing/total bins:                                 2          7          -                      
        % Hit:                                         71.42%        100          -                      
        bin back2back                                       0          1          -    ZERO                 
        bin length_le_5[0]                                  0          1          -    ZERO                 
        bin length_le_5[1]                                946          1          -    Covered              
        bin length_le_5[2]                               1760          1          -    Covered              
        bin length_le_5[3]                               2668          1          -    Covered              
        bin length_le_5[4]                               3602          1          -    Covered              
        bin length_gt_6                                 13024          1          -    Covered              
    Cross offset_x_size                               100.00%        100          -    Covered              
        covered/total bins:                                10         10          -                      
        missing/total bins:                                 0         10          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[4],values[0]>                    1584          1          -    Covered              
            bin <values[3],values[1]>                    4120          1          -    Covered              
            bin <values[3],values[0]>                    5362          1          -    Covered              
            bin <values[2],values[2]>                     980          1          -    Covered              
            bin <values[2],values[1]>                    5276          1          -    Covered              
            bin <values[2],values[0]>                     724          1          -    Covered              
            bin <values[1],values[3]>                    1568          1          -    Covered              
            bin <values[1],values[1]>                     732          1          -    Covered              
            bin <values[1],values[2]>                     988          1          -    Covered              
            bin <values[1],values[0]>                     666          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_offset_plus_size_gt_data_width 
                                                            0                     -    ZERO                 
 Covergroup instance uvm_test_top.my_algn_env.my_md_slave_agent.my_coverage_cover_item 
                                                       75.00%        100          -    Uncovered            
    covered/total bins:                                    25         37          -                      
    missing/total bins:                                    12         37          -                      
    % Hit:                                             67.56%        100          -                      
    Coverpoint offset                                  75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    4242          1          -    Covered              
        bin values[1]                                    2704          1          -    Covered              
        bin values[2]                                       0          1          -    ZERO                 
        bin values[3]                                    1258          1          -    Covered              
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[MD_OKAY]                                7820          1          -    Covered              
        bin auto[MD_ERR]                                  384          1          -    Covered              
    Coverpoint size                                    75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                    5450          1          -    Covered              
        bin values[2]                                    1384          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
        bin values[4]                                    1370          1          -    Covered              
    Coverpoint length                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 5         10          -                      
        missing/total bins:                                 5         10          -                      
        % Hit:                                         50.00%        100          -                      
        illegal_bin length_lt_1                             0                     -    ZERO                 
        bin length_eq_2                                   810          1          -    Covered              
        bin length_le_10[0]                               780          1          -    Covered              
        bin length_le_10[1]                               813          1          -    Covered              
        bin length_le_10[2]                               857          1          -    Covered              
        bin length_le_10[3]                               842          1          -    Covered              
        bin length_le_10[4]                                 0          1          -    ZERO                 
        bin length_le_10[5]                                 0          1          -    ZERO                 
        bin length_le_10[6]                                 0          1          -    ZERO                 
        bin length_le_10[7]                                 0          1          -    ZERO                 
        bin length_gt_10                                    0          1          -    ZERO                 
    Coverpoint prev_item_delay                        100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        bin back2back                                    5108          1          -    Covered              
        bin length_le_5[0]                                236          1          -    Covered              
        bin length_le_5[1]                                234          1          -    Covered              
        bin length_le_5[2]                                216          1          -    Covered              
        bin length_le_5[3]                                230          1          -    Covered              
        bin length_le_5[4]                                182          1          -    Covered              
        bin length_gt_6                                  1998          1          -    Covered              
    Cross offset_x_size                                50.00%        100          -    Uncovered            
        covered/total bins:                                 5         10          -                      
        missing/total bins:                                 5         10          -                      
        % Hit:                                         50.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[4],values[0]>                    1370          1          -    Covered              
            bin <values[2],values[0]>                    1384          1          -    Covered              
            bin <values[1],values[3]>                    1258          1          -    Covered              
            bin <values[1],values[1]>                    2704          1          -    Covered              
            bin <values[1],values[0]>                    1488          1          -    Covered              
            bin <values[3],*>                               0          1          2    ZERO                 
            bin <*,values[2]>                               0          1          2    ZERO                 
            bin <values[2],values[1]>                       0          1          1    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin ignore_offset_plus_size_gt_data_width 
                                                            0                     -    ZERO                 
 TYPE /md_pkg/md_coverage/md_coverage__1/cover_reset 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                    172403          1          -    Covered              
        bin auto[1]                                     27549          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_master_agent.my_coverage_cover_reset 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     88976          1          -    Covered              
        bin auto[1]                                     11000          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_md_slave_agent.my_coverage_cover_reset 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                     83427          1          -    Covered              
        bin auto[1]                                     16549          1          -    Covered              
 TYPE /apb_pkg/apb_coverage/cover_item                 82.61%        100          -    Uncovered            
    covered/total bins:                                    19         29          -                      
    missing/total bins:                                    10         29          -                      
    % Hit:                                             65.51%        100          -                      
    Coverpoint direction                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint length                                  10.00%        100          -    Uncovered            
        covered/total bins:                                 1         10          -                      
        missing/total bins:                                 9         10          -                      
        % Hit:                                         10.00%        100          -                      
    Coverpoint prev_item_delay                         85.71%        100          -    Uncovered            
        covered/total bins:                                 6          7          -                      
        missing/total bins:                                 1          7          -                      
        % Hit:                                         85.71%        100          -                      
    Coverpoint trans_direction                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
    Cross response_x_direction                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage_cover_item 
                                                       82.61%        100          -    Uncovered            
    covered/total bins:                                    19         29          -                      
    missing/total bins:                                    10         29          -                      
    % Hit:                                             65.51%        100          -                      
    Coverpoint direction                              100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[APB_READ]                               1026          1          -    Covered              
        bin auto[APB_WRITE]                               888          1          -    Covered              
    Coverpoint response                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[APB_OKAY]                                914          1          -    Covered              
        bin auto[APB_ERR]                                1000          1          -    Covered              
    Coverpoint length                                  10.00%        100          -    Uncovered            
        covered/total bins:                                 1         10          -                      
        missing/total bins:                                 9         10          -                      
        % Hit:                                         10.00%        100          -                      
        bin length_eq_2                                     0          1          -    ZERO                 
        bin length_le_10[0]                              1914          1          -    Covered              
        bin length_le_10[1]                                 0          1          -    ZERO                 
        bin length_le_10[2]                                 0          1          -    ZERO                 
        bin length_le_10[3]                                 0          1          -    ZERO                 
        bin length_le_10[4]                                 0          1          -    ZERO                 
        bin length_le_10[5]                                 0          1          -    ZERO                 
        bin length_le_10[6]                                 0          1          -    ZERO                 
        bin length_le_10[7]                                 0          1          -    ZERO                 
        bin length_gt_10                                    0          1          -    ZERO                 
    Coverpoint prev_item_delay                         85.71%        100          -    Uncovered            
        covered/total bins:                                 6          7          -                      
        missing/total bins:                                 1          7          -                      
        % Hit:                                         85.71%        100          -                      
        bin back2back                                       0          1          -    ZERO                 
        bin length_le_5[0]                                 22          1          -    Covered              
        bin length_le_5[1]                                 73          1          -    Covered              
        bin length_le_5[2]                                102          1          -    Covered              
        bin length_le_5[3]                                154          1          -    Covered              
        bin length_le_5[4]                                190          1          -    Covered              
        bin length_gt_6                                  1373          1          -    Covered              
    Coverpoint trans_direction                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin direction_trans[APB_WRITE=>APB_WRITE]         408          1          -    Covered              
        bin direction_trans[APB_WRITE=>APB_READ]          480          1          -    Covered              
        bin direction_trans[APB_READ=>APB_WRITE]          478          1          -    Covered              
        bin direction_trans[APB_READ=>APB_READ]           545          1          -    Covered              
    Cross response_x_direction                        100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[APB_ERR],auto[APB_WRITE]>           491          1          -    Covered              
            bin <auto[APB_OKAY],auto[APB_WRITE]>          397          1          -    Covered              
            bin <auto[APB_ERR],auto[APB_READ]>            509          1          -    Covered              
            bin <auto[APB_OKAY],auto[APB_READ]>           517          1          -    Covered              
 TYPE /apb_pkg/apb_coverage/cover_reset               100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         6          1          -    Covered              
        bin auto[1]                                      1914          1          -    Covered              
 Covergroup instance uvm_test_top.my_algn_env.my_apb_agent.my_coverage_cover_reset 
                                                      100.00%        100          -    Covered              
    covered/total bins:                                     2          2          -                      
    missing/total bins:                                     0          2          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint access_ongoing                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                         6          1          -    Covered              
        bin auto[1]                                      1914          1          -    Covered              
 TYPE /env_pkg/algn_coverage/cover_split               67.75%        100          -    Uncovered            
    covered/total bins:                                    37        355          -                      
    missing/total bins:                                   318        355          -                      
    % Hit:                                             10.42%        100          -                      
    Coverpoint ctrl_offset                             75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    1052          1          -    Covered              
        bin values[1]                                     630          1          -    Covered              
        bin values[2]                                       0          1          -    ZERO                 
        bin values[3]                                     293          1          -    Covered              
    Coverpoint ctrl_size                               75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                    1298          1          -    Covered              
        bin values[2]                                     337          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
        bin values[4]                                     340          1          -    Covered              
    Coverpoint md_offset                               75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                     954          1          -    Covered              
        bin values[1]                                     403          1          -    Covered              
        bin values[2]                                     618          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
    Coverpoint md_size                                 75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                       0          1          -    ZERO                 
        bin values[2]                                     849          1          -    Covered              
        bin values[3]                                     403          1          -    Covered              
        bin values[4]                                     723          1          -    Covered              
    Coverpoint num_bytes_needed                       100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[1]                                    1645          1          -    Covered              
        bin values[2]                                     250          1          -    Covered              
        bin values[3]                                      80          1          -    Covered              
    Cross all                                           6.54%        100          -    Uncovered            
        covered/total bins:                                22        336          -                      
        missing/total bins:                               314        336          -                      
        % Hit:                                          6.54%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[3],values[1],values[1],values[3],values[1]> 
                                                           69          1          -    Covered              
            bin <values[3],values[1],values[2],values[2],values[1]> 
                                                          118          1          -    Covered              
            bin <values[3],values[1],values[0],values[4],values[1]> 
                                                           69          1          -    Covered              
            bin <values[3],values[1],values[0],values[2],values[1]> 
                                                           37          1          -    Covered              
            bin <values[1],values[1],values[1],values[3],values[1]> 
                                                          149          1          -    Covered              
            bin <values[1],values[1],values[2],values[2],values[1]> 
                                                          245          1          -    Covered              
            bin <values[1],values[1],values[0],values[4],values[1]> 
                                                          149          1          -    Covered              
            bin <values[1],values[1],values[0],values[2],values[1]> 
                                                           87          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[3]> 
                                                           80          1          -    Covered              
            bin <values[0],values[4],values[2],values[2],values[1]> 
                                                           52          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[2]> 
                                                           90          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[1]> 
                                                           80          1          -    Covered              
            bin <values[0],values[4],values[0],values[2],values[1]> 
                                                           38          1          -    Covered              
            bin <values[0],values[2],values[1],values[3],values[2]> 
                                                           90          1          -    Covered              
            bin <values[0],values[1],values[1],values[3],values[1]> 
                                                           95          1          -    Covered              
            bin <values[0],values[2],values[2],values[2],values[1]> 
                                                           55          1          -    Covered              
            bin <values[0],values[1],values[2],values[2],values[1]> 
                                                          148          1          -    Covered              
            bin <values[0],values[2],values[0],values[4],values[2]> 
                                                           70          1          -    Covered              
            bin <values[0],values[2],values[0],values[4],values[1]> 
                                                           90          1          -    Covered              
            bin <values[0],values[1],values[0],values[4],values[1]> 
                                                           95          1          -    Covered              
            bin <values[0],values[2],values[0],values[2],values[1]> 
                                                           32          1          -    Covered              
            bin <values[0],values[1],values[0],values[2],values[1]> 
                                                           37          1          -    Covered              
            bin <values[2],*,*,*,*>                         0          1         96    ZERO                 
            bin <*,*,values[3],*,*>                         0          1         84    ZERO                 
            bin <*,*,*,values[1],*>                         0          1         84    ZERO                 
            bin <values[3],*,*,*,values[3]>                 0          1         16    ZERO                 
            bin <values[1],*,*,*,values[3]>                 0          1         16    ZERO                 
            bin <values[3],*,*,*,values[2]>                 0          1         16    ZERO                 
            bin <values[1],*,*,*,values[2]>                 0          1         16    ZERO                 
            bin <*,values[4],values[1],*,*>                 0          1         12    ZERO                 
            bin <*,values[4],*,values[3],*>                 0          1         12    ZERO                 
            bin <*,values[2],*,*,values[3]>                 0          1         32    ZERO                 
            bin <*,values[1],*,*,values[3]>                 0          1         64    ZERO                 
            bin <*,values[1],*,*,values[2]>                 0          1         64    ZERO                 
            bin <*,*,values[2],values[3],*>                 0          1         21    ZERO                 
            bin <*,*,values[0],values[3],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],values[4],*>                 0          1         21    ZERO                 
            bin <*,*,values[2],values[4],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],values[2],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],*,values[3]>                 0          1         28    ZERO                 
            bin <*,*,values[2],*,values[3]>                 0          1         28    ZERO                 
            bin <*,*,values[2],*,values[2]>                 0          1         28    ZERO                 
            bin <*,*,*,values[3],values[3]>                 0          1         28    ZERO                 
            bin <*,*,*,values[2],values[3]>                 0          1         28    ZERO                 
            bin <*,*,*,values[2],values[2]>                 0          1         28    ZERO                 
            bin <*,values[2],values[1],*,values[1]> 
                                                            0          1          8    ZERO                 
            bin <*,values[2],*,values[3],values[1]> 
                                                            0          1          8    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin ignore_ctrl                          0                     -    ZERO                 
 Covergroup instance uvm_test_top.my_algn_env.my_algn_coverage_cover_split 
                                                       67.75%        100          -    Uncovered            
    covered/total bins:                                    37        355          -                      
    missing/total bins:                                   318        355          -                      
    % Hit:                                             10.42%        100          -                      
    Coverpoint ctrl_offset                             75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                    1052          1          -    Covered              
        bin values[1]                                     630          1          -    Covered              
        bin values[2]                                       0          1          -    ZERO                 
        bin values[3]                                     293          1          -    Covered              
    Coverpoint ctrl_size                               75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                    1298          1          -    Covered              
        bin values[2]                                     337          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
        bin values[4]                                     340          1          -    Covered              
    Coverpoint md_offset                               75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[0]                                     954          1          -    Covered              
        bin values[1]                                     403          1          -    Covered              
        bin values[2]                                     618          1          -    Covered              
        bin values[3]                                       0          1          -    ZERO                 
    Coverpoint md_size                                 75.00%        100          -    Uncovered            
        covered/total bins:                                 3          4          -                      
        missing/total bins:                                 1          4          -                      
        % Hit:                                         75.00%        100          -                      
        bin values[1]                                       0          1          -    ZERO                 
        bin values[2]                                     849          1          -    Covered              
        bin values[3]                                     403          1          -    Covered              
        bin values[4]                                     723          1          -    Covered              
    Coverpoint num_bytes_needed                       100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin values[1]                                    1645          1          -    Covered              
        bin values[2]                                     250          1          -    Covered              
        bin values[3]                                      80          1          -    Covered              
    Cross all                                           6.54%        100          -    Uncovered            
        covered/total bins:                                22        336          -                      
        missing/total bins:                               314        336          -                      
        % Hit:                                          6.54%        100          -                      
        Auto, Default and User Defined Bins:
            bin <values[3],values[1],values[1],values[3],values[1]> 
                                                           69          1          -    Covered              
            bin <values[3],values[1],values[2],values[2],values[1]> 
                                                          118          1          -    Covered              
            bin <values[3],values[1],values[0],values[4],values[1]> 
                                                           69          1          -    Covered              
            bin <values[3],values[1],values[0],values[2],values[1]> 
                                                           37          1          -    Covered              
            bin <values[1],values[1],values[1],values[3],values[1]> 
                                                          149          1          -    Covered              
            bin <values[1],values[1],values[2],values[2],values[1]> 
                                                          245          1          -    Covered              
            bin <values[1],values[1],values[0],values[4],values[1]> 
                                                          149          1          -    Covered              
            bin <values[1],values[1],values[0],values[2],values[1]> 
                                                           87          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[3]> 
                                                           80          1          -    Covered              
            bin <values[0],values[4],values[2],values[2],values[1]> 
                                                           52          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[2]> 
                                                           90          1          -    Covered              
            bin <values[0],values[4],values[0],values[4],values[1]> 
                                                           80          1          -    Covered              
            bin <values[0],values[4],values[0],values[2],values[1]> 
                                                           38          1          -    Covered              
            bin <values[0],values[2],values[1],values[3],values[2]> 
                                                           90          1          -    Covered              
            bin <values[0],values[1],values[1],values[3],values[1]> 
                                                           95          1          -    Covered              
            bin <values[0],values[2],values[2],values[2],values[1]> 
                                                           55          1          -    Covered              
            bin <values[0],values[1],values[2],values[2],values[1]> 
                                                          148          1          -    Covered              
            bin <values[0],values[2],values[0],values[4],values[2]> 
                                                           70          1          -    Covered              
            bin <values[0],values[2],values[0],values[4],values[1]> 
                                                           90          1          -    Covered              
            bin <values[0],values[1],values[0],values[4],values[1]> 
                                                           95          1          -    Covered              
            bin <values[0],values[2],values[0],values[2],values[1]> 
                                                           32          1          -    Covered              
            bin <values[0],values[1],values[0],values[2],values[1]> 
                                                           37          1          -    Covered              
            bin <values[2],*,*,*,*>                         0          1         96    ZERO                 
            bin <*,*,values[3],*,*>                         0          1         84    ZERO                 
            bin <*,*,*,values[1],*>                         0          1         84    ZERO                 
            bin <values[3],*,*,*,values[3]>                 0          1         16    ZERO                 
            bin <values[1],*,*,*,values[3]>                 0          1         16    ZERO                 
            bin <values[3],*,*,*,values[2]>                 0          1         16    ZERO                 
            bin <values[1],*,*,*,values[2]>                 0          1         16    ZERO                 
            bin <*,values[4],values[1],*,*>                 0          1         12    ZERO                 
            bin <*,values[4],*,values[3],*>                 0          1         12    ZERO                 
            bin <*,values[2],*,*,values[3]>                 0          1         32    ZERO                 
            bin <*,values[1],*,*,values[3]>                 0          1         64    ZERO                 
            bin <*,values[1],*,*,values[2]>                 0          1         64    ZERO                 
            bin <*,*,values[2],values[3],*>                 0          1         21    ZERO                 
            bin <*,*,values[0],values[3],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],values[4],*>                 0          1         21    ZERO                 
            bin <*,*,values[2],values[4],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],values[2],*>                 0          1         21    ZERO                 
            bin <*,*,values[1],*,values[3]>                 0          1         28    ZERO                 
            bin <*,*,values[2],*,values[3]>                 0          1         28    ZERO                 
            bin <*,*,values[2],*,values[2]>                 0          1         28    ZERO                 
            bin <*,*,*,values[3],values[3]>                 0          1         28    ZERO                 
            bin <*,*,*,values[2],values[3]>                 0          1         28    ZERO                 
            bin <*,*,*,values[2],values[2]>                 0          1         28    ZERO                 
            bin <*,values[2],values[1],*,values[1]> 
                                                            0          1          8    ZERO                 
            bin <*,values[2],*,values[3],values[1]> 
                                                            0          1          8    ZERO                 
        Illegal and Ignore Bins:
            ignore_bin ignore_ctrl                          0                     -    ZERO                 

TOTAL COVERGROUP COVERAGE: 91.72%  COVERGROUP TYPES: 7

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/TB/my_apb_if/PENABLE_AT_SETUP_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(90)
                                                        0          3
/TB/my_apb_if/PENABLE_ENTERING_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(98)
                                                        0          3
/TB/my_apb_if/PENABLE_EXITING_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(106)
                                                        0          3
/TB/my_apb_if/PENABLE_STABLE_AT_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(114)
                                                        0          3
/TB/my_apb_if/PWRITE_STABLE_AT_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(122)
                                                        0          3
/TB/my_apb_if/PADDR_STABLE_AT_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(130)
                                                        0          3
/TB/my_apb_if/PWDATA_STABLE_AT_ACCESS_PHASE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(138)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PSEL_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(150)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PENABLE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(157)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PWRITE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(164)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PADDR_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(171)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PWDATA_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(178)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PRDATA_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(186)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PREADY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(193)
                                                        0          3
/TB/my_apb_if/UNKNOWN_VALUE_PSLVERR_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/apb_if.sv(200)
                                                        0          3
/TB/my_md_tx_if/#ublk#7579126#83/immed__84
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(84)
                                                        0          3
/TB/my_md_tx_if/#ublk#7579126#89/immed__90
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(90)
                                                        0          3
/TB/my_md_tx_if/VALID_HIGH_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(101)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_DATA_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(109)
                                                        0          1
/TB/my_md_tx_if/STABLE_DATA_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(117)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_OFFSET_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(125)
                                                        0          1
/TB/my_md_tx_if/STABLE_OFFSET_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(133)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_SIZE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(141)
                                                        0          1
/TB/my_md_tx_if/STABLE_SIZE_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(149)
                                                        0          1
/TB/my_md_tx_if/SIZE_EQ_0_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(157)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_ERR_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(165)
                                                        0          1
/TB/my_md_tx_if/ERR_HIGH_AT_VALID_AND_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(173)
                                                        0          1
/TB/my_md_tx_if/UNKNOWN_VALUE_VALID_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(181)
                                                        0          3
/TB/my_md_tx_if/UNKNOWN_VALUE_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(189)
                                                        0          1
/TB/my_md_tx_if/SIZE_PLUS_OFFSET_GT_DATA_WIDTH_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(197)
                                                        0          1
/TB/my_md_rx_if/#ublk#7579126#83/immed__84
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(84)
                                                        0          3
/TB/my_md_rx_if/#ublk#7579126#89/immed__90
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(90)
                                                        0          3
/TB/my_md_rx_if/VALID_HIGH_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(101)
                                                        0          0
/TB/my_md_rx_if/UNKNOWN_VALUE_DATA_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(109)
                                                        0          2
/TB/my_md_rx_if/STABLE_DATA_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(117)
                                                        0          0
/TB/my_md_rx_if/UNKNOWN_VALUE_OFFSET_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(125)
                                                        0          2
/TB/my_md_rx_if/STABLE_OFFSET_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(133)
                                                        0          0
/TB/my_md_rx_if/UNKNOWN_VALUE_SIZE_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(141)
                                                        0          2
/TB/my_md_rx_if/STABLE_SIZE_UNTIL_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(149)
                                                        0          0
/TB/my_md_rx_if/SIZE_EQ_0_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(157)
                                                        0          2
/TB/my_md_rx_if/UNKNOWN_VALUE_ERR_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(165)
                                                        0          2
/TB/my_md_rx_if/ERR_HIGH_AT_VALID_AND_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(173)
                                                        0          2
/TB/my_md_rx_if/UNKNOWN_VALUE_VALID_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(181)
                                                        0          3
/TB/my_md_rx_if/UNKNOWN_VALUE_READY_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(189)
                                                        0          2
/TB/my_md_rx_if/SIZE_PLUS_OFFSET_GT_DATA_WIDTH_A
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/TB/Interfaces/md_if.sv(197)
                                                        0          2
/TB/DUT/core/#ublk#167905109#187/immed__196
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_aligner_core.v(196)
                                                        0          3
/TB/DUT/core/#ublk#167905109#187/immed__192
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_aligner_core.v(192)
                                                        0          3
/TB/DUT/core/#ublk#167905109#187/immed__188
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_aligner_core.v(188)
                                                        0          3
/TB/DUT/core/rx_fifo/#ublk#72574239#54/immed__59
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_synch_fifo.v(59)
                                                        0          3
/TB/DUT/core/rx_fifo/#ublk#72574239#54/immed__55
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_synch_fifo.v(55)
                                                        0          3
/TB/DUT/core/tx_fifo/#ublk#72574239#54/immed__59
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_synch_fifo.v(59)
                                                        0          3
/TB/DUT/core/tx_fifo/#ublk#72574239#54/immed__55
                     E:/K.O/Self-learning/CFS_Aligner/UVM_Environment/5th/aligner/Design/cfs_synch_fifo.v(55)
                                                        0          3
/uvm_pkg/uvm_component_name_check_visitor/visit/immed__262
                     C:/questasim64_2021.1/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(262)
                                                        0          3

Total Coverage By Instance (filtered view): 92.08%

