// Seed: 2732321293
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    input wor id_10,
    output wire module_0,
    input supply0 id_12,
    output tri0 id_13,
    input wire id_14,
    output tri id_15,
    input wire id_16,
    input tri id_17
    , id_26,
    input supply0 id_18,
    output wor id_19,
    input wor id_20,
    input supply1 id_21,
    output tri1 id_22,
    output uwire id_23,
    input wor id_24
);
  logic id_27;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply0 id_6
);
  wire id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_6,
      id_6,
      id_5,
      id_6,
      id_3,
      id_3,
      id_0,
      id_4,
      id_5,
      id_1,
      id_2,
      id_4,
      id_0,
      id_3,
      id_3,
      id_4,
      id_0,
      id_3,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_11 = 0;
endmodule
