{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 12:33:09 2018 " "Info: Processing started: Tue Feb 20 12:33:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Practica1 -c Practica1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Practica1 -c Practica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Practica1.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica1 Arquitectura/Practica1.bdf" { { 104 -16 152 120 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "74193:inst\|21 " "Info: Detected gated clock \"74193:inst\|21\" as buffer" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74193:inst\|21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74193:inst\|51 " "Info: Detected gated clock \"74193:inst\|51\" as buffer" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 600 384 448 640 "51" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74193:inst\|51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74193:inst\|24 " "Info: Detected ripple clock \"74193:inst\|24\" as buffer" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74193:inst\|24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74193:inst\|5 " "Info: Detected gated clock \"74193:inst\|5\" as buffer" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 360 384 448 400 "5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74193:inst\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74193:inst\|25 " "Info: Detected ripple clock \"74193:inst\|25\" as buffer" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74193:inst\|25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74193:inst\|26 " "Info: Detected ripple clock \"74193:inst\|26\" as buffer" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74193:inst\|26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register 74193:inst\|23 register 74193:inst\|23 118.09 MHz 8.468 ns Internal " "Info: Clock \"clk\" has Internal fmax of 118.09 MHz between source register \"74193:inst\|23\" and destination register \"74193:inst\|23\" (period= 8.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.927 ns + Longest register register " "Info: + Longest register to register delay is 0.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74193:inst\|23 1 REG LC_X17_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.369 ns) 0.927 ns 74193:inst\|23 2 REG LC_X17_Y13_N1 2 " "Info: 2: + IC(0.558 ns) + CELL(0.369 ns) = 0.927 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { 74193:inst|23 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.81 % ) " "Info: Total cell delay = 0.369 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.558 ns ( 60.19 % ) " "Info: Total interconnect delay = 0.558 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { 74193:inst|23 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.927 ns" { 74193:inst|23 {} 74193:inst|23 {} } { 0.000ns 0.558ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.098 ns - Smallest " "Info: - Smallest clock skew is -7.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.392 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns clk 1 CLK PIN_E14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E14; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Practica1.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica1 Arquitectura/Practica1.bdf" { { 104 -16 152 120 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.125 ns) 2.106 ns 74193:inst\|21 2 COMB LC_X17_Y13_N8 1 " "Info: 2: + IC(1.273 ns) + CELL(0.125 ns) = 2.106 ns; Loc. = LC_X17_Y13_N8; Fanout = 1; COMB Node = '74193:inst\|21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk 74193:inst|21 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.574 ns) 3.392 ns 74193:inst\|23 3 REG LC_X17_Y13_N1 2 " "Info: 3: + IC(0.712 ns) + CELL(0.574 ns) = 3.392 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 41.48 % ) " "Info: Total cell delay = 1.407 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.985 ns ( 58.52 % ) " "Info: Total interconnect delay = 1.985 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { clk 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.392 ns" { clk {} clk~combout {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.273ns 0.712ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.490 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns clk 1 CLK PIN_E14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E14; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Practica1.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica1 Arquitectura/Practica1.bdf" { { 104 -16 152 120 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.809 ns) 2.771 ns 74193:inst\|26 2 REG LC_X17_Y13_N6 5 " "Info: 2: + IC(1.254 ns) + CELL(0.809 ns) = 2.771 ns; Loc. = LC_X17_Y13_N6; Fanout = 5; REG Node = '74193:inst\|26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { clk 74193:inst|26 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.319 ns) 3.718 ns 74193:inst\|5 3 COMB LC_X17_Y13_N4 1 " "Info: 3: + IC(0.628 ns) + CELL(0.319 ns) = 3.718 ns; Loc. = LC_X17_Y13_N4; Fanout = 1; COMB Node = '74193:inst\|5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 74193:inst|26 74193:inst|5 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 360 384 448 400 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.809 ns) 5.195 ns 74193:inst\|25 4 REG LC_X16_Y13_N9 4 " "Info: 4: + IC(0.668 ns) + CELL(0.809 ns) = 5.195 ns; Loc. = LC_X16_Y13_N9; Fanout = 4; REG Node = '74193:inst\|25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { 74193:inst|5 74193:inst|25 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.571 ns) 6.554 ns 74193:inst\|51 5 COMB LC_X17_Y13_N5 1 " "Info: 5: + IC(0.788 ns) + CELL(0.571 ns) = 6.554 ns; Loc. = LC_X17_Y13_N5; Fanout = 1; COMB Node = '74193:inst\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { 74193:inst|25 74193:inst|51 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 600 384 448 640 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.809 ns) 8.031 ns 74193:inst\|24 6 REG LC_X18_Y13_N2 3 " "Info: 6: + IC(0.668 ns) + CELL(0.809 ns) = 8.031 ns; Loc. = LC_X18_Y13_N2; Fanout = 3; REG Node = '74193:inst\|24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { 74193:inst|51 74193:inst|24 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.319 ns) 9.204 ns 74193:inst\|21 7 COMB LC_X17_Y13_N8 1 " "Info: 7: + IC(0.854 ns) + CELL(0.319 ns) = 9.204 ns; Loc. = LC_X17_Y13_N8; Fanout = 1; COMB Node = '74193:inst\|21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { 74193:inst|24 74193:inst|21 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.574 ns) 10.490 ns 74193:inst\|23 8 REG LC_X17_Y13_N1 2 " "Info: 8: + IC(0.712 ns) + CELL(0.574 ns) = 10.490 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.918 ns ( 46.88 % ) " "Info: Total cell delay = 4.918 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 53.12 % ) " "Info: Total interconnect delay = 5.572 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.490 ns" { clk 74193:inst|26 74193:inst|5 74193:inst|25 74193:inst|51 74193:inst|24 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.490 ns" { clk {} clk~combout {} 74193:inst|26 {} 74193:inst|5 {} 74193:inst|25 {} 74193:inst|51 {} 74193:inst|24 {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.254ns 0.628ns 0.668ns 0.788ns 0.668ns 0.854ns 0.712ns } { 0.000ns 0.708ns 0.809ns 0.319ns 0.809ns 0.571ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { clk 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.392 ns" { clk {} clk~combout {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.273ns 0.712ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.490 ns" { clk 74193:inst|26 74193:inst|5 74193:inst|25 74193:inst|51 74193:inst|24 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.490 ns" { clk {} clk~combout {} 74193:inst|26 {} 74193:inst|5 {} 74193:inst|25 {} 74193:inst|51 {} 74193:inst|24 {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.254ns 0.628ns 0.668ns 0.788ns 0.668ns 0.854ns 0.712ns } { 0.000ns 0.708ns 0.809ns 0.319ns 0.809ns 0.571ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { 74193:inst|23 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.927 ns" { 74193:inst|23 {} 74193:inst|23 {} } { 0.000ns 0.558ns } { 0.000ns 0.369ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { clk 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.392 ns" { clk {} clk~combout {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.273ns 0.712ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.490 ns" { clk 74193:inst|26 74193:inst|5 74193:inst|25 74193:inst|51 74193:inst|24 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.490 ns" { clk {} clk~combout {} 74193:inst|26 {} 74193:inst|5 {} 74193:inst|25 {} 74193:inst|51 {} 74193:inst|24 {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.254ns 0.628ns 0.668ns 0.788ns 0.668ns 0.854ns 0.712ns } { 0.000ns 0.708ns 0.809ns 0.319ns 0.809ns 0.571ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74193:inst\|23 74193:inst\|23 clk 6.074 ns " "Info: Found hold time violation between source  pin or register \"74193:inst\|23\" and destination pin or register \"74193:inst\|23\" for clock \"clk\" (Hold time is 6.074 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.098 ns + Largest " "Info: + Largest clock skew is 7.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns clk 1 CLK PIN_E14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E14; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Practica1.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica1 Arquitectura/Practica1.bdf" { { 104 -16 152 120 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.809 ns) 2.771 ns 74193:inst\|26 2 REG LC_X17_Y13_N6 5 " "Info: 2: + IC(1.254 ns) + CELL(0.809 ns) = 2.771 ns; Loc. = LC_X17_Y13_N6; Fanout = 5; REG Node = '74193:inst\|26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { clk 74193:inst|26 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.319 ns) 3.718 ns 74193:inst\|5 3 COMB LC_X17_Y13_N4 1 " "Info: 3: + IC(0.628 ns) + CELL(0.319 ns) = 3.718 ns; Loc. = LC_X17_Y13_N4; Fanout = 1; COMB Node = '74193:inst\|5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 74193:inst|26 74193:inst|5 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 360 384 448 400 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.809 ns) 5.195 ns 74193:inst\|25 4 REG LC_X16_Y13_N9 4 " "Info: 4: + IC(0.668 ns) + CELL(0.809 ns) = 5.195 ns; Loc. = LC_X16_Y13_N9; Fanout = 4; REG Node = '74193:inst\|25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { 74193:inst|5 74193:inst|25 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.571 ns) 6.554 ns 74193:inst\|51 5 COMB LC_X17_Y13_N5 1 " "Info: 5: + IC(0.788 ns) + CELL(0.571 ns) = 6.554 ns; Loc. = LC_X17_Y13_N5; Fanout = 1; COMB Node = '74193:inst\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { 74193:inst|25 74193:inst|51 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 600 384 448 640 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.809 ns) 8.031 ns 74193:inst\|24 6 REG LC_X18_Y13_N2 3 " "Info: 6: + IC(0.668 ns) + CELL(0.809 ns) = 8.031 ns; Loc. = LC_X18_Y13_N2; Fanout = 3; REG Node = '74193:inst\|24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { 74193:inst|51 74193:inst|24 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.319 ns) 9.204 ns 74193:inst\|21 7 COMB LC_X17_Y13_N8 1 " "Info: 7: + IC(0.854 ns) + CELL(0.319 ns) = 9.204 ns; Loc. = LC_X17_Y13_N8; Fanout = 1; COMB Node = '74193:inst\|21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { 74193:inst|24 74193:inst|21 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.574 ns) 10.490 ns 74193:inst\|23 8 REG LC_X17_Y13_N1 2 " "Info: 8: + IC(0.712 ns) + CELL(0.574 ns) = 10.490 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.918 ns ( 46.88 % ) " "Info: Total cell delay = 4.918 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 53.12 % ) " "Info: Total interconnect delay = 5.572 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.490 ns" { clk 74193:inst|26 74193:inst|5 74193:inst|25 74193:inst|51 74193:inst|24 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.490 ns" { clk {} clk~combout {} 74193:inst|26 {} 74193:inst|5 {} 74193:inst|25 {} 74193:inst|51 {} 74193:inst|24 {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.254ns 0.628ns 0.668ns 0.788ns 0.668ns 0.854ns 0.712ns } { 0.000ns 0.708ns 0.809ns 0.319ns 0.809ns 0.571ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.392 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns clk 1 CLK PIN_E14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E14; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Practica1.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica1 Arquitectura/Practica1.bdf" { { 104 -16 152 120 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.125 ns) 2.106 ns 74193:inst\|21 2 COMB LC_X17_Y13_N8 1 " "Info: 2: + IC(1.273 ns) + CELL(0.125 ns) = 2.106 ns; Loc. = LC_X17_Y13_N8; Fanout = 1; COMB Node = '74193:inst\|21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk 74193:inst|21 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.574 ns) 3.392 ns 74193:inst\|23 3 REG LC_X17_Y13_N1 2 " "Info: 3: + IC(0.712 ns) + CELL(0.574 ns) = 3.392 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 41.48 % ) " "Info: Total cell delay = 1.407 ns ( 41.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.985 ns ( 58.52 % ) " "Info: Total interconnect delay = 1.985 ns ( 58.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { clk 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.392 ns" { clk {} clk~combout {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.273ns 0.712ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.490 ns" { clk 74193:inst|26 74193:inst|5 74193:inst|25 74193:inst|51 74193:inst|24 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.490 ns" { clk {} clk~combout {} 74193:inst|26 {} 74193:inst|5 {} 74193:inst|25 {} 74193:inst|51 {} 74193:inst|24 {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.254ns 0.628ns 0.668ns 0.788ns 0.668ns 0.854ns 0.712ns } { 0.000ns 0.708ns 0.809ns 0.319ns 0.809ns 0.571ns 0.809ns 0.319ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { clk 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.392 ns" { clk {} clk~combout {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.273ns 0.712ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.927 ns - Shortest register register " "Info: - Shortest register to register delay is 0.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74193:inst\|23 1 REG LC_X17_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.369 ns) 0.927 ns 74193:inst\|23 2 REG LC_X17_Y13_N1 2 " "Info: 2: + IC(0.558 ns) + CELL(0.369 ns) = 0.927 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { 74193:inst|23 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 39.81 % ) " "Info: Total cell delay = 0.369 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.558 ns ( 60.19 % ) " "Info: Total interconnect delay = 0.558 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { 74193:inst|23 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.927 ns" { 74193:inst|23 {} 74193:inst|23 {} } { 0.000ns 0.558ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.490 ns" { clk 74193:inst|26 74193:inst|5 74193:inst|25 74193:inst|51 74193:inst|24 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.490 ns" { clk {} clk~combout {} 74193:inst|26 {} 74193:inst|5 {} 74193:inst|25 {} 74193:inst|51 {} 74193:inst|24 {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.254ns 0.628ns 0.668ns 0.788ns 0.668ns 0.854ns 0.712ns } { 0.000ns 0.708ns 0.809ns 0.319ns 0.809ns 0.571ns 0.809ns 0.319ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.392 ns" { clk 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.392 ns" { clk {} clk~combout {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.273ns 0.712ns } { 0.000ns 0.708ns 0.125ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.927 ns" { 74193:inst|23 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.927 ns" { 74193:inst|23 {} 74193:inst|23 {} } { 0.000ns 0.558ns } { 0.000ns 0.369ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk D 74193:inst\|23 14.833 ns register " "Info: tco from clock \"clk\" to destination pin \"D\" through register \"74193:inst\|23\" is 14.833 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns clk 1 CLK PIN_E14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_E14; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Practica1.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica1 Arquitectura/Practica1.bdf" { { 104 -16 152 120 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.809 ns) 2.771 ns 74193:inst\|26 2 REG LC_X17_Y13_N6 5 " "Info: 2: + IC(1.254 ns) + CELL(0.809 ns) = 2.771 ns; Loc. = LC_X17_Y13_N6; Fanout = 5; REG Node = '74193:inst\|26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.063 ns" { clk 74193:inst|26 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.319 ns) 3.718 ns 74193:inst\|5 3 COMB LC_X17_Y13_N4 1 " "Info: 3: + IC(0.628 ns) + CELL(0.319 ns) = 3.718 ns; Loc. = LC_X17_Y13_N4; Fanout = 1; COMB Node = '74193:inst\|5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { 74193:inst|26 74193:inst|5 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 360 384 448 400 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.809 ns) 5.195 ns 74193:inst\|25 4 REG LC_X16_Y13_N9 4 " "Info: 4: + IC(0.668 ns) + CELL(0.809 ns) = 5.195 ns; Loc. = LC_X16_Y13_N9; Fanout = 4; REG Node = '74193:inst\|25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { 74193:inst|5 74193:inst|25 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.571 ns) 6.554 ns 74193:inst\|51 5 COMB LC_X17_Y13_N5 1 " "Info: 5: + IC(0.788 ns) + CELL(0.571 ns) = 6.554 ns; Loc. = LC_X17_Y13_N5; Fanout = 1; COMB Node = '74193:inst\|51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { 74193:inst|25 74193:inst|51 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 600 384 448 640 "51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.809 ns) 8.031 ns 74193:inst\|24 6 REG LC_X18_Y13_N2 3 " "Info: 6: + IC(0.668 ns) + CELL(0.809 ns) = 8.031 ns; Loc. = LC_X18_Y13_N2; Fanout = 3; REG Node = '74193:inst\|24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { 74193:inst|51 74193:inst|24 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.319 ns) 9.204 ns 74193:inst\|21 7 COMB LC_X17_Y13_N8 1 " "Info: 7: + IC(0.854 ns) + CELL(0.319 ns) = 9.204 ns; Loc. = LC_X17_Y13_N8; Fanout = 1; COMB Node = '74193:inst\|21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { 74193:inst|24 74193:inst|21 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 840 384 448 912 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.574 ns) 10.490 ns 74193:inst\|23 8 REG LC_X17_Y13_N1 2 " "Info: 8: + IC(0.712 ns) + CELL(0.574 ns) = 10.490 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.918 ns ( 46.88 % ) " "Info: Total cell delay = 4.918 ns ( 46.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 53.12 % ) " "Info: Total interconnect delay = 5.572 ns ( 53.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.490 ns" { clk 74193:inst|26 74193:inst|5 74193:inst|25 74193:inst|51 74193:inst|24 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.490 ns" { clk {} clk~combout {} 74193:inst|26 {} 74193:inst|5 {} 74193:inst|25 {} 74193:inst|51 {} 74193:inst|24 {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.254ns 0.628ns 0.668ns 0.788ns 0.668ns 0.854ns 0.712ns } { 0.000ns 0.708ns 0.809ns 0.319ns 0.809ns 0.571ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.108 ns + Longest register pin " "Info: + Longest register to pin delay is 4.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74193:inst\|23 1 REG LC_X17_Y13_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y13_N1; Fanout = 2; REG Node = '74193:inst\|23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74193:inst|23 } "NODE_NAME" } } { "74193.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(1.454 ns) 4.108 ns D 2 PIN PIN_T17 0 " "Info: 2: + IC(2.654 ns) + CELL(1.454 ns) = 4.108 ns; Loc. = PIN_T17; Fanout = 0; PIN Node = 'D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { 74193:inst|23 D } "NODE_NAME" } } { "Practica1.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica1 Arquitectura/Practica1.bdf" { { 216 552 728 232 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 35.39 % ) " "Info: Total cell delay = 1.454 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.654 ns ( 64.61 % ) " "Info: Total interconnect delay = 2.654 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { 74193:inst|23 D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { 74193:inst|23 {} D {} } { 0.000ns 2.654ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.490 ns" { clk 74193:inst|26 74193:inst|5 74193:inst|25 74193:inst|51 74193:inst|24 74193:inst|21 74193:inst|23 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.490 ns" { clk {} clk~combout {} 74193:inst|26 {} 74193:inst|5 {} 74193:inst|25 {} 74193:inst|51 {} 74193:inst|24 {} 74193:inst|21 {} 74193:inst|23 {} } { 0.000ns 0.000ns 1.254ns 0.628ns 0.668ns 0.788ns 0.668ns 0.854ns 0.712ns } { 0.000ns 0.708ns 0.809ns 0.319ns 0.809ns 0.571ns 0.809ns 0.319ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.108 ns" { 74193:inst|23 D } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.108 ns" { 74193:inst|23 {} D {} } { 0.000ns 2.654ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 12:33:09 2018 " "Info: Processing ended: Tue Feb 20 12:33:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
