Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jan 29 22:05:41 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_smiley_top_control_sets_placed.rpt
| Design       : VGA_smiley_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|     10 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------+---------------------------+------------------+----------------+
|        Clock Signal       |  Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+----------------+---------------------------+------------------+----------------+
|  clk25hertz/inst/clk_out1 |                |                           |                4 |              4 |
|  clk25hertz/inst/clk_out1 |                | vd0/r_hcounter[9]_i_1_n_0 |                3 |             10 |
|  clk25hertz/inst/clk_out1 | vd0/r_vcounter | vd0/r_vcounter[9]_i_1_n_0 |                5 |             10 |
|  clk25hertz/inst/clk_out1 |                | vs0/clear                 |                7 |             27 |
+---------------------------+----------------+---------------------------+------------------+----------------+


