{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.631829",
   "Default View_TopLeft":"393,87",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 1 -x 180 -y 110 -defaultsOSRD -top
preplace port FIXED_IO -pg 1 -lvl 1 -x 280 -y 110 -defaultsOSRD -top
preplace port PHpix_MOSI_o -pg 1 -lvl 7 -x 2550 -y 960 -defaultsOSRD
preplace port PHpix_MISO_i -pg 1 -lvl 7 -x 2550 -y 1080 -defaultsOSRD -right
preplace port PHpix_SCK_o -pg 1 -lvl 7 -x 2550 -y 990 -defaultsOSRD
preplace port PHpix_CSn_o -pg 1 -lvl 7 -x 2550 -y 1010 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 7 -x 2550 -y 1050 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x 190 -y 270 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 600 -y 600 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 2 -x 600 -y 360 -defaultsOSRD
preplace inst axi_bram_ctrl_cfg -pg 1 -lvl 3 -x 960 -y 480 -defaultsOSRD
preplace inst axi_bram_ctrl_dat -pg 1 -lvl 3 -x 960 -y 620 -defaultsOSRD -resize 240 116
preplace inst axi_bram_ctrl_ctl -pg 1 -lvl 3 -x 960 -y 760 -defaultsOSRD -resize 240 116
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 2370 -y 1030 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 5 -x 1810 -y 550 -defaultsOSRD -resize 210 262
preplace inst decoder_0 -pg 1 -lvl 5 -x 1810 -y 880 -defaultsOSRD
preplace inst controller_0 -pg 1 -lvl 4 -x 1330 -y 780 -defaultsOSRD
preplace netloc ACLK_1 1 0 3 -20 400 410 260 790
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 N 340
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 2 420 250 800
preplace netloc controller_0_cs_o 1 4 3 1580 730 N 730 2530
preplace netloc controller_0_sck_o 1 4 3 1590 750 N 750 2520
preplace netloc controller_0_leds_o 1 4 3 1620 740 N 740 2500
preplace netloc controller_0_cfgmem_addr_o 1 4 1 1550 500n
preplace netloc controller_0_cfgmem_clk_o 1 4 1 1530 520n
preplace netloc controller_0_cfgmem_data_o 1 4 1 1540 550n
preplace netloc blk_mem_gen_1_doutb 1 3 2 1110 560 1610
preplace netloc controller_0_cfgmem_ena_o 1 4 1 1610 600n
preplace netloc controller_0_cfgmem_rst_o 1 4 1 1580 620n
preplace netloc controller_0_cfgmem_wea_o 1 4 1 1620 640n
preplace netloc controller_0_mosi_o 1 4 3 1600 770 NJ 770 2510
preplace netloc PHpix_MISO_i_1 1 3 4 1110 1160 NJ 1160 NJ 1160 2510
preplace netloc controller_0_datmem_convert_o 1 4 1 1610 830n
preplace netloc decoder_0_clk_o 1 5 1 2010 840n
preplace netloc decoder_0_data_o 1 5 1 1980 860n
preplace netloc decoder_0_addr_o 1 5 1 2000 880n
preplace netloc decoder_0_ena_o 1 5 1 1970 900n
preplace netloc decoder_0_wea_o 1 5 1 1960 920n
preplace netloc controller_0_datmem_clk_o 1 4 1 1570 740n
preplace netloc controller_0_datmem_rst_o 1 4 2 NJ 760 1990
preplace netloc controller_0_datmem_data_o 1 4 1 1560 780n
preplace netloc controller_0_datmem_ena_o 1 4 1 1550 800n
preplace netloc controller_0_datmem_wea_o 1 4 1 1530 820n
preplace netloc controller_0_datmem_addr_o 1 4 1 1540 840n
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 810 460n
preplace netloc processing_system7_0_DDR 1 1 1 400 130n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 2 NJ 480 1540
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 600
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 780 620n
preplace netloc axi_bram_ctrl_ctl_BRAM_PORTA 1 3 1 1100 750n
preplace netloc processing_system7_0_FIXED_IO 1 1 1 420 120n
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 400 240n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 3 1100J 470 1530 400 2020
levelinfo -pg 1 -40 190 600 960 1330 1810 2370 2550
pagesize -pg 1 -db -bbox -sgen -40 0 2700 1230
"
}
{
   "da_axi4_cnt":"11",
   "da_board_cnt":"3",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"1"
}
