read -sv run_verilog_mid/adder_32b_10_92_61dffe8c7ca0fa90713145d182c87779.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_92_61dffe8c7ca0fa90713145d182c87779_yosys.v
