5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.vcd) 2 -o (null_stmt1.cdd) 2 -v (null_stmt1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 null_stmt1.v 11 32 1 
2 1 15 15 15 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 13 1070004 1 0 0 0 1 17 0 1 0 0 1 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 null_stmt1.v 15 21 1 
2 2 16 16 16 50008 1 0 21008 0 0 1 16 1 0
2 3 16 16 16 10001 0 1 1410 0 0 1 1 a
2 4 16 16 16 10008 1 37 1a 2 3
2 5 17 17 17 50005 1 1 1018 0 0 1 1 a
2 6 17 17 17 10007 1 39 2a 5 0
2 7 19 19 19 20002 1 0 1008 0 0 32 48 5 0
2 8 19 19 19 10002 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
2 9 20 20 20 50008 1 0 21004 0 0 1 16 0 0
2 10 20 20 20 10001 0 1 1410 0 0 1 1 a
2 11 20 20 20 10008 1 37 16 9 10
4 4 11 6 6 4
4 6 0 8 8 4
4 8 0 11 0 4
4 11 0 0 0 4
3 1 main.u$1 "main.u$1" 0 null_stmt1.v 23 30 1 
