xst -intstyle ise -ifn "E:/Verilog programs/lab_end_term/lab_end_term.xst" -ofn "E:/Verilog programs/lab_end_term/lab_end_term.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx4-tqg144-3 "lab_end_term.ngc" lab_end_term.ngd  
map -intstyle ise -p xc6slx4-tqg144-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o lab_end_term_map.ncd lab_end_term.ngd lab_end_term.pcf 
par -w -intstyle ise -ol high -mt off lab_end_term_map.ncd lab_end_term.ncd lab_end_term.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml lab_end_term.twx lab_end_term.ncd -o lab_end_term.twr lab_end_term.pcf 
