{"vcs1":{"timestamp_begin":1733944707.239108360, "rt":13.33, "ut":7.05, "st":1.13}}
{"vcselab":{"timestamp_begin":1733944720.641177179, "rt":2.70, "ut":1.79, "st":0.14}}
{"link":{"timestamp_begin":1733944723.395313049, "rt":1.79, "ut":0.44, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733944706.458673397}
{"VCS_COMP_START_TIME": 1733944706.458673397}
{"VCS_COMP_END_TIME": 1733944728.178656730}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -nc -xprop=tmerge -lca -debug_access+all+reverse +define+ -timescale=1ns/1ps src/headers.svh test/fft_N_rad2_pow_tb.sv syn/fft_N_rad2.mapped.v /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v +define+SYNTH_TEST +sdfverbose +neg_tchk -o syn_simv -R"}
{"vcs1": {"peak_mem": 558352}}
{"vcselab": {"peak_mem": 313324}}
