// Seed: 559168559
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wire id_6,
    input wire id_7,
    output tri0 id_8,
    input supply1 id_9
);
  wire id_11;
  wire id_12;
endmodule
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire module_1,
    input supply1 id_7,
    input tri id_8,
    output supply1 id_9
);
  assign id_5 = id_6 != id_4 - 1;
  module_0(
      id_5, id_9, id_5, id_9, id_3, id_5, id_5, id_1, id_5, id_2
  );
  tri0 id_11 = 1 + 1'h0;
endmodule
