Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst.ip --block-symbol-file --output-directory=/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst --family="Agilex 5" --part=A5ED065BB32AE6SR0
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Warning: ed_synth_emif_ph2_inst.emif_ph2_inst: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: ed_synth_emif_ph2_inst.emif_ph2_inst: Configuring this IP for device A5ED065BB32AE6SR0 (Agilex 5). This device has speedgrade 6.
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst.ip --synthesis=VERILOG --output-directory=/home/gwe/enjoydigital/intel/litex_agilex_test/gateware/ip/ed_synth/ed_synth_emif_ph2_inst --family="Agilex 5" --part=A5ED065BB32AE6SR0
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Warning: ed_synth_emif_ph2_inst.emif_ph2_inst: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: ed_synth_emif_ph2_inst.emif_ph2_inst: Configuring this IP for device A5ED065BB32AE6SR0 (Agilex 5). This device has speedgrade 6.
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Progress: ed_synth_emif_ph2_inst: Loading gateware/lpddr_4266bin_1866.qprs
Info: ed_synth_emif_ph2_inst: "Transforming system: ed_synth_emif_ph2_inst"
Progress: Loading gateware/lpddr_4266bin_1866.qprs
Progress: Loading gateware/lpddr_4266bin_1866.qprs
Progress: Loading gateware/lpddr_4266bin_1866.qprs
Progress: Loading gateware/lpddr_4266bin_1866.qprs
Progress: Loading gateware/lpddr_4266bin_1866.qprs
Progress: Loading gateware/lpddr_4266bin_1866.qprs
Warning: emif_ph2_inst: Timing is currently in a preliminary state. Designs will have to be recompiled in future releases.
Info: emif_ph2_inst: Configuring this IP for device A5ED065BB32AE6SR0 (Agilex 5). This device has speedgrade 6.
Progress: Loading gateware/lpddr_4266bin_1866.qprs
Progress: Loading gateware/lpddr_4266bin_1866.qprs
Info: Interconnect is inserted between master jamb.master and slave arbit.s0_axi4lite because the master is of type avalon and the slave is of type axi4lite.
Info: Interconnect is inserted between master jamb.master and slave arbit.s0_axi4lite because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Interconnect is inserted between master arbit.m_axi4 and slave cal_arch_0.s0_axi4lite_axi4_lite because the master is of type axi4 and the slave is of type axi4lite.
Info: Interconnect is inserted between master arbit.m_axi4 and slave cal_arch_0.s0_axi4lite_axi4_lite because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux_001.sink0
Info: ed_synth_emif_ph2_inst: "Naming system components in system: ed_synth_emif_ph2_inst"
Info: ed_synth_emif_ph2_inst: "Processing generation queue"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_emif_ph2_610_cv7eefi"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_emif_ph2_phy_arch_fp_610_hoyllai"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_410_q7uogfi"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_emif_ph2_cal_arch_fp_410_7vxea4y"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_alt_mem_if_jtag_master_191_rksoe3i"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_intel_axi4lite_injector_100_os7hnsq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_g4hvyla"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_mm_interconnect_1920_tsxxd5q"
Info: ed_synth_emif_ph2_inst: "Generating: altera_reset_controller"
Info: ed_synth_emif_ph2_inst: "Generating: altera_avalon_st_jtag_interface"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_timing_adapter_1940_5ju4ddy"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_avalon_sc_fifo_1932_5j7ufsq"
Info: ed_synth_emif_ph2_inst: "Generating: altera_avalon_st_bytes_to_packets"
Info: ed_synth_emif_ph2_inst: "Generating: altera_avalon_st_packets_to_bytes"
Info: ed_synth_emif_ph2_inst: "Generating: altera_avalon_packets_to_master"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_5wnzrci"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_channel_adapter_1921_fkajlia"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_master_translator_192_lykd4la"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_master_agent_1922_fy3n5ti"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_gtyc2oq"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_rrf32uq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_6kpzi7a"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_1921_bk6lvda"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_eyjfnja"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_bt57sdi"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_6ce3vui"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_6ap3qsq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_hclsdma"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_translator_1950_sjnedva"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_master_ni_1980_4qd7sla"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_1990_zwvfj5y"
Info: my_altera_avalon_sc_fifo_wr: "Generating: my_altera_avalon_sc_fifo_wr"
Info: my_altera_avalon_sc_fifo_rd: "Generating: my_altera_avalon_sc_fifo_rd"
Info: my_altera_avalon_st_pipeline_stage_rd: "Generating: my_altera_avalon_st_pipeline_stage_rd"
Info: my_altera_avalon_st_pipeline_stage_wr: "Generating: my_altera_avalon_st_pipeline_stage_wr"
Info: my_altera_avalon_st_pipeline_stage_rp: "Generating: my_altera_avalon_st_pipeline_stage_rp"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_cv63bvq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_f5pgxfy"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_y4xg5fq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_router_1921_mx7sy2y"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_1932_nzpowei"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_demultiplexer_1921_n5m3e4i"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_mbphuta"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_multiplexer_1922_ms4kcvq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_tc6ww3a"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_width_adapter_1940_asabjvy"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_hs_clk_xer_1940_6uiotwa"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_jvifrbq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ccry3ii"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_fbfpikq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_fkmvcna"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_xvldhua"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_44l46wq"
Info: ed_synth_emif_ph2_inst: "Generating: ed_synth_emif_ph2_inst_altera_avalon_st_pipeline_stage_1930_bv2ucky"
Info: ed_synth_emif_ph2_inst: Done "ed_synth_emif_ph2_inst" with 54 modules, 171 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in ed_synth_emif_ph2_inst. No files generated.
Info: Finished: Generate IP Core Documentation
