<ENTRY>
{
 "thisFile": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/krnl_row_operations.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Sun Aug 10 20:37:36 2025",
 "timestampMillis": "1754851056212",
 "buildStep": {
  "cmdId": "0dcb5211-1a38-45e3-9d09-c940fd4e5b39",
  "name": "v++",
  "logFile": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/logs/krnl_row_operations.steps.log",
  "commandLine": "/tools/Xilinx/2025.1/Vitis/bin/unwrapped/lnx64.o/v++  -c --mode hls --config /home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg --work_dir krnl_row_operations ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--config",
   "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg",
   "--work_dir",
   "krnl_row_operations"
  ],
  "iniFiles": [
   {
    "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/hls_config.cfg",
    "content": "part=xczu7ev-ffvc1156-2-e\n\n[hls]\nflow_target=vitis\npackage.output.format=rtl\npackage.output.syn=false\nsyn.file=../compute_row_operations.cpp\nsyn.file=../compute_row_operations.h\nclock=100MHz\nclock_uncertainty=27%\ntb.file=../compute_row_operations_tb.cpp\ntb.file=../input_row_ops.txt\nsyn.top=compute_row_operations"
   }
  ],
  "cwd": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Sun Aug 10 20:37:36 2025",
 "timestampMillis": "1754851056212",
 "status": {
  "cmdId": "0dcb5211-1a38-45e3-9d09-c940fd4e5b39",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Sun Aug 10 20:37:39 2025",
 "timestampMillis": "1754851059687",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "compute_row_operations",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/compute_row_operations.cpp",
     "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/compute_row_operations.h"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2025.1"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Sun Aug 10 20:37:39 2025",
 "timestampMillis": "1754851059688",
 "buildStep": {
  "cmdId": "15dbffb2-6f43-447d-a144-f0a47f2b4874",
  "name": "",
  "logFile": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Sun Aug 10 20:37:39 2025",
 "timestampMillis": "1754851059689",
 "status": {
  "cmdId": "15dbffb2-6f43-447d-a144-f0a47f2b4874",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sun Aug 10 20:37:39 2025",
 "timestampMillis": "1754851059689",
 "report": {
  "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sun Aug 10 20:37:39 2025",
 "timestampMillis": "1754851059689",
 "report": {
  "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sun Aug 10 20:37:39 2025",
 "timestampMillis": "1754851059689",
 "report": {
  "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls/syn/report/csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sun Aug 10 20:37:57 2025",
 "timestampMillis": "1754851077408",
 "report": {
  "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sun Aug 10 20:37:57 2025",
 "timestampMillis": "1754851077408",
 "report": {
  "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sun Aug 10 20:37:57 2025",
 "timestampMillis": "1754851077409",
 "report": {
  "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Sun Aug 10 20:37:57 2025",
 "timestampMillis": "1754851077409",
 "status": {
  "cmdId": "15dbffb2-6f43-447d-a144-f0a47f2b4874",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Sun Aug 10 20:37:57 2025",
 "timestampMillis": "1754851077581",
 "status": {
  "cmdId": "0dcb5211-1a38-45e3-9d09-c940fd4e5b39",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sun Aug 10 20:37:57 2025",
 "timestampMillis": "1754851077598",
 "report": {
  "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/reports/v++_compile_krnl_row_operations_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sun Aug 10 20:37:57 2025",
 "timestampMillis": "1754851077598",
 "report": {
  "path": "/home/hugo/Road-To-TFG/HLS_Programming_FPGA/VitisWorkspace/krnl_row_operations/krnl_row_operations/reports/.db/v++_compile_krnl_row_operations_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
