/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  reg [10:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [14:0] celloutsig_0_26z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_38z;
  wire [39:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [36:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [19:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_6z & celloutsig_1_3z[17]);
  assign celloutsig_0_5z = ~(celloutsig_0_4z | celloutsig_0_3z[10]);
  assign celloutsig_0_6z = ~(celloutsig_0_2z[1] | celloutsig_0_5z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[9] | celloutsig_1_2z);
  assign celloutsig_0_19z = ~(celloutsig_0_18z[5] | celloutsig_0_6z);
  assign celloutsig_1_16z = ~((in_data[123] | celloutsig_1_5z) & celloutsig_1_13z);
  assign celloutsig_0_23z = ~((celloutsig_0_17z[3] | celloutsig_0_7z) & celloutsig_0_10z);
  assign celloutsig_0_40z = celloutsig_0_9z[34] | celloutsig_0_8z[9];
  assign celloutsig_1_13z = celloutsig_1_11z | celloutsig_1_6z;
  assign celloutsig_0_9z = in_data[77:41] + in_data[64:28];
  assign celloutsig_0_22z = { in_data[6:1], celloutsig_0_7z } + celloutsig_0_8z[7:1];
  assign celloutsig_0_11z = { celloutsig_0_0z[4:0], celloutsig_0_7z } & { celloutsig_0_8z[5:1], celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_1z[11:5] / { 1'h1, celloutsig_1_3z[18:13] };
  assign celloutsig_1_14z = { celloutsig_1_1z[10:5], celloutsig_1_9z } == { celloutsig_1_1z[11:6], celloutsig_1_8z };
  assign celloutsig_0_24z = celloutsig_0_20z[4:0] == { celloutsig_0_8z[6:5], celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_49z = celloutsig_0_18z[6:2] === { celloutsig_0_38z[2:0], celloutsig_0_40z, celloutsig_0_15z };
  assign celloutsig_1_11z = { in_data[172:169], celloutsig_1_9z, celloutsig_1_2z } >= { celloutsig_1_4z[4:0], celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_9z[33:27] >= { celloutsig_0_0z[8:3], celloutsig_0_6z };
  assign celloutsig_1_7z = celloutsig_1_4z[5:0] || { celloutsig_1_4z[5:1], celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[167:155], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z } || { celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_13z = celloutsig_0_11z[3:1] < { celloutsig_0_2z[6:5], celloutsig_0_10z };
  assign celloutsig_0_1z = celloutsig_0_0z[8:3] < celloutsig_0_0z[7:2];
  assign celloutsig_0_50z = celloutsig_0_20z[3] & ~(celloutsig_0_5z);
  assign celloutsig_1_0z = in_data[99] & ~(in_data[176]);
  assign celloutsig_1_5z = celloutsig_1_2z & ~(celloutsig_1_2z);
  assign celloutsig_0_0z = in_data[77:68] % { 1'h1, in_data[47:39] };
  assign celloutsig_0_20z = celloutsig_0_10z ? celloutsig_0_8z[9:3] : { in_data[73:68], celloutsig_0_15z };
  assign celloutsig_0_10z = { celloutsig_0_0z[6:1], celloutsig_0_4z } != { celloutsig_0_8z[5:0], celloutsig_0_5z };
  assign celloutsig_0_18z = - celloutsig_0_17z[10:3];
  assign celloutsig_0_2z = - in_data[38:29];
  assign celloutsig_0_3z = - { in_data[54:17], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_36z = { celloutsig_0_8z[5], celloutsig_0_23z, celloutsig_0_15z } !== celloutsig_0_26z[4:2];
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } !== celloutsig_1_1z[13:5];
  assign celloutsig_1_1z = ~ in_data[133:118];
  assign celloutsig_1_2z = ~^ in_data[174:166];
  assign celloutsig_1_18z = ~^ celloutsig_1_3z;
  assign celloutsig_0_4z = ^ { in_data[5:1], celloutsig_0_1z };
  assign celloutsig_1_9z = ^ in_data[136:129];
  assign celloutsig_0_7z = ^ { celloutsig_0_2z[8:0], celloutsig_0_1z };
  assign celloutsig_0_25z = ^ { celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_38z = { celloutsig_0_8z[8:5], celloutsig_0_13z, celloutsig_0_36z } >> celloutsig_0_22z[6:1];
  assign celloutsig_0_8z = celloutsig_0_2z - { celloutsig_0_3z[12:5], celloutsig_0_1z, celloutsig_0_6z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 20'h00000;
    else if (clkin_data[32]) celloutsig_1_3z = { celloutsig_1_1z[6:4], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_17z = 11'h000;
    else if (celloutsig_1_18z) celloutsig_0_17z = { celloutsig_0_15z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_26z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_26z = { celloutsig_0_0z[6:4], celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_7z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
