# CVSD_2025
2025 Fall NTU CVSD

## HW1 - Arithmetic Logic Unit
Design an ALU that supports Signed Addition, Signed Subtraction, Signed Multiplication and Accumulation, Taylor Expansion of Sin Function, Binary to Gray Code, LRCW, Right Rotation, Count Leading Zeros, Reverse Match4, Matrix Transpose.

## HW2 - Simple RISC-V CPU
Implement a RISC-V CPU with floating-point operations without using designware.

## HW3 - Single-Channel Convolution with Barcode Decoding Engine
Find the barcode in the image, decode it, and then perform convolution using the barcode's parameters.

## HW4 - IoT Data Filtering
Design an engine that supports DES encryption, DES decryption, CRC checksum, sorting.

## HW5 - APR
Use Innovus to perform place and route using the design from HW3.

## Final - BCH Decoder
