Analysis & Synthesis report for riscv_single_cycle_processor
Mon Jan 01 22:55:53 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |processor_fpga
 14. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc
 15. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|fetch:fetch_stage
 16. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu
 17. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|fetch:fetch_stage|inst_memory:instmem_obj
 18. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|decode:decode_stage
 19. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj
 20. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj
 21. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|execute:execute_stage
 22. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj
 23. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|execute:execute_stage|mux3:read_data1_mux
 24. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|execute:execute_stage|mux3:read_data2_mux
 25. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|memory:memory_stage
 26. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj
 27. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj
 28. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|data_memory_for_cache:data_memory_obj
 29. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|writeback:writeback_stage
 30. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|writeback:writeback_stage|mux3:reg_src_mux
 31. Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|forwarding_unit:fwd_unit
 32. Port Connectivity Checks: "riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj"
 33. Port Connectivity Checks: "riscv_pipelined_processor:proc"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 01 22:55:53 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; riscv_single_cycle_processor                ;
; Top-level Entity Name              ; processor_fpga                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 10,054                                      ;
;     Total combinational functions  ; 6,914                                       ;
;     Dedicated logic registers      ; 4,192                                       ;
; Total registers                    ; 4192                                        ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+------------------------------------------------------------------+--------------------+------------------------------+
; Option                                                           ; Setting            ; Default Value                ;
+------------------------------------------------------------------+--------------------+------------------------------+
; Device                                                           ; EP4CE115F29C7      ;                              ;
; Top-level entity name                                            ; processor_fpga     ; riscv_single_cycle_processor ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V                    ;
; Maximum processors allowed for parallel compilation              ; All                ;                              ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                              ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001                 ;
; Use smart compilation                                            ; Off                ; Off                          ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                           ;
; Enable compact report table                                      ; Off                ; Off                          ;
; Restructure Multiplexers                                         ; Auto               ; Auto                         ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                          ;
; Preserve fewer node names                                        ; On                 ; On                           ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                    ;
; State Machine Processing                                         ; Auto               ; Auto                         ;
; Safe State Machine                                               ; Off                ; Off                          ;
; Extract Verilog State Machines                                   ; On                 ; On                           ;
; Extract VHDL State Machines                                      ; On                 ; On                           ;
; Ignore Verilog initial constructs                                ; Off                ; Off                          ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                         ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                           ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                           ;
; Parallel Synthesis                                               ; On                 ; On                           ;
; DSP Block Balancing                                              ; Auto               ; Auto                         ;
; NOT Gate Push-Back                                               ; On                 ; On                           ;
; Power-Up Don't Care                                              ; On                 ; On                           ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                          ;
; Remove Duplicate Registers                                       ; On                 ; On                           ;
; Ignore CARRY Buffers                                             ; Off                ; Off                          ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                          ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                          ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                          ;
; Ignore LCELL Buffers                                             ; Off                ; Off                          ;
; Ignore SOFT Buffers                                              ; On                 ; On                           ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                          ;
; Optimization Technique                                           ; Balanced           ; Balanced                     ;
; Carry Chain Length                                               ; 70                 ; 70                           ;
; Auto Carry Chains                                                ; On                 ; On                           ;
; Auto Open-Drain Pins                                             ; On                 ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                          ;
; Auto ROM Replacement                                             ; On                 ; On                           ;
; Auto RAM Replacement                                             ; On                 ; On                           ;
; Auto DSP Block Replacement                                       ; On                 ; On                           ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                         ;
; Auto Clock Enable Replacement                                    ; On                 ; On                           ;
; Strict RAM Replacement                                           ; Off                ; Off                          ;
; Allow Synchronous Control Signals                                ; On                 ; On                           ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                          ;
; Auto RAM Block Balancing                                         ; On                 ; On                           ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                          ;
; Auto Resource Sharing                                            ; Off                ; Off                          ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                          ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                          ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                          ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                           ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                          ;
; Timing-Driven Synthesis                                          ; On                 ; On                           ;
; Report Parameter Settings                                        ; On                 ; On                           ;
; Report Source Assignments                                        ; On                 ; On                           ;
; Report Connectivity Checks                                       ; On                 ; On                           ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                          ;
; Synchronization Register Chain Length                            ; 2                  ; 2                            ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation           ;
; HDL message level                                                ; Level2             ; Level2                       ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                          ;
; Clock MUX Protection                                             ; On                 ; On                           ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                          ;
; Block Design Naming                                              ; Auto               ; Auto                         ;
; SDC constraint protection                                        ; Off                ; Off                          ;
; Synthesis Effort                                                 ; Auto               ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                           ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                          ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                       ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                         ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                           ;
+------------------------------------------------------------------+--------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; branch_target.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_target.sv             ;         ;
; branch_pred.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_pred.sv               ;         ;
; binary_to_7seg.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/binary_to_7seg.sv            ;         ;
; processor_fpga.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv            ;         ;
; data_memory_for_cache.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_for_cache.sv     ;         ;
; forwarding_unit.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/forwarding_unit.sv           ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/alu.sv                       ;         ;
; controls.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controls.sv                  ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/regfile.sv                   ;         ;
; immgen.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/immgen.sv                    ;         ;
; mux3.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/mux3.sv                      ;         ;
; inst_memory.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/inst_memory.sv               ;         ;
; controller.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv                ;         ;
; fetch.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/fetch.sv                     ;         ;
; decode.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv                    ;         ;
; execute.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv                   ;         ;
; memory.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/memory.sv                    ;         ;
; writeback.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/writeback.sv                 ;         ;
; riscv_pipelined_processor.sv     ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv ;         ;
; set_assc_cache.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/set_assc_cache.sv            ;         ;
; data_memory_controller.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv    ;         ;
; pccalc_pred.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/pccalc_pred.sv               ;         ;
; clock_divide_half.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/clock_divide_half.sv         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 10,054                           ;
;                                             ;                                  ;
; Total combinational functions               ; 6914                             ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 5217                             ;
;     -- 3 input functions                    ; 1467                             ;
;     -- <=2 input functions                  ; 230                              ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 6703                             ;
;     -- arithmetic mode                      ; 211                              ;
;                                             ;                                  ;
; Total registers                             ; 4192                             ;
;     -- Dedicated logic registers            ; 4192                             ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 51                               ;
;                                             ;                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; clock_divide_half:clk_divide|clk ;
; Maximum fan-out                             ; 4192                             ;
; Total fan-out                               ; 43177                            ;
; Average fan-out                             ; 3.85                             ;
+---------------------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                         ; Entity Name               ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |processor_fpga                                     ; 6914 (0)            ; 4192 (0)                  ; 0           ; 0            ; 0       ; 0         ; 51   ; 0            ; |processor_fpga                                                                                                                             ; processor_fpga            ; work         ;
;    |binary_to_7seg:ss1|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|binary_to_7seg:ss1                                                                                                          ; binary_to_7seg            ; work         ;
;    |binary_to_7seg:ss2|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|binary_to_7seg:ss2                                                                                                          ; binary_to_7seg            ; work         ;
;    |binary_to_7seg:ss3|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|binary_to_7seg:ss3                                                                                                          ; binary_to_7seg            ; work         ;
;    |binary_to_7seg:ss4|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|binary_to_7seg:ss4                                                                                                          ; binary_to_7seg            ; work         ;
;    |binary_to_7seg:ss5|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|binary_to_7seg:ss5                                                                                                          ; binary_to_7seg            ; work         ;
;    |binary_to_7seg:ss6|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|binary_to_7seg:ss6                                                                                                          ; binary_to_7seg            ; work         ;
;    |binary_to_7seg:ss7|                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|binary_to_7seg:ss7                                                                                                          ; binary_to_7seg            ; work         ;
;    |clock_divide_half:clk_divide|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|clock_divide_half:clk_divide                                                                                                ; clock_divide_half         ; work         ;
;    |riscv_pipelined_processor:proc|                 ; 6864 (0)            ; 4191 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc                                                                                              ; riscv_pipelined_processor ; work         ;
;       |decode:decode_stage|                         ; 1210 (1138)         ; 1145 (153)                ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage                                                                          ; decode                    ; work         ;
;          |controller:ctrl_obj|                      ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj                                                      ; controller                ; work         ;
;          |immgen:immgen_obj|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|immgen:immgen_obj                                                        ; immgen                    ; work         ;
;          |regfile:regfile_obj|                      ; 39 (39)             ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj                                                      ; regfile                   ; work         ;
;       |execute:execute_stage|                       ; 1062 (160)          ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage                                                                        ; execute                   ; work         ;
;          |alu:alu_obj|                              ; 808 (808)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj                                                            ; alu                       ; work         ;
;          |mux3:read_data2_mux|                      ; 94 (94)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|mux3:read_data2_mux                                                    ; mux3                      ; work         ;
;       |fetch:fetch_stage|                           ; 335 (33)            ; 119 (58)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage                                                                            ; fetch                     ; work         ;
;          |inst_memory:instmem_obj|                  ; 61 (61)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|inst_memory:instmem_obj                                                    ; inst_memory               ; work         ;
;          |pccalc_pred:pclogic_obj|                  ; 241 (146)           ; 61 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj                                                    ; pccalc_pred               ; work         ;
;             |branch_target:btu|                     ; 95 (32)             ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu                                  ; branch_target             ; work         ;
;                |branch_pred:bpu|                    ; 63 (63)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu                  ; branch_pred               ; work         ;
;       |forwarding_unit:fwd_unit|                    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|forwarding_unit:fwd_unit                                                                     ; forwarding_unit           ; work         ;
;       |memory:memory_stage|                         ; 4173 (11)           ; 2819 (104)                ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage                                                                          ; memory                    ; work         ;
;          |data_memory_controller:datamem_obj|       ; 4162 (0)            ; 2715 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj                                       ; data_memory_controller    ; work         ;
;             |data_memory_for_cache:data_memory_obj| ; 1304 (1304)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|data_memory_for_cache:data_memory_obj ; data_memory_for_cache     ; work         ;
;             |set_assc_cache:cache_memory_obj|       ; 2858 (2858)         ; 667 (667)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj       ; set_assc_cache            ; work         ;
;       |writeback:writeback_stage|                   ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|writeback:writeback_stage                                                                    ; writeback                 ; work         ;
;          |mux3:reg_src_mux|                         ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_fpga|riscv_pipelined_processor:proc|writeback:writeback_stage|mux3:reg_src_mux                                                   ; mux3                      ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal                                                                ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+
; riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj|stay                                          ; Stuck at GND due to stuck port data_in                                            ;
; riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj|next_addr[0..8]                               ; Lost fanout                                                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[36]                                                   ; Merged with riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[52]    ;
; riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[108]                                                ; Merged with riscv_pipelined_processor:proc|execute:execute_stage|exc_mem_reg[103] ;
; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[62,64]                                                ; Merged with riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[60]    ;
; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[63]                                                   ; Merged with riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[59]    ;
; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[42]                                                   ; Merged with riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[40]    ;
; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[141]                                                  ; Merged with riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[136]   ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[62,64]                                                ; Merged with riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[60]    ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[34]                                                   ; Merged with riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[33]    ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[44]                                                   ; Merged with riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[39]    ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[63]                                                   ; Merged with riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[59]    ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[52]                                                   ; Stuck at GND due to stuck port data_in                                            ;
; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[164]                                                  ; Stuck at GND due to stuck port data_in                                            ;
; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[40]                                                   ; Merged with riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[52]    ;
; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[39]                                                   ; Merged with riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[43]    ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][4]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][15]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][23]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][22]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][21]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][20]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][26]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][19]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][18]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][17]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][16]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][14]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][13]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][12]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][11]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][10]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][9]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][8]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][7]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][6]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][5]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][25]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][24]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][31]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][30]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][29]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][28]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][27]                              ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][2]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][3]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][0]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj|registers[0][1]                               ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[6][1] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[5][1] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[4][1] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[7][1] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[6][0] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[5][0] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[4][0] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[7][0] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[6][2] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[5][2] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[4][2] ; Stuck at GND due to stuck port clock_enable                                       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[7][2] ; Stuck at GND due to stuck port clock_enable                                       ;
; Total Number of Removed Registers = 70                                                                               ;                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[6][1] ; Stuck at GND                   ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[6][0], ;
;                                                                                                                      ; due to stuck port clock_enable ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[5][0], ;
;                                                                                                                      ;                                ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[4][0], ;
;                                                                                                                      ;                                ; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LHT[7][0]  ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[52]                                                   ; Stuck at GND                   ; riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[164]                                                   ;
;                                                                                                                      ; due to stuck port data_in      ;                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4192  ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 255   ;
; Number of registers using Asynchronous Clear ; 4192  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4163  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][1] ; 3       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][1] ; 3       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][1] ; 3       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][1] ; 3       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][1] ; 3       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][1] ; 3       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][1] ; 3       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][1] ; 3       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[5][0] ; 2       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[6][0] ; 2       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[4][0] ; 2       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[7][0] ; 2       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[1][0] ; 2       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[2][0] ; 2       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[0][0] ; 2       ;
; riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|LPT[3][0] ; 2       ;
; Total number of inverted registers = 16                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 105 bits  ; 210 LEs       ; 105 LEs              ; 105 LEs                ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|fetch_dec_reg[43]                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|w_addr[3]          ;
; 5:1                ; 27 bits   ; 81 LEs        ; 81 LEs               ; 0 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[8]                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|pc[6]                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[142]                                                                      ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[38]                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[37]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[41]                                                                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[52]                                                                        ;
; 18:1               ; 7 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[45]                                                                        ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[105]                                                                      ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[50]                                                                       ;
; 19:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|mem_wb_reg[64]                                                                        ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|decode:decode_stage|dec_exc_reg[76]                                                                       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][8]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][11]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][12]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][12]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][19]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][20]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][20]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][20]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][29]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][25]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][26]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][28]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][34]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][34]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][34]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][35]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][43]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][45]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][43]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][45]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][53]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][50]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][53]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][48]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][59]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][62]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][60]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][56]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][70]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][69]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][70]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][64]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][75]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][72]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][74]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][73]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][85]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][84]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][82]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][80]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][91]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][88]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][88]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][88]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][101]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][99]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][100]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][96]    ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][107]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][110]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][108]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][107]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][115]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][113]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][112]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][114]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][123]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][122]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][121]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][120]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][0][6]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[0][1][7]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][1][5]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cache[1][0][1]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|writeback:writeback_stage|mux3:reg_src_mux|Mux17                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|mux3:read_data2_mux|Mux29                                                           ;
; 3:1                ; 128 bits  ; 256 LEs       ; 256 LEs              ; 0 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj|cur_cache_line[64] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|bus_a[15]                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|Mux2                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|Mux5                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu|Mux3                          ;
; 16:1               ; 128 bits  ; 1280 LEs      ; 1280 LEs             ; 0 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|data_memory_for_cache:data_memory_obj|Mux81        ;
; 1:1                ; 31 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|Add0                                                                    ;
; 19:1               ; 7 bits    ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|Mux11                                                                   ;
; 18:1               ; 7 bits    ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|Mux18                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|Mux7                                                                    ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|Mux25                                                                   ;
; 21:1               ; 2 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|Mux3                                                                    ;
; 20:1               ; 2 bits    ; 26 LEs        ; 20 LEs               ; 6 LEs                  ; No         ; |processor_fpga|riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj|Mux28                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |processor_fpga ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; REG_WIDTH      ; 32    ; Signed Integer                                        ;
; REG_COUNT      ; 32    ; Signed Integer                                        ;
; NUM_MEM_LOCS   ; 256   ; Signed Integer                                        ;
; NUM_INST       ; 128   ; Signed Integer                                        ;
; ALU_SEL_WIDTH  ; 4     ; Signed Integer                                        ;
; CTRL_SIZE      ; 21    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; REG_WIDTH      ; 32    ; Signed Integer                                     ;
; REG_COUNT      ; 32    ; Signed Integer                                     ;
; NUM_MEM_LOCS   ; 256   ; Signed Integer                                     ;
; NUM_INST       ; 128   ; Signed Integer                                     ;
; ALU_SEL_WIDTH  ; 4     ; Signed Integer                                     ;
; CTRL_SIZE      ; 21    ; Signed Integer                                     ;
; REG_BITS       ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|fetch:fetch_stage ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; NUM_INST       ; 128   ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; BTB_SIZE       ; 32    ; Signed Integer                                                                                                 ;
; INDEX_BITS     ; 5     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|fetch:fetch_stage|inst_memory:instmem_obj ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; NUM_INST       ; 128   ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|decode:decode_stage ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; REG_WIDTH      ; 32    ; Signed Integer                                                         ;
; REG_COUNT      ; 32    ; Signed Integer                                                         ;
; CTRL_SIZE      ; 21    ; Signed Integer                                                         ;
; REG_BITS       ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                             ;
; REG_COUNT      ; 32    ; Signed Integer                                                                             ;
; REG_BITS       ; 5     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; CTRL_SIZE      ; 21    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|execute:execute_stage ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; REG_WIDTH      ; 32    ; Signed Integer                                                           ;
; REG_COUNT      ; 32    ; Signed Integer                                                           ;
; ALU_SEL_WIDTH  ; 4     ; Signed Integer                                                           ;
; CTRL_SIZE      ; 21    ; Signed Integer                                                           ;
; REG_BITS       ; 5     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                       ;
; ALU_SEL        ; 4     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|execute:execute_stage|mux3:read_data1_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|execute:execute_stage|mux3:read_data2_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|memory:memory_stage ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; REG_WIDTH      ; 32    ; Signed Integer                                                         ;
; REG_COUNT      ; 32    ; Signed Integer                                                         ;
; NUM_MEM_LOCS   ; 256   ; Signed Integer                                                         ;
; CTRL_SIZE      ; 21    ; Signed Integer                                                         ;
; REG_BITS       ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH      ; 32    ; Signed Integer                                                                                           ;
; DATA_WIDTH      ; 32    ; Signed Integer                                                                                           ;
; NUM_MEM_BYTES   ; 256   ; Signed Integer                                                                                           ;
; CACHE_LINE_SIZE ; 16    ; Signed Integer                                                                                           ;
; MEM_ADDR_WIDTH  ; 4     ; Signed Integer                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH      ; 32    ; Signed Integer                                                                                                                           ;
; DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                           ;
; CACHE_LINE_SIZE ; 16    ; Signed Integer                                                                                                                           ;
; NUM_MEM_BYTES   ; 256   ; Signed Integer                                                                                                                           ;
; NUM_CACHE_LINES ; 4     ; Signed Integer                                                                                                                           ;
; CACHE_SET_SIZE  ; 2     ; Signed Integer                                                                                                                           ;
; MEM_ADDR_WIDTH  ; 4     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|data_memory_for_cache:data_memory_obj ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LINE_SIZE      ; 16    ; Signed Integer                                                                                                                                  ;
; BYTE_COUNT     ; 256   ; Signed Integer                                                                                                                                  ;
; LINE_COUNT     ; 16    ; Signed Integer                                                                                                                                  ;
; ADDR_SIZE      ; 4     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|writeback:writeback_stage ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; REG_WIDTH      ; 32    ; Signed Integer                                                               ;
; REG_COUNT      ; 32    ; Signed Integer                                                               ;
; CTRL_SIZE      ; 21    ; Signed Integer                                                               ;
; REG_BITS       ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|writeback:writeback_stage|mux3:reg_src_mux ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscv_pipelined_processor:proc|forwarding_unit:fwd_unit ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; REG_BITS       ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj" ;
+------------+-------+----------+--------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                            ;
+------------+-------+----------+--------------------------------------------------------------------+
; ex_no_stay ; Input ; Info     ; Stuck at VCC                                                       ;
+------------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscv_pipelined_processor:proc"                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; x5[31..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x6[31..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x11[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 4192                        ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 1                           ;
;     ENA CLR           ; 3809                        ;
;     ENA CLR SCLR      ; 99                          ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 247                         ;
; cycloneiii_lcell_comb ; 6921                        ;
;     arith             ; 211                         ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 125                         ;
;     normal            ; 6710                        ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 139                         ;
;         3 data inputs ; 1342                        ;
;         4 data inputs ; 5217                        ;
;                       ;                             ;
; Max LUT depth         ; 28.00                       ;
; Average LUT depth     ; 8.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 01 22:54:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_single_cycle_processor -c riscv_single_cycle_processor
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file branch_target.sv
    Info (12023): Found entity 1: branch_target File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_target.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file branch_pred.sv
    Info (12023): Found entity 1: branch_pred File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_pred.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_to_7seg.sv
    Info (12023): Found entity 1: binary_to_7seg File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/binary_to_7seg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file processor_fpga.sv
    Info (12023): Found entity 1: processor_fpga File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_for_cache.sv
    Info (12023): Found entity 1: data_memory_for_cache File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_for_cache.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.sv
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/forwarding_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file simulation/alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/alu_tb.sv Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file controls.sv
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/regfile.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file simulation/regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/regfile_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file immgen.sv
    Info (12023): Found entity 1: immgen File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/immgen.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file simulation/immgen_tb.sv
    Info (12023): Found entity 1: immgen_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/immgen_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file simulation/data_memory_tb.sv
    Info (12023): Found entity 1: data_memory_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/data_memory_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pccalc.sv
    Info (12023): Found entity 1: pccalc File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/pccalc.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file simulation/pccalc_tb.sv
    Info (12023): Found entity 1: pccalc_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/pccalc_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_memory.sv
    Info (12023): Found entity 1: inst_memory File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/inst_memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/counter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file simulation/counter_tb.sv
    Info (12023): Found entity 1: counter_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/counter_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file riscv_single_cycle_processor.sv
    Info (12023): Found entity 1: riscv_single_cycle_processor File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_single_cycle_processor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file simulation/top_tb.sv
    Info (12023): Found entity 1: top_tb File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/simulation/top_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file datapath_mem.sv
    Info (12023): Found entity 1: datapath_mem File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/datapath_mem.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: fetch File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/fetch.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: execute File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file writeback.sv
    Info (12023): Found entity 1: writeback File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/writeback.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file riscv_pipelined_processor.sv
    Info (12023): Found entity 1: riscv_pipelined_processor File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file set_assc_cache.sv
    Info (12023): Found entity 1: set_assc_cache File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/set_assc_cache.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file data_memory_controller.sv
    Info (12023): Found entity 1: data_memory_controller File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pccalc_pred.sv
    Info (12023): Found entity 1: pccalc_pred File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/pccalc_pred.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clock_divide_half.sv
    Info (12023): Found entity 1: clock_divide_half File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/clock_divide_half.sv Line: 2
Info (12127): Elaborating entity "processor_fpga" for the top level hierarchy
Info (12128): Elaborating entity "clock_divide_half" for hierarchy "clock_divide_half:clk_divide" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv Line: 17
Info (12128): Elaborating entity "riscv_pipelined_processor" for hierarchy "riscv_pipelined_processor:proc" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv Line: 24
Info (12128): Elaborating entity "fetch" for hierarchy "riscv_pipelined_processor:proc|fetch:fetch_stage" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv Line: 45
Info (12128): Elaborating entity "pccalc_pred" for hierarchy "riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/fetch.sv Line: 18
Info (12128): Elaborating entity "branch_target" for hierarchy "riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/pccalc_pred.sv Line: 63
Info (12128): Elaborating entity "branch_pred" for hierarchy "riscv_pipelined_processor:proc|fetch:fetch_stage|pccalc_pred:pclogic_obj|branch_target:btu|branch_pred:bpu" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_target.sv Line: 27
Info (12128): Elaborating entity "inst_memory" for hierarchy "riscv_pipelined_processor:proc|fetch:fetch_stage|inst_memory:instmem_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/fetch.sv Line: 20
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "memory" into its bus
Info (12128): Elaborating entity "decode" for hierarchy "riscv_pipelined_processor:proc|decode:decode_stage" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv Line: 49
Info (12128): Elaborating entity "regfile" for hierarchy "riscv_pipelined_processor:proc|decode:decode_stage|regfile:regfile_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv Line: 27
Info (12128): Elaborating entity "immgen" for hierarchy "riscv_pipelined_processor:proc|decode:decode_stage|immgen:immgen_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv Line: 32
Info (12128): Elaborating entity "controller" for hierarchy "riscv_pipelined_processor:proc|decode:decode_stage|controller:ctrl_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/decode.sv Line: 34
Warning (10030): Net "control_store[511..433]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[431..401]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[399]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[397]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[395]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[393]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[391..387]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[385]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[383..209]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[205]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[201]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[199]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[197]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[195]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[191..134]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[127..81]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[79]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[77]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[73]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[71]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[69]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[67]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[65]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[63..36]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[31..12]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Warning (10030): Net "control_store[7..6]" at controller.sv(12) has no driver or initial value, using a default initial value '0' File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/controller.sv Line: 12
Info (12128): Elaborating entity "execute" for hierarchy "riscv_pipelined_processor:proc|execute:execute_stage" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv Line: 54
Warning (10036): Verilog HDL or VHDL warning at execute.sv(25): object "rs1" assigned a value but never read File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at execute.sv(25): object "rs2" assigned a value but never read File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv Line: 25
Info (12128): Elaborating entity "alu" for hierarchy "riscv_pipelined_processor:proc|execute:execute_stage|alu:alu_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv Line: 33
Info (12128): Elaborating entity "mux3" for hierarchy "riscv_pipelined_processor:proc|execute:execute_stage|mux3:read_data1_mux" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/execute.sv Line: 41
Info (12128): Elaborating entity "memory" for hierarchy "riscv_pipelined_processor:proc|memory:memory_stage" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv Line: 59
Info (12128): Elaborating entity "data_memory_controller" for hierarchy "riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/memory.sv Line: 29
Info (12128): Elaborating entity "set_assc_cache" for hierarchy "riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|set_assc_cache:cache_memory_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv Line: 44
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "cache" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "tag_store" into its bus
Info (12128): Elaborating entity "data_memory_for_cache" for hierarchy "riscv_pipelined_processor:proc|memory:memory_stage|data_memory_controller:datamem_obj|data_memory_for_cache:data_memory_obj" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/data_memory_controller.sv Line: 47
Info (12128): Elaborating entity "writeback" for hierarchy "riscv_pipelined_processor:proc|writeback:writeback_stage" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv Line: 63
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "riscv_pipelined_processor:proc|forwarding_unit:fwd_unit" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/riscv_pipelined_processor.sv Line: 66
Info (12128): Elaborating entity "binary_to_7seg" for hierarchy "binary_to_7seg:ss1" File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/processor_fpga.sv Line: 34
Info (13000): Registers with preset signals will power-up high File: C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/branch_pred.sv Line: 35
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/output_files/riscv_single_cycle_processor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 10311 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 10260 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Mon Jan 01 22:55:53 2024
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/anuki/OneDrive - University of Moratuwa/Documents/Anuki/Campus/Semester 5/EN3021 Digital System Design/pipelined-riscv-processor/output_files/riscv_single_cycle_processor.map.smsg.


